


## TPS54110 3V~6V 入力、1.5A、同期整流降圧型コンバータ



## 1 特長

- 内蔵 MOSFET スイッチにより、1.5A のソースまたはシンク電流を高効率で連続出力
- 可変出力電圧：0.9V~3.3V、精度1%
- 設計の柔軟性を高める外部補償機能
- 高速な過渡応答
- 広い PWM 周波数：固定 350kHz、550kHz、または 280kHz~700kHz の範囲で可変
- ピーク電流制限とサーマル・シャットダウンにより負荷を保護
- 統合ソリューションにより基板面積と総コストを低減

## 2 アプリケーション

- 5V または 3.3V の低電圧、高密度の分散電源システム
- 高性能 DSP、FPGA、ASIC、マイクロプロセッサのポイント・オブ・ロード・レギュレーション
- ブロードバンド、ネットワーク、光通信インフラ
- 携帯型コンピュータ / ノート PC

## 3 概要

TPS54110 は、必要なアクティブ部品をすべて内蔵した低入力電圧、大出力電流の同期整流降圧型 PWM コンバータです。一覧の特長とともに、過渡条件で高い性能を発揮する真の高性能電圧エラー・アンプ、入力電圧が 3V に達するまでスタートアップを阻止する低電圧誤動作防止回路、内部的または外部的に設定される突入電流制限用スロースタート回路、プロセッサ/ロジックのリセット、フォルト通知、電源シーケンシングに便利なパワー・グッド出力を 1 チップに内蔵しています。


TPS54110 デバイスは、熱的に強化された 20 ピンの HTSSOP (PWP) PowerPAD™パッケージで供給されるため、かさばるヒートシンクは不要です。TI は、お客様が短期間の開発サイクルに対応して高性能電源をすばやく設計できるように、評価モジュールとその他の技術的サポートを提供しています。

製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
TPS54110	HTSSOP (20)	6.50mmx4.40mm

(1) 提供されているすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

Simplified Schematic



EFFICIENCY

vs  
OUTPUT CURRENT

## 目次

<b>1</b>	特長 .....	1	8.5	Slow-Start/Enable (SS/ENA) .....	12
<b>2</b>	アプリケーション .....	1	<b>9</b>	<b>Application and Implementation</b> .....	13
<b>3</b>	概要 .....	1	9.1	Application Information .....	13
<b>4</b>	改訂履歴 .....	2	9.2	Typical Applications .....	13
<b>5</b>	<b>Device Information</b> .....	3	<b>10</b>	<b>Layout</b> .....	26
<b>6</b>	<b>Pin Configuration and Functions</b> .....	3	10.1	Layout Guidelines .....	26
<b>7</b>	<b>Specifications</b> .....	4	10.2	Layout Example .....	26
7.1	Absolute Maximum Ratings .....	4	10.3	Layout Considerations For Thermal Performance .....	27
7.2	Recommended Operating Conditions .....	4	10.4	Grounding and Powerpad Layout .....	27
7.3	Thermal Information .....	4	<b>11</b>	デバイスおよびドキュメントのサポート .....	28
7.4	Electrical Characteristics .....	5	11.1	デバイス・サポート .....	28
7.5	Typical Characteristics .....	7	11.2	ドキュメントの更新通知を受け取る方法 .....	28
<b>8</b>	<b>Detailed Description</b> .....	9	11.3	コミュニティ・リソース .....	28
8.1	Overview .....	9	11.4	商標 .....	28
8.2	Functional Block Diagram .....	9	11.5	静電気放電に関する注意事項 .....	28
8.3	Feature Description .....	10	11.6	Glossary .....	28
8.4	Undervoltage Lockout (UVLO) .....	12	<b>12</b>	メカニカル、パッケージ、および注文情報 .....	28

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision C (February 2011) から Revision D に変更

	Page
• 編集上の更新、技術的な内容の変更なし .....	1

### Revision B (xx) から Revision C に変更

	Page
• Added <i>Thermal Information</i> table; deleted Dissipation Ratings table .....	4


## 5 Device Information

<b>T<sub>J</sub></b>	<b>OUTPUT VOLTAGE</b>	<b>PACKAGED DEVICES PLASTIC HTSSOP (PWP)<sup>(1)</sup></b>
–40°C to 125°C	Adjustable to 0.891 V	TPS54110PWP

(1) The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54110PWPR). See application section of data sheet for PowerPAD drawing and layout information.

## 6 Pin Configuration and Functions

**PWP Package**  
**20-Pin HTSSOP With PowerPAD**  
**Top View**



### Pin Functions

<b>PIN</b>		<b>DESCRIPTION</b>
<b>NAME</b>	<b>NO.</b>	
AGND	1	Analog ground—internally connected to the sensitive analog-ground circuitry. Connect to PGND and PowerPAD.
BOOT	5	Bootstrap input. 0.022- $\mu$ F to 0.1- $\mu$ F low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.
COMP	3	Error amplifier output. Connect compensation network from COMP to VSENSE.
PGND	11–13	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. Connect to AGND and PowerPAD.
PH	6–10	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.
PWRGD	4	Power-good open drain output. High when VSENSE $\geq$ 93% Vref, otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, $f_s$ .
SS/ENA	18	Slow-start/enable input/output. Dual-function pin that provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.
SYNC	19	Synchronization input. Dual-function pin that provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low ESR 0.1- $\mu$ F to 1- $\mu$ F ceramic capacitor.
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1- $\mu$ F to 10- $\mu$ F ceramic capacitor.
VSENSE	2	Error amplifier inverting input.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		VALUE	UNIT
Input voltage range, $V_I$	VIN, SS/ENA, SYNC	−0.3 to 7	V
	RT	−0.3 to 6	V
	VSENSE	−0.3 to 4	V
	BOOT	−0.3 to 17	V
Output voltage range, $V_O$	VBIAS, PWRGD, COMP	−0.3 to 7	V
	PH	−0.6 to 10	V
Source current, $I_O$	PH	Internally Limited	
	COMP, VBIAS	6	mA
Sink current	PH	3.5	A
	COMP	6	mA
	SS/ENA,PWRGD	10	mA
Voltage differential	AGND to PGND	±0.3	V
Continuous power dissipation	See <a href="#">Thermal Information</a>		
Operating virtual junction temperature range, $T_J$	−40 to 150		°C
Storage temperature, $T_{stg}$	−65 to 150		°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Input voltage range, $V_I$	3	6	6	V
Operating junction temperature, $T_J$	−40	125	125	°C

### 7.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS54110	UNIT
		PWP (HTTSOP)	
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.0	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	21.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.7	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	6.5	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	1.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application report](#).

## 7.4 Electrical Characteristics

$T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{IN} = 3\text{ V}$  to  $6\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>SUPPLY VOLTAGE, <math>V_{IN}</math></b>						
VIN input voltage range		3	6		V	
Quiescent current	$f_S = 350\text{ kHz}$ , SYNC $\leq 0.8\text{ V}$ , RT open	4.5	8.5		mA	
	$f_S = 550\text{ kHz}$ , Phase pin open, SYNC $\geq 2.5\text{ V}$ , RT open,	5.8	9.6			
	Shutdown, SS/ENA = 0 V	1	1.4			
<b>UNDER VOLTAGE LOCK OUT</b>						
Start threshold voltage, UVLO		2.95	3		V	
Stop threshold voltage, UVLO		2.70	2.80			
Hysteresis voltage, UVLO		0.12			V	
Rising and falling edge deglitch, UVLO <sup>(1)</sup>		2.5			$\mu\text{s}$	
<b>BIAS VOLTAGE</b>						
$V_O$	Output voltage, VBIAS	$I_{(VBIAS)} = 0$	2.70	2.80	2.90	V
	Output current, VBIAS <sup>(2)</sup>			100		$\mu\text{A}$
<b>CUMULATIVE REFERENCE</b>						
$V_{ref}$	Accuracy	0.882	0.891	0.900	V	
<b>REGULATION</b>						
Line regulation <sup>(1)(3)</sup>	$I_L = 0.75\text{ A}$ , $f_S = 350\text{ kHz}$ , $T_J = 85^\circ\text{C}$	0.05			%/V	
	$I_L = 0.75\text{ A}$ , $f_S = 550\text{ kHz}$ , $T_J = 85^\circ\text{C}$	0.05				
Load regulation <sup>(1)(3)</sup>	$I_L = 0\text{ A}$ to $1.5\text{ A}$ , $f_S = 350\text{ kHz}$ , $T_J = 85^\circ\text{C}$	0.01			%/A	
	$I_L = 0\text{ A}$ to $1.5\text{ A}$ , $f_S = 550\text{ kHz}$ , $T_J = 85^\circ\text{C}$	0.01				
<b>OSCILLATOR</b>						
Internally set free-running frequency range	SYNC $\leq 0.8\text{ V}$ , RT open	280	350	420	kHz	
	SYNC $\geq 2.5\text{ V}$ , RT open	440	550	660		
Externally set free-running frequency range	RT = $180\text{ k}\Omega$ (1% resistor to AGND) <sup>(1)</sup>	252	280	308	kHz	
	RT = $100\text{ k}\Omega$ (1% resistor to AGND)	460	500	540		
	RT = $68\text{ k}\Omega$ (1% resistor to AGND) <sup>(1)</sup>	663	700	762		
High-level threshold voltage, SYNC		2.5			V	
Low-level threshold voltage, SYNC				0.8	V	
Pulse duration, SYNC <sup>(1)</sup>		50			ns	
Frequency range, SYNC <sup>(1)</sup>		330	700		kHz	
Ramp valley <sup>(1)</sup>		0.75			V	
Ramp amplitude (peak-to-peak) <sup>(1)</sup>		1			V	
Minimum controllable on time <sup>(1)</sup>			200		ns	
Maximum duty cycle		90			%	

(1) Specified by design

(2) Static resistive loads only

(3) Specified by the circuit used in [Figure 9](#).

## Electrical Characteristics (continued)


$T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{IN} = 3\text{ V}$  to  $6\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>ERROR AMPLIFIER</b>						
Error-amplifier open loop voltage gain	1 k $\Omega$ COMP to AGND <sup>(1)</sup>	90	110		dB	
Error-amplifier unity gain bandwidth	Parallel 10 k $\Omega$ , 160 pF COMP to AGND <sup>(1)</sup>	3	5		MHz	
Error-amplifier common-mode input voltage range	Powered by internal LDO <sup>(1)</sup>	0		VBIAS	V	
$I_{IB}$	$V_{SENSE} = V_{ref}$		60	250	nA	
$V_O$	Output voltage slew rate (symmetric), COMP <sup>(1)</sup>		1.2		V/ $\mu$ s	
<b>PWM COMPARATOR</b>						
PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead time)	10 mV overdrive <sup>(1)</sup>		70	85	ns	
<b>SLOW-START/ENABLE</b>						
Enable threshold voltage, SS/ENA		0.82	1.20	1.40	V	
Enable hysteresis voltage, SS/ENA <sup>(1)</sup>			0.03		V	
Falling-edge deglitch, SS/ENA <sup>(1)</sup>			2.5		$\mu$ s	
Internal slow-start time		2.6	3.35	4.1	ms	
Charge current, SS/ENA	SS/ENA = 0 V	3	5	8	$\mu$ A	
Discharge current, SS/ENA	SS/ENA = 1.3 V, $V_I = 1.5\text{ V}$	1.5	2.3	4	mA	
<b>POWER GOOD</b>						
Power-good threshold voltage	$V_{SENSE}$ falling		93		% $V_{ref}$	
Power-good hysteresis voltage <sup>(1)</sup>			3		% $V_{ref}$	
Power-good falling-edge deglitch <sup>(1)</sup>			35		$\mu$ s	
Output saturation voltage, PWRGD	$I_{(sink)} = 2.5\text{ mA}$	0.18	0.30		V	
Leakage current, PWRGD	$V_I = 5.5\text{ V}$			1	$\mu$ A	
<b>CURRENT LIMIT</b>						
Current limit trip point	$V_I = 3\text{ V}$ , output shorted <sup>(1)</sup>		3.0		A	
	$V_I = 6\text{ V}$ , output shorted <sup>(1)</sup>		3.5			
Current-limit leading edge blanking time			100		ns	
Current-limit total response time			200		ns	
<b>THERMAL SHUTDOWN</b>						
Thermal-shutdown trip point <sup>(1)</sup>		135	150	165	°C	
Thermal-shutdown hysteresis <sup>(1)</sup>			10		°C	
<b>OUTPUT POWER MOSFETS</b>						
$r_{DS(on)}$	Power MOSFET switches <sup>(4)</sup>	$I_O = 1.5\text{ A}$ , $V_I = 6\text{ V}$ <sup>(5)</sup>		240	480	$\text{m}\Omega$
		$I_O = 1.5\text{ A}$ , $V_I = 3\text{ V}$ <sup>(5)</sup>		345	690	


(4) Includes package and bondwire resistance

(5) Matched MOSFETs, low side  $r_{DS(on)}$  production tested, high side  $r_{DS(on)}$  specified by design


## 7.5 Typical Characteristics




**Figure 1. Drain-Source On-State Resistance vs Junction Temperature**




**Figure 2. Drain-Source On-State Resistance vs Junction Temperature**




**Figure 3. Internally Set Oscillatorfrequency vs Junction Temperature**



**Figure 4. Externally Set Oscillatorfrequency vs Junction Temperature**



**Figure 5. Voltage Reference vs Junction Temperature**



**Figure 6. Output Voltage Regulation vs Input Voltage**

## Typical Characteristics (continued)




Figure 7. Error Amplifier open-loop response





Figure 8. Internal Slow-Start Time vs Junction Temperature

## 8 Detailed Description

### 8.1 Overview

The TPS54110 low-input-voltage high-output-current synchronous-buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high- performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. Place the bypass capacitor close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

### 8.3.2 Voltage Reference

The voltage reference system produces a precise  $V_{ref}$  signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54110 because it cancels offset errors in the scale and error amplifier circuits.

### 8.3.3 Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor from the RT pin to ground and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

$$\text{SWITCHING FREQUENCY} = \frac{100\text{ k}\Omega}{R} \times 500 \text{ kHz} \quad (1)$$

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor that sets the free-running frequency to 80% of the synchronization signal. **Table 1** summarizes the frequency selection configurations.

**Table 1. Summary Of The Frequency Selection Configurations**

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	$\geq 2.5$ V	Float
Externally set 280 kHz to 700 kHz	Float	$R = 68\text{ k to }180\text{ k}$
Externally synchronized frequency	Synchronization signal	$R = \text{RT value for } 80\% \text{ of external synchronization frequency}$

### 8.3.4 Error Amplifier

The high-performance, wide-bandwidth, voltage error amplifier sets the TPS54110 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L- and C-filter components to suit the particular application needs. Type-2 or type-3 compensation can be employed using external compensation components.

### 8.3.5 PWM Control

Signals from the error-amplifier output, oscillator, and current-limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control-logic block. During steady-state operation below the current-limit threshold, the PWM-comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse

duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error-amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error-amplifier output is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as  $V_{ref}$ . If the error-amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54110 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current-limit comparator remains tripped longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error-amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor, and consequently the output current. This process is repeated each cycle that the current-limit comparator is tripped.

### 8.3.6 Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate-drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side driver is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- $\Omega$  bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external-component count.

### 8.3.7 Overcurrent Protection

Cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current-limit threshold. A 100-ns leading-edge blanking circuit prevents false tripping of the current limit. Current-limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current-sink operation is provided by thermal shutdown.

### 8.3.8 Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal-shutdown trip point, and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. In a persistent-fault condition, the device cycles continuously; starting up under control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal-shutdown point.

### 8.3.9 Power Good (PWRDG)

The power-good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 7% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if  $V_{IN}$  is less than the UVLO threshold, or SS/ENA is low, or if thermal shutdown asserts. When  $VIN = UVLO$  threshold,  $SS/ENA =$  enable threshold, and  $VSENSE > 93\% \text{ of } V_{ref}$ , the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of  $V_{ref}$  and a 35- $\mu\text{s}$  falling-edge deglitch circuit prevent tripping of the power-good comparator due to high frequency noise.

## 8.4 Undervoltage Lockout (UVLO)

The TPS54110 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until  $V_{IN}$  exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until  $V_{IN}$  falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5- $\mu$ s rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on  $V_{IN}$ .

## 8.5 Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- $\mu$ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_o = C_{(SS)} \times \frac{1.2V}{5\mu A} \quad (2)$$

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7V}{5\mu A} \quad (3)$$

The actual slow-start is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS54110 low-input-voltage high-output-current synchronous-buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high- performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power-good output useful for processor/logic reset, fault signaling, and supply sequencing.

### 9.2 Typical Applications

#### 9.2.1 Typical TPS54110 Application

Figure 9 shows the schematic diagram for a typical TPS54110 application. The TPS54110 can provide up to 1.5 A of output current at a nominal output voltage of 3.3 V. For proper thermal performance, the exposed PowerPAD underneath the device must be soldered down to the printed-circuit board.




Figure 9. Application Schematic

## Typical Applications (continued)

### 9.2.1.1 Design Requirements

The required parameters to begin the design process and values for this design example are listed in [Table 2](#). As an additional constraint, the design is set up to be small size and low component height.

**Table 2. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4.5 to 5.5 V
Output voltage	3.3 V
Input ripple voltage	100 mV
Output ripple voltage	30 mV
Output current rating	1.5 A
Operating frequency	700 kHz

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Switching Frequency

The switching frequency is set within the range of 280 kHz to 700 kHz by connecting a resistor from the RT pin to AGND. [Equation 4](#) is used to determine the proper RT value.

$$RT(k\Omega) = \frac{100 \times 500\text{kHz}}{f_s(\text{kHz})} \quad (4)$$

In this example, the timing-resistor value chosen for R4 is 71.5 k $\Omega$ , setting the switching frequency to 700 kHz.

Alternately, the TPS54110 can be set to preprogrammed switching frequencies of 350 kHz or 550 kHz by connecting pins RT and SYNC as shown in [Table 3](#).

**Table 3. Design Parameters**

FREQUENCY	RT	SYNC
350 kHz	Float	Float or AGND
550 kHz	Float	$\geq 2.5$ V

#### 9.2.1.2.2 Input Capacitors

The TPS54110 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The minimum value for the decoupling capacitor, C9, is 10  $\mu\text{F}$ . A high quality ceramic type X5R or X7R with a voltage rating greater than the maximum input voltage is recommended. A bulk input capacitor may be needed, especially if the TPS54110 circuit is not located within approximately 2 inches from the input voltage source. The capacitance value is not critical, but the voltage rating must be greater than the maximum input voltage including ripple voltage. The capacitor must filter the input ripple voltage to acceptable levels.

Input ripple voltage can be approximated by [Equation 5](#):

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{SW}} + (I_{OUT(MAX)} \times ESR_{MAX}) \quad (5)$$

where

- $I_{OUT(MAX)}$  is the maximum load current
- $f_{SW}$  is the switching frequency
- $C_{BULK}$  is the bulk capacitor value
- $ESR_{MAX}$  is the maximum series resistance of the bulk capacitor

Worst-case RMS ripple current is approximated by [Equation 6](#):

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2} \quad (6)$$

In this case the input ripple voltage is 66 mV with a 10- $\mu$ F bulk capacitor. [Figure 14](#) shows the measured ripple waveform. The RMS ripple current is 0.75 A. The maximum voltage across the input capacitors is  $V_{IN(MAX)} + \Delta V_{IN}/2$ . The bypass capacitor and input bulk capacitor are each rated for 6.3 V and a ripple-current capacity of 1.5 A, providing some margin. It is very important that the maximum ratings for voltage and current are not exceeded under any circumstance.

### 9.2.1.2.3 Output Filter Components

Two components, L1 and C2, are selected for the output filter. Since the TPS54110 is an externally-compensated device, a wide range of filter-component types and values are supported.

#### 9.2.1.2.3.1 Inductor Selection

Use [Equation 7](#) to calculate the minimum value of the output inductor:

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times F_{SW}} \quad (7)$$

$K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. For designs using low-ESR capacitors such as ceramics, use  $K_{IND} = 0.2$ . When using higher ESR output capacitors,  $K_{IND} = 0.1$  yields better results. If higher ripple currents can be tolerated,  $K_{IND}$  can be increased allowing for a smaller output-inductor value.

This example design uses  $K_{IND} = 0.2$ , yielding a minimum inductor value of 6.29  $\mu$ H. The next-higher standard value of 6.8  $\mu$ H is chosen for this design. If a lower inductor value is desired, a larger amount of ripple current must be tolerated.

The RMS-current and saturation-current ratings of the output filter inductor must not be exceeded. The RMS inductor current can be found from [Equation 8](#):

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left( \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8} \right)^2} \quad (8)$$

The peak inductor current is determined from [Equation 9](#):

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}} \quad (9)$$

For this design, the RMS inductor current is 1.503 A and the peak inductor current is 1.673 A. The inductor chosen is a Coilcraft DS3316P-682 6.8  $\mu$ H. It has a saturation current rating of 2.8 A and an RMS current rating of 2.2 A, easily meeting these requirements.

#### 9.2.1.2.3.2 Capacitor Selection

The important design parameters for the output capacitor are dc voltage, ripple current, and equivalent series resistance (ESR). The dc-voltage and ripple-current ratings must not be exceeded. The ESR rating is important because along with the inductor current it determines the output ripple voltage level. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed-loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 700 kHz frequency of this design, internal circuit limitations of the TPS54110 limit the practical maximum crossover frequency to about 100 kHz. To allow adequate phase gain in the compensation network, set the LC corner frequency to approximately one decade below the closed-loop crossover frequency. This limits the minimum capacitor value for the output filter to:

$$C_{OUT(MIN)} = \frac{1}{L_{OUT}} \times \left( \frac{K}{2\pi f_{co}} \right)^2$$

where

- K is the frequency multiplier for the spread between  $f_{LC}$
- $f_{co}$ . K should be between 5 and 15, typically 10 for one decade of difference. (10)

For a desired crossover of 60 kHz, K=10 and a 6.8  $\mu$ H inductor, the minimum value for the output capacitor is 100  $\mu$ F. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any derating factors must also be included. The maximum RMS ripple current in the output capacitor is given by [Equation 11](#):

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[ \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times N_C} \right]$$

where

- NC is the number of output capacitors in parallel

(11)

The maximum ESR of the output capacitor is determined by the allowable output ripple specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter so the maximum specified ESR as listed in the capacitor data sheet is given by [Equation 12](#):

$$ESR_{MAX} = N_C \times \left( \frac{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8}{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})} \right) \times \Delta V_{p-p(MAX)}$$
(12)

For this design example, a single 100- $\mu$ F output capacitor is chosen for C2. The calculated RMS ripple current is 80 mA and the maximum ESR required is 87 m $\Omega$ . An example of a suitable capacitor is the Sanyo Poscap 6TPC100M, rated at 6.3 V with a maximum ESR of 45 m $\Omega$  and a ripple-current rating of 1.7 A.

Other capacitor types work well with the TPS54110, depending on the needs of the application.

#### 9.2.1.2.4 Compensation Components

The external compensation used with the TPS54110 allows for a wide range of output-filter configurations. A large range of capacitor values and dielectric types are supported. The design example uses type 3 compensation consisting of R1, R3, R5, C6, C7 and C8. Additionally, R2 and R1 form a voltage-divider network that sets the output voltage. These component reference designators are the same as those used in the SWIFT Designer Software.

There are a number of different ways to design a compensation network. This procedure outlines a relatively simple procedure that produces good results with most output filter combinations. Use the SWIFT Designer Software for designs with unusually high closed-loop crossover frequencies; with low-value, low-ESR output capacitors such as ceramics; or if you are unsure about the design procedure.

A number of considerations apply when designing compensation networks for the TPS54110. The compensated error-amplifier gain must not be limited by the open-loop amplifier gain characteristics and must not produce excessive gain at the switching frequency. Also, the closed-loop crossover frequency must be set less than one fifth of the switching frequency, and the phase margin at crossover must be greater than 45 degrees. The general procedure outlined here meets these requirements without going into great detail about the theory of loop compensation.

First, calculate the output filter LC corner frequency using [Equation 13](#):

$$f_{LC} = \frac{1}{2\pi\sqrt{L_{OUT}C_{OUT}}}$$
(13)

For the design example,  $f_{LC} = 6103$  Hz.

Choose a closed-loop crossover frequency greater than  $f_{LC}$  and less than one fifth of the switching frequency. Also, keep the crossover frequency below 100 kHz, as the error amplifier may not provide the desired gain at higher frequencies. The 60-kHz crossover frequency chosen for this design provides comparatively wide loop bandwidth while still allowing adequate phase boost to ensure stability.

Next, the values for the compensation components that set the poles and zeros of the compensation network are calculated. Assuming an R1 value > than R5 and a C6 value > C7, the pole and zero locations are given by [Equation 14](#) through [Equation 17](#):

$$f_{Z1} = \frac{1}{2\pi R3 C6} \quad (14)$$

$$f_{Z2} = \frac{1}{2\pi R1 C8} \quad (15)$$

$$f_{P1} = \frac{1}{2\pi R5 C8} \quad (16)$$

$$f_{P2} = \frac{1}{2\pi R3 C7} \quad (17)$$

Additionally there is a pole at the origin, which has unity gain at a frequency:

$$f_{INT} = \frac{1}{2\pi R1 C6} \quad (18)$$

This pole is used to set the overall gain of the compensated error amplifier and determines the closed loop crossover frequency. Since R1 is given as 10 kΩ and the crossover frequency is selected as 60 kHz, the desired  $f_{INT}$  is calculated from [Equation 19](#):

$$f_{INT} = \frac{10^{-0.74} \times f_{CO}}{2} \quad (19)$$

And the value for C6 is given by [Equation 20](#):

$$C6 = \frac{1}{2\pi R1 f_{INT}} \quad (20)$$

Since C6 is calculated to be 2900 pF, and the location of the integrator crossover frequency is important in setting the overall loop crossover, adjust the value of R1 so that C6 is a standard value of 2700 pF, using [Equation 21](#):

$$R1 = \frac{1}{2\pi C6 f_{LC}} \quad (21)$$

The value for R1 is 10.7 kΩ

The first zero,  $f_{Z1}$  is located at one half the output filter LC corner frequency, so R3 is calculated from:

$$R3 = \frac{1}{\pi C6 f_{LC}} \quad (22)$$

The second zero,  $f_{Z2}$  is located at the output filter LC corner frequency, so C8 is calculated from:

$$C8 = \frac{1}{2\pi R1 f_{LC}} \quad (23)$$

The first pole,  $f_{P1}$  is located to coincide with output filter ESR zero frequency. This frequency is given by:

$$f_{ESR0} = \frac{1}{2\pi R_{ESR} C_{OUT}}$$

where

- $R_{ESR}$  is the equivalent series resistance of the output capacitor

In this case, the ESR zero frequency is 35.4 kHz, and R5 is calculated from:

$$R5 = \frac{1}{2\pi C8 f_{ESR}} \quad (25)$$

The final pole is placed at a frequency high enough above the closed-loop crossover frequency to avoid causing an excessive phase decrease at the crossover frequency while still providing enough attenuation so that there is little or no gain at the switching frequency. The  $f_{P2}$  pole location for this circuit is set to 4 times the closed-loop crossover frequency and the last compensation component value C7 is derived:

$$C7 = \frac{1}{8\pi R_3 f_{co}} \quad (26)$$

Finally, calculate the R2 resistor value for the output voltage of 3.3 V using [Equation 27](#):

$$R2 = \frac{R1 \times 0.891}{V_{out} - 0.891} \quad (27)$$

For this TPS54110 design, use  $R1 = 10.7 \text{ k}\Omega$  instead of  $10.0 \text{ k}\Omega$ . R2 is then  $3.92 \text{ k}\Omega$ .


Since capacitors are only available in a limited range of standard values, the nearest standard value was chosen for each capacitor. The measured closed-loop response for this design is shown in [Figure 18](#).

#### 9.2.1.2.5 Bias and Bootstrap Capacitors


Every TPS54110 design requires a bootstrap capacitor (C3), and a bias capacitor (C4). The bootstrap capacitor must be between  $0.022 \mu\text{F}$  and  $0.1 \mu\text{F}$ . This design uses  $0.047 \mu\text{F}$ . The bootstrap capacitor is located between the PH pins and BOOT. The bias capacitor is connected between the VBIAS pin and AGND. Recommended values are  $0.1 \mu\text{F}$  to  $1 \mu\text{F}$ . This design uses  $0.1 \mu\text{F}$ . Use high-quality ceramic capacitors with X7R or X5R grade dielectric for temperature stability. Place them as close to the device pins as possible.

### 9.2.1.3 Application Curves


All performance data shown for  $V_I = 5$  V,  $V_O = 3.3$  V,  $f_s = 700$  kHz,  $T_A = 25^\circ\text{C}$ , Figure 9




**Figure 10. Efficiency vs Output Current**




**Figure 11. Power Dissipation vs Output Current**




**Figure 12. Load Regulation vs Output Current**






**Figure 13. Line Regulation vs Input Voltage**



**Figure 14. Input Voltage Ripple**




**Figure 15. Output Voltage Ripple**


**Figure 16. Output Voltage Transient Response**

**Figure 17. Start Up Waveform**

**Figure 18. Measured Loop Response**

### 9.2.2 Very-Small Form-Factor Application

Figure 19 shows an application schematic for a TPS54110 application designed for extremely small size. To achieve this goal, the design procedure given in the previous application circuit is modified. For example, in order to use a small-footprint Coilcraft DO3314-103MX inductor, the maximum-allowable inductor ripple current was increased above that normally specified. A small 0805 10- $\mu$ F ceramic capacitor is used in the output filter. All the additional components are 0402 case size.



**Figure 19. Small Form-Factor Reference Design**

#### 9.2.2.1 Design Requirements


See [Design Requirements](#)

#### 9.2.2.2 Detailed Design Procedure


See [Detailed Design Procedure](#)

### 9.2.2.3 Application Curves


All performance data shown for  $V_I = 5$  V,  $V_O = 1.5$  V,  $F_S = 700$  kHz,  $T_A = 25^\circ\text{C}$ , Figure 19




**Figure 20. Efficiency vs Output Current**




**Figure 21. Power Dissipation vs Output Current**




**Figure 22. Load Regulation vs Output Current**



**Figure 23. Line Regulation vs Input Voltage**



**Figure 24. Input Voltage Ripple**



**Figure 25. Output Voltage Ripple**




Figure 26. Output Voltage Transient response




Figure 27. Start Up Waveform

### 9.2.3 Two-Output Sequenced-Startup Application

In Figure 28, the power-good output of U1 is used as a sequencing signal in a two-output design. Connecting the PWRGD pin of U1 to the SS/ENA pin of U2 causes the 1.5-V output to ramp up after the 3.3-V output is within regulation. Figure 29 shows the start-up waveforms associated with this circuit.

When  $V_{IN}$  reaches the UVLO-start threshold, the U1 output ramps up towards the 3.3-V set point. After the output reaches 90 percent of 3.3 V, the U1 asserts the power-good signal driving the U2 SS/ENA input high. The output of U2 then ramps up towards the final output set point of 1.5 V.




Figure 28. TPS54110 Sequencing Application Circuit

#### 9.2.3.1 Design Requirements

See [Design Requirements](#)

#### 9.2.3.2 Detailed Design Procedure

See [Detailed Design Procedure](#)

### 9.2.3.3 Application Curve




Figure 29. Sequencing Start-Up Waveforms

## 10 Layout

### 10.1 Layout Guidelines

The VIN pins are connected together on the printed board (PCB) and bypassed with a low-ESR ceramic bypass capacitor. Minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54110 ground pins. The recommended bypass capacitor is 10- $\mu$ F (minimum) ceramic with X5R or X7R dielectric. The optimum placement is closest to the VIN pins and the AGND and PGND pins. See [Figure 30](#) for an example layout. It has an area of ground on the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. Tie the AGND and PGND pins to the PCB ground area under the device as shown. Use a separate wide trace for the analog-ground path, connecting the voltage set-point divider, timing resistor RT, slow-start capacitor and bias-capacitor grounds. Tie the PH pins together and route to the output inductor. Since the PH connection is the switching node, locate the inductor very close to the PH pins, and minimize the area of the conductor to prevent excessive capacitive coupling. Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. Connect the output-filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins,  $L_{OUT}$ ,  $C_{OUT}$ , and PGND as small as is practical. Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pin-out, they must be somewhat closely routed while maintaining as much separation as possible, yet keeping the layout compact. Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace as well.

### 10.2 Layout Example





Figure 30. PC Board Layout Example

## 10.3 Layout Considerations For Thermal Performance

For operation at full rated load current, the analog ground plane must provide adequate heat dissipation area. A 3-inch-by-3-inch plane of 1-ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available. Connect the PowerPAD to the largest area available. Additional areas on the top or bottom layers also help dissipate heat. Use any area available when 1.5-A or greater operation is desired. Connect the exposed area of the PowerPAD to the analog ground-plane layer with 0.013-inch-diameter vias to avoid solder wicking through the vias. An adequate design includes six vias in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias in areas not under the device package enhance thermal performance.

## 10.4 Grounding and Powerpad Layout

The TPS54110 has two internal grounds (analog and power). Inside the TPS54110, the analog ground connects all noise-sensitive signals, while the power ground connects the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS54110, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. Tie these two planes together directly at the IC to reduce noise between the two grounds. The only components that tie directly to the power-ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54110. The layout of the TPS54110 evaluation module represents recommended layout for a 2-layer board. Documentation for the TPS54110 evaluation module is obtained from the Texas Instruments web site under the TPS54110 product folder and in the application note, TI literature number [SLVA109](#).



**Figure 31. Recommended Land Pattern for 20-Pin PWP Powerpad**

## 11 デバイスおよびドキュメントのサポート

### 11.1 デバイス・サポート

#### 11.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 商標

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

 静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなバラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary.*

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS54110PWP	Obsolete	Production	HTSSOP (PWP)   20	-	-	Call TI	Call TI	-40 to 85	TPS54110
TPS54110PWPR	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54110
TPS54110PWPR.A	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54110
TPS54110PWPRG4	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54110

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**OTHER QUALIFIED VERSIONS OF TPS54110 :**

---


- Automotive : [TPS54110-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54110PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54110PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0

## GENERIC PACKAGE VIEW


### PWP 20

6.5 x 4.4, 0.65 mm pitch

HTSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224669/A

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



4073225-4/1 05/11

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

## PWP (R-PDSO-G20)


## PowerPAD™ SMALL PLASTIC OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16


NOTE: A. All linear dimensions are in millimeters

 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

## PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月