

# TPS54202 4.5V~28V 入力、2A 出力、EMI 適合 同期整流降圧型コンバータ

## 1 特長

- 4.5V~28V の広い入力電圧範囲
- 148mΩ と 78mΩ の MOSFET を内蔵し、2A の連続出力電流に対応
- 低いシャットダウン時電流 (2μA) と静止電流 (45μA)
- 5ms のソフト・スタート内蔵
- 500kHz の固定スイッチング周波数
- 周波数スペクトラム拡散により EMI を低減
- 高度な Eco-mode™ パルス・スキップ
- ピーク電流モード制御
- ループ補償内蔵
- ヒカップ・モード保護機能付き、2 個の MOSFET の過電流保護
- 過電圧保護
- サーマル・シャットダウン
- SOT-23 (6) パッケージ

## 2 アプリケーション

- 12V、24V の分散パワー・バス電源
- 産業用アプリケーション
  - 白物家電
- 消費者向けアプリケーション
  - オーディオ
  - STB、DTV
  - プリンタ

## 3 概要

TPS54202 は入力電圧範囲が 4.5V~28V で、2A の同期整流降圧型コンバータです。このデバイスには 2 つの内蔵スイッチング FET、内部的なループ補償、および 5ms の内部ソフトスタートが搭載されているため、部品数を減らすことができます。

TPS54202 には MOSFET が内蔵され、SOT-23 パッケージを採用しているため、高い電力密度を実現し、PCB 上でわずかな面積しか占有しません。

高度な Eco-mode の実装により、軽負荷時の効率が最大化され、電力損失が低減されています。


EMI 低減の目的で周波数スペクトラム拡散動作を採用しています。

両方のハイサイド MOSFET でサイクル単位の電流制限を行い、過負荷の状況でコンバータを保護します。また、ローサイド MOSFET の電流制限を自由に設定でき、電流暴走を防止することで、さらに保護が強化されています。プリセット時間を上回る長さで過電流状態が続いた場合、ヒカップ・モード保護機能をトリガします。


### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TPS54202	SOT-23 (6)	1.60mm × 2.90mm

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図



効率と出力電流との関係

D100



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>13</b>
<b>2 アプリケーション</b> .....	<b>1</b>	8.1 Application Information.....	13
<b>3 概要</b> .....	<b>1</b>	8.2 Typical Application.....	13
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>20</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>21</b>
<b>6 Specifications</b> .....	<b>4</b>	10.1 Layout Guidelines.....	21
6.1 Absolute Maximum Ratings.....	4	10.2 Layout Example.....	21
6.2 ESD Ratings.....	4	<b>11 Device and Documentation Support</b> .....	<b>22</b>
6.3 Recommended Operating Conditions.....	4	11.1 Device Support.....	22
6.4 Thermal Information.....	4	11.2 Receiving Notification of Documentation Updates..	22
6.5 Electrical Characteristics.....	5	11.3 サポート・リソース.....	22
6.6 Timing Requirements.....	5	11.4 Trademarks.....	22
<b>7 Detailed Description</b> .....	<b>8</b>	11.5 静電気放電に関する注意事項.....	22
7.1 Overview.....	8	11.6 用語集.....	22
7.2 Functional Block Diagram.....	8	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>22</b>
7.3 Feature Description.....	9		
7.4 Device Functional Modes.....	12		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision A (January 2017) to Revision B (April 2021)</b>	<b>Page</b>
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Changed the max centre switching frequency from 590 kHz to 630 kHz.....	5
• Changed the max low-side source current limit from 4 A to 4.3 A.....	5
<b>Changes from Revision * (April 2016) to Revision A (January 2017)</b>	<b>Page</b>
• Changed R1 to R4 in 式 2 .....	9
• Changed セクション 7.3.11.2 .....	11
• Added 図 7-3 .....	12
• Added Note 1 to 表 8-2 .....	17

## 5 Pin Configuration and Functions




图 5-1. 6-Pin SOT-23 DDC Package (Top View)

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
BOOT	6	O	Supply input for the high-side NFET gate drive circuit. Connect a 0.1-μF capacitor between BOOT and SW pins.
EN	5	I	This pin is the enable pin. Float the EN pin to enable.
FB	4	I	Converter feedback input. Connect to output voltage with feedback resistor divider.
GND	1	–	Ground pin. Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	O	Switch node connection between high-side NFET and low-side NFET.
VIN	3	–	Input voltage supply pin. The drain terminal of high-side power NFET.

(1) O = Output; I = Input

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage range, $V_I$	VIN	−0.3	30	V
	EN	−0.3	7	V
	FB	−0.3	7	V
Output voltage range, $V_O$	BOOT-SW	−0.3	7	V
	SW	−0.3	30	V
	SW (20 ns transient)	−5	30	V
Operating junction temperature, $T_J$		−40	150	°C
Storage temperature range, $T_{stg}$		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_I$ Input voltage range	VIN	4.5	28	V
	EN	−0.1	7	V
	FB	−0.1	7	V
$V_O$ Output voltage range	BOOT-SW	−0.1	7	V
	SW	−0.1	28	V
$T_J$ Operating junction temperature		−40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS54202	UNIT
		DDC ( SOT23)	
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	89.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	39.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	14.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report, .

## 6.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it.  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = 4.5\text{ V}$  to  $28\text{ V}$ , (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT SUPPLY</b>						
$V_{IN}$	Input voltage range		4.5		28	V
$I_Q$	Non switching quiescent current	EN = 5 V, VFB = 1 V		45		$\mu\text{A}$
$I_{OFF}$	Shut down current	EN = GND		2		$\mu\text{A}$
$V_{IN(UVLO)}$	VIN under voltage lockout	Rising $V_{IN}$	3.9	4.2	4.4	V
		Falling $V_{IN}$	3.4	3.7	3.9	V
	Hysteresis		400	480	560	mV
<b>ENABLE (EN PIN)</b>						
$V_{(EN\_RISING)}$	Enable threshold	Rising		1.21	1.28	V
$V_{(EN\_FALLING)}$		Falling	1.1	1.19		V
$I_{(EN\_INPUT)}$	Input current	$V_{EN} = 1\text{ V}$		0.7		$\mu\text{A}$
$I_{(EN\_HYS)}$	Hysteresis current	$V_{EN} = 1.5\text{ V}$		1.55		$\mu\text{A}$
<b>FEEDBACK AND ERROR AMPLIFIER</b>						
$V_{FB}$	Feedback Voltage	$V_{IN} = 12\text{ V}$	0.581	0.596	0.611	V
<b>PULSE SKIP MODE</b>						
$I_{(SKIP)}^{(1)}$	Pulse skip mode peak inductor current threshold	$V_{IN} = 24\text{ V}$ , $V_{OUT} = 5\text{ V}$ , $L = 15\text{ }\mu\text{H}$		300		mA
<b>POWER STAGE</b>						
$R_{(HSD)}$	High-side FET on resistance	$T_A = 25^{\circ}\text{C}$ , $V_{BST} - SW = 6\text{ V}$		148		m $\Omega$
$R_{(LSD)}$	Low-side FET on resistance	$T_A = 25^{\circ}\text{C}$ , $V_{IN} = 12$		78		m $\Omega$
<b>CURRENT LIMIT</b>						
$I_{(LIM\_HS)}$	High side current limit		2.5	3.2	3.9	A
$I_{(LIM\_LS)}$	Low side source current limit		2	3	4.3	A
<b>OSCILLATOR</b>						
$F_{sw}$	Centre switching frequency		390	500	630	kHz
<b>OVER TEMPERATURE PROTECTION</b>						
Thermal Shutdown <sup>(1)</sup>	Rising temperature			155		$^{\circ}\text{C}$
	Hysteresis			10		$^{\circ}\text{C}$
	Hiccup time			32768		Cycles


(1) Not production tested

## 6.6 Timing Requirements


		MIN	TYP	MAX	UNIT
<b>OVER CURRENT PROTECTION</b>					
$t_{HIC\_WAIT}$	Hiccup up wait time		512		Cycles
$t_{HIC\_RESTART}$	Hiccup up time before restart		16384		Cycles
$t_{SS}$	Soft-start time		5		mS
<b>ON TIME CONTROL</b>					
$t_{MIN\_ON}^{(1)}$	Minimum on time, measured at 90% to 90% and 1-A loading		110		ns

## Typical Characteristics


$V_{IN} = 12$ , unless otherwise specified




**6-1. Shutdown Quiescent Current vs Junction Temperature**




**6-2. Non-Switching Operating Quiescent Current vs Junction Temperature**




**6-3. High-Side Resistance vs Junction Temperature**




**6-4. Low-Side FET On Resistance vs Junction Temperature**




**6-5. Reference Voltage vs Junction Temperature**




**6-6. Centre Switching Frequency vs Junction Temperature**




**FIG 6-7. High-Side Current Limit Threshold vs Junction Temperature**




**FIG 6-8. Low-Side Current Limit Threshold vs Junction Temperature**




**FIG 6-9. BOOT-SW UVLO Threshold vs Junction Temperature**



**FIG 6-10. VIN UVLO Threshold vs Junction Temperature**



**FIG 6-11. EN Threshold vs Junction Temperature**



**FIG 6-12. EN Hysteresis Current vs Junction Temperature**

## 7 Detailed Description

### 7.1 Overview

The TPS54202 device is a 28-V, 2-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant-frequency, peak current mode control which reduces output capacitance. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

The switching frequency is fixed to 500 kHz.

The device begins switching at VIN equal to 4.5 V. The operating current is 45  $\mu$ A typically when not switching and under no load. When the device is disabled, the supply current is 2  $\mu$ A typically.


The integrated 148-m $\Omega$  high-side MOSFET and 78-m $\Omega$  allow for high efficiency power supply designs with continuous output currents up to 2 A.

The device reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pins. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the voltage falls below a preset threshold of 2.1 V typically.

The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage comparator. When the regulated output voltage is greater than 108% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 104%.

The device has internal 5-ms soft-start time to minimize inrush currents.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



## 7.3 Feature Description

### 7.3.1 Fixed-Frequency PWM Control

The device uses a fixed-frequency, peak current-mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the current of the high-side power switch. When the power-switch current reaches the error amplifier output voltage level, the high side power switch is turned off and the low-side power switch is turned on. The error amplifier output voltage increases and decreases as the output current increases and decreases. The device implements a current-limit by clamping the error amplifier voltage to a maximum level and also implements a minimum clamp for improved transient-response performance.

### 7.3.2 Pulse Skip Mode

The TPS54202 is designed to operate in pulse skipping mode at light load currents to boost light load efficiency. When the peak inductor current is lower than 300 mA typically, the device enters pulse skipping mode. When the device is in pulse skipping mode, the error amplifier output voltage is clamped which prevents the high side integrated MOSFET from switching. The peak inductor current must rise above 300 mA and exit pulse skip mode. Since the integrated current comparator catches the peak inductor current only, the average load current entering pulse skipping mode varies with the applications and external output filters.

### 7.3.3 Error Amplifier

The device has a trans-conductance amplifier as the error amplifier. The error amplifier compares the FB voltage to the lower of the internal soft-start voltage or the internal 0.596-V voltage reference. The transconductance of the error amplifier is 240  $\mu\text{A/V}$  typically. The frequency compensation components are placed internal between the output of the error amplifier and ground.

### 7.3.4 Slope Compensation and Output Current

The device adds a compensating ramp to the signal of the switch current. This slope compensation prevents sub-harmonic oscillations as the duty cycle increases. The available peak inductor current remains constant over the full duty-cycle range.

### 7.3.5 Enable and Adjusting Under Voltage Lockout


The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device begins operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the low-quiescent (IQ) state.

The EN pin has an internal pullup-current source which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal undervoltage-lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 480 mV.

If an application requires a higher UVLO threshold on the VIN pin, then the EN pin can be configured as shown in [Figure 7-1](#). When using the external UVLO function, setting the hysteresis at a value greater than 500 mV is recommended.

The EN pin has a small pull-up current,  $I_p$ , which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function because it increases by  $I_h$  when the EN pin crosses the enable threshold. Use [Equation 1](#) and [Equation 2](#) to calculate the values of R4 and R5 for a specified UVLO threshold.



**FIG 7-1. Adjustable VIN Undervoltage Lockout**

$$R4 = \frac{V_{START} \left( \frac{V_{ENfalling}}{V_{ENrising}} \right) - V_{STOP}}{I_p \left( 1 - \frac{V_{ENfalling}}{V_{ENrising}} \right) + I_h} \quad (1)$$

Where:

$$I_p = 0.7 \mu A$$

$$I_h = 1.55 \mu A$$

$$V_{ENfalling} = 1.19 V$$

$$V_{ENrising} = 1.22 V$$

$$R5 = \frac{R4 \times V_{ENfalling}}{V_{STOP} - V_{ENfalling} + R4(I_p + I_h)} \quad (2)$$

### 7.3.6 Safe Startup into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During monotonic pre-biased startup, both high-side and low-side MOSFETs are not allowed to be turned on until the internal soft-start voltage is higher than FB pin voltage.

### 7.3.7 Voltage Reference

The voltage reference system produces a precise  $\pm 2.5\%$  voltage-reference over temperature by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.596 V.

### 7.3.8 Adjusting Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use divider resistors with 1% tolerance or better. Start with a 100 k $\Omega$  for the upper resistor divider, use 式 3 to calculate the output voltage. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable.

$$V_{OUT} = V_{ref} \times \left[ \frac{R2}{R3} + 1 \right] \quad (3)$$

### 7.3.9 Internal Soft-Start

The TPS54202 device uses the internal soft-start function. The internal soft start time is set to 5 ms typically.

### 7.3.10 Bootstrap Voltage (BOOT)

The TPS54202 has an integrated boot regulator and requires a 0.1-μF ceramic capacitor between the BOOT and SW pins to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the device is designed to operate at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.1 V typically.

### 7.3.11 Overcurrent Protection


The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

#### 7.3.11.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the internal COMP voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and the current reference generated by the internal COMP voltage are compared. When the peak switch current intersects the current reference the high-side switch turns off.

#### 7.3.11.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on, the conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current-limit. The inductor valley current is exceeded the low-side source current limit, the high-side MOSFET does not turn on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET turns on again when the inductor valley current is below the low-side sourcing current-limit at the start of a cycle as shown in [Figure 7-2](#).




**Figure 7-2. Overcurrent Protection for Both MOSFETs**

Furthermore, if an output overload condition occurs for more than the hiccup wait time, which is programmed for 512 switching cycles, the device shuts down and restarts after the hiccup time of 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

### 7.3.12 Spread Spectrum

In order to reduce EMI, TPS54202 introduces frequency spread spectrum. The jittering span is  $\pm 6\%$  of the switching frequency with  $1/512$  swing frequency.



7-3. Frequency Spread Spectrum Diagram

### 7.3.13 Output Overvoltage Protection (OVP)

The TPS54202 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the FB pin voltage and internal thresholds. When the FB pin voltage goes above  $108\% \times V_{\text{ref}}$ , the high-side MOSFET will be forced off. When the FB pin voltage falls below  $104\% \times V_{\text{ref}}$ , the high-side MOSFET will be enabled again.

### 7.3.14 Thermal Shutdown

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds  $155^\circ\text{C}$  typically. When the junction temperature drops below  $145^\circ\text{C}$  typically, the internal thermal-hiccup timer begins to count. The device reinitiates the power-up sequence after the built-in thermal-shutdown hiccup time (32768 cycles) is over.

## 7.4 Device Functional Modes

### 7.4.1 Normal Operation

When the input voltage is above the UVLO threshold, the TPS54202 can operate in their normal switching modes. Normal continuous conduction mode (CCM) occurs when inductor peak current is above 0 A. In CCM, the device operates at a fixed frequency.

### 7.4.2 Eco-mode™ Operation

The devices are designed to operate in high-efficiency pulse-skipping mode under light load conditions. Pulse skipping initiates when the switch current falls to 0 A. During pulse skipping, the low-side FET turns off when the switch current falls to 0 A. The switching node (the SW pin) waveform takes on the characteristics of discontinuous conduction mode (DCM) operation and the apparent switching frequency decreases. As the output current decreases, the perceived time between switching pulses increases.

## 8 Application and Implementation

### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS54202 device is typically used as a step down converter, which convert an input voltage from 8 V to 28 V to fixed output voltage 5 V.

### 8.2 Typical Application

#### 8.2.1 TPS54202 8-V to 28-V Input, 5-V Output Converter



Copyright © 2016, Texas Instruments Incorporated

8-1. 5-V, 2-A Reference Design

#### 8.2.2 Design Requirements

For this design example, use the parameters in 表 8-1.

表 8-1. Design Parameters

PARAMETER	VALUE
Input voltage range	8 V to 28 V
Output voltage	5 V
Output current	2 A
Transient response, 1.5 A load step	$\Delta V_{OUT} = \pm 5\%$
Input ripple voltage	400 mV
Output voltage ripple	30 mVpp
Switching frequency	500 kHz

## 8.2.3 Detailed Design Procedure

### 8.2.3.1 Input Capacitor Selection

The device requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10  $\mu\text{F}$  is recommended for the decoupling capacitor. An additional 0.1  $\mu\text{F}$  capacitor (C2) from VIN to GND is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

Use 式 4 to calculate the input ripple voltage ( $\Delta V_{\text{IN}}$ ).

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT(MAX)}} \times 0.25}{C_{\text{BULK}} \times f_{\text{sw}}} + (I_{\text{OUT(MAX)}} \times \text{ESR}_{\text{MAX}}) \quad (4)$$

where:

- $C_{\text{BULK}}$  is the bulk capacitor value
- $f_{\text{sw}}$  is the switching frequency
- $I_{\text{OUT(MAX)}}$  is the maximum loading current
- $\text{ESR}_{\text{MAX}}$  is maximum series resistance of the bulk capacitor

The maximum RMS (root mean square) ripple current must also be checked. For worst case conditions, use 式 5 to calculate  $I_{\text{CIN(RMS)}}$ .

$$I_{\text{CIN(RMS)}} = \frac{I_{\text{OUT(MAX)}}}{2} \quad (5)$$

The actual input-voltage ripple is greatly affected by parasitic associated with the layout and the output impedance of the voltage source. Design Requirements show the actual input voltage ripple for this circuit which is larger than the calculated value. This measured value is still below the specified input limit of 400 mV. The maximum voltage across the input capacitors is  $V_{\text{IN}} (\text{MAX}) + \Delta V_{\text{IN}}/2$ . The selected bypass capacitor is rated for 35 V and the ripple current capacity is greater than 2 A. Both values provide ample margin. The maximum ratings for voltage and current must not be exceeded under any circumstance.

### 8.2.3.2 Bootstrap Capacitor Selection

A 0.1  $\mu\text{F}$  ceramic capacitor must be connected between the BOOT to SW pin for proper operation. It is recommended to use a ceramic capacitor.

### 8.2.3.3 Output Voltage Set Point

The output voltage of the TPS54202 device is externally adjustable using a resistor divider network. In the application circuit of 图 8-1, this divider network is comprised of R2 and R3. Use 式 6 and 式 7 to calculate the relationship of the output voltage to the resistor divider.

$$R3 = \frac{R2 \times V_{\text{ref}}}{V_{\text{OUT}} - V_{\text{ref}}} \quad (6)$$

$$V_{\text{OUT}} = V_{\text{ref}} \times \left[ \frac{R2}{R3} + 1 \right] \quad (7)$$

Select a value of R2 to be approximately 100 k $\Omega$ . Slightly increasing or decreasing R3 can result in closer output voltage matching when using standard value resistors. In this design, R2 = 100 k $\Omega$  and R3 = 13.3 k $\Omega$  which results in a 5-V output voltage. The 49.9- $\Omega$  resistor, R1, is provided as a convenient location to break the control loop for stability testing.

### 8.2.3.4 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) set point can be adjusted using the external-voltage divider network of R4 and R5. R4 is connected between the VIN and EN pins of the TPS54202 device. R5 is connected between the EN and GND pins. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the minimum input voltage is 8 V, so the start-voltage threshold is set to 6.8 V with 1000-mV hysteresis. Use 式 1 and 式 2 to calculate the values for the upper and lower resistor values of R4 and R5.

### 8.2.3.5 Output Filter Components

Two components must be selected for the output filter, the output inductor ( $L_O$ ) and  $C_O$ .

#### 8.2.3.5.1 Inductor Selection

Use 式 8 to calculate the minimum value of the output inductor ( $L_{MIN}$ ).

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times f_{SW}} \quad (8)$$

Where:

$K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.

In general, the value of  $K_{IND}$  is at the discretion of the designer; however, the following guidelines may be used. For designs using low-ESR output capacitors, such as ceramics, a value as high as  $K_{IND} = 0.3$  can be used. When using higher ESR output capacitors,  $K_{IND} = 0.2$  yields better results.

For this design example, use  $K_{IND} = 0.3$ . The minimum inductor value is calculated as 13.7  $\mu$ H. For this design, a close standard value of 15  $\mu$ H was selected for  $L_{MIN}$ .

For the output filter inductor, the RMS current and saturation current ratings must not be exceeded. Use 式 9 to calculate the RMS inductor current ( $I_{L(RMS)}$ ).

$$I_{L(MAX)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left( \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_O \times f_{SW} \times 0.8} \right)^2} \quad (9)$$

Use 式 10 to calculate the peak inductor current ( $I_{L(PK)}$ ).

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_O \times f_{SW}} \quad (10)$$

Smaller or larger inductor values can be used depending on the amount of ripple current the designer wants to allow so long as the other design requirements are met. Larger value inductors have lower AC current and result in lower output voltage ripple. Smaller inductor values increase AC current and output voltage ripple.

#### 8.2.3.5.2 Output Capacitor Selection

Consider three primary factors when selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criterion. The output capacitor must supply the load with current when the regulator cannot. This situation occurs if the desired hold-up times are present for the regulator. In this case, the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily unable to supply sufficient

output current if a large, fast increase occurs affecting the current requirements of the load, such as a transition from no load to full load. The regulator usually requires two or more clock cycles for the control loop to notice the change in load current and output voltage and to adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of drop in the output voltage. Use 式 11 to calculate the minimum required output capacitance.

$$C_O > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} \quad (11)$$

where:

- $\Delta I_{OUT}$  is the change in output current
- $f_{SW}$  is the switching frequency of the regulator
- $\Delta V_{(OUT)b}$  is the allowable change in the output voltage

For this example, the transient load response is specified as a 5% change in the output voltage,  $V_{OUT}$ , for a load step of 1.5 A. For this example,  $\Delta I_{OUT} = 1.5$  A and  $\Delta V_{OUT} = 0.05 \times 5 = 0.25$  V. Using these values results in a minimum capacitance of 24  $\mu$ F. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

式 12 calculates the minimum output capacitance required to meet the output voltage ripple specification. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, 式 12 yields 4.56  $\mu$ F.

$$C_O > \frac{1}{8 \times f_{SW}} \times \frac{1}{\frac{V_{OUTrippl}}{I_{ripple}}} \quad (12)$$

where:

- $f_{SW}$  is the switching frequency
- $V_{(OUTrippl)}$  is the maximum allowable output voltage ripple
- $I_{(ripple)}$  is the inductor ripple current

Use 式 13 to calculate the maximum ESR an output capacitor can have to meet the output-voltage ripple specification. 式 13 indicates the ESR should be less than 54.8 m $\Omega$ . In this case, the ESR of the ceramic capacitor is much smaller than 54.8 m $\Omega$ .

$$R_{ESR} < \frac{V_{OUTrippl}}{I_{ripple}} \quad (13)$$

The output capacitor can affect the crossover frequency  $f_o$ . Considering to the loop stability and effect of the internal parasitic parameters, choose the crossover frequency less than 40 kHz without considering the feed forward capacitor. A simple estimation for the crossover frequency without feed forward capacitor C6 is shown in 式 14, assuming  $C_{OUT}$  has small ESR.

$$f_o = \frac{3.95}{V_{OUT} \times C_{OUT}} \quad (14)$$

Additional capacitance deratings for aging, temperature, and DC bias should be considered which increases this minimum value. For this example, two 22- $\mu$ F 25-V, X7R ceramic capacitors are used. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS value of the maximum ripple current. Use 式 15 to calculate the RMS ripple current that the output capacitor must support. For this application, 式 15 yields 79 mA for each capacitor.



$$I_{\text{COUT(RMS)}} = \frac{1}{\sqrt{12}} \times \left( \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times L_{\text{O}} \times f_{\text{SW}} \times N_{\text{C}}} \right) \quad (15)$$

### 8.2.3.5.3 Feed-Forward Capacitor

The TPS54202 device is internally compensated and the internal compensation network is composed of two capacitors and one resistor shown on the block diagram. Depending on the  $V_{\text{OUT}}$ , if the output capacitor  $C_{\text{OUT}}$  is dominated by low ESR (ceramic types) capacitors, it could result in low phase margin. To improve the phase boost an external feedforward capacitor  $C_6$  can be added in parallel with  $R_2$ .  $C_6$  is chosen such that phase margin is boosted at the crossover frequency.

式 16 for  $C_6$  was tested:

$$C_6 = \frac{1}{2\pi f_o} \times \frac{1}{R_2} \quad (16)$$


For this design,  $C_6 = 75 \text{ pF}$ .  $C_6$  is not needed when  $C_{\text{OUT}}$  has high ESR, and  $C_6$  calculated from 式 16 should be reduced with medium ESR. 表 8-2 can be used as a starting point.

**表 8-2. Recommended Component Values**


$V_{\text{OUT}}$ (V)	$L$ ( $\mu\text{H}$ ) <sup>1</sup>	$C_{\text{OUT}}$ ( $\mu\text{F}$ )	$R_2$ (k $\Omega$ )	$R_3$ (k $\Omega$ )	$C_6$ (pF)
1.8	5.6	66	100	49.9	47
2.5	8.2	44	100	31.6	33
3.3	10	44	100	22.1	56
5	15	44	100	13.3	75
12	22	44	100	5.23	100

1. Based on  $V_{\text{IN}} = 28 \text{ V}$


## 8.2.4 Application Curves




8-2. Efficiency



8-3. Line Regulation




8-4. Load Regulation




$I_{OUT} = 2\text{ A}$

8-5. Input Voltage Ripple




$I_{OUT} = 0\text{ A}$

8-6. Output Voltage Ripple




$I_{OUT} = 10\text{ mA}$

8-7. Output Voltage Ripple




$I_{OUT} = 100 \text{ mA}$

**8-8. Output Voltage Ripple**




$I_{OUT} = 2 \text{ A}$

**8-9. Output Voltage Ripple**




0.1 to 1 A

**8-10. Transient Response**




0.5 to 1.5 A


**8-11. Transient Response**




**8-12. Start-Up Relative to VIN**



**8-13. Shutdown Relative to VIN**



Time - 2 ms/div

 **8-14. Start-Up Relative to EN**


Time - 2 ms/div

 **8-15. Shutdown Relative to EN**

## 9 Power Supply Recommendations


The devices are designed to operate from an input voltage supply range between 4.5 V and 28 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device or converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47  $\mu$ F is a typical choice.

## 10 Layout

### 10.1 Layout Guidelines

- VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- Do not allow switching current to flow under the device.
- A separate VOUT path should be connected to the upper feedback resistor.
- Make a Kelvin connection to the GND pin for the feedback path.
- Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- The trace of the VFB node should be as small as possible to avoid noise coupling.
- The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

### 10.2 Layout Example



10-1. Board Layout

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 11.4 Trademarks

Eco-mode™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.6 用語集

**TI 用語集** この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54202DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	4202	<a href="#">Samples</a>
TPS54202DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	4202	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54202DDCR	SOT-23-THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS54202DDCT	SOT-23-THIN	DDC	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54202DDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TPS54202DDCT	SOT-23-THIN	DDC	6	250	210.0	185.0	35.0


DDC0006A



## PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214841/C 04/2022

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

# EXAMPLE BOARD LAYOUT


DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPLODED METAL SHOWN  
SCALE:15X



SOLDERMASK DETAILS

4214841/C 04/2022

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214841/C 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとしします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated