

# TPS5429x 1.5Aおよび2.5A、デュアル、完全同期整流 降圧コンバータ、MOSFET内蔵

## 1 特長

- 入力電圧範囲: 4.5V~18V
- 出力電圧範囲:  $0.8V \sim D_{MAX} \times V_{IN}$
- 完全統合型デュアル降圧: 1.5Aおよび2.5A
- 3つの固定スイッチング周波数バージョン
  - TPS54290: 300kHz
  - TPS54291: 600kHz
  - TPS54292: 1.2MHz
- UVLO内蔵
- 1%精度( $0^{\circ}C \sim 85^{\circ}C$ )の $0.8V_{REF}$
- 内部ソフトスタート
  - TPS54290: 5.2ms
  - TPS54291: 2.6ms
  - TPS54292: 1.3ms
- デュアルPWM出力:  $180^{\circ}$ 位相ずれ
- 各チャンネルに専用のイネーブル
- 電流モード制御による補償の簡素化
- 外部補償
- パルス単位の過電流保護、  
2.2Aおよび3.8Aの過電流制限
- ブートストラップ・スイッチ内蔵
- $145^{\circ}C$ のサーマル・シャットダウン保護機能
- 16ピンの PowerPAD™ HTSSOPパッケージ

## 2 アプリケーション

- セットトップ・ボックス
- デジタルTV
- DSP用電源
- コンシューマ・エレクトロニクス

## 3 概要

TPS54290、TPS54291、TPS54292デバイスはデュアル出力の完全同期整流降圧コンバータで、最小の外付け部品数でアプリケーションをサポートできます。4.5V~18Vの入力電源電圧で動作し、最低0.8V、最高で入力電圧の90%までの出力電圧をサポートします。

ハイサイドとローサイドの両方のMOSFETが内蔵されており、高い効率で完全同期整流変換を行います。チャンネル1は、最大1.5Aの連続電流を供給できます。同様に、チャンネル2は最大2.5Aを供給できます。

電流モード制御により、補償が簡素化されます。外部補償により、ユーザーは各種の出力コンデンサを柔軟に選択できます。


$180^{\circ}$ 位相がずれた動作により、入力コンデンサを流れるリップル電流が減少し、入力容量を減らせるため、EMIの軽減とコンデンサの寿命延長を実現できます。

### 製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS54290	HTSSOP (16)	5.00mm×4.40mm
TPS54291		
TPS54292		

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

### 概略回路図



UDG-09130

Copyright © 2016, Texas Instruments Incorporated



## 目次

<b>1</b>	<b>特長</b> .....	<b>1</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>18</b>
<b>2</b>	<b>アプリケーション</b> .....	<b>1</b>	9.1	Application Information .....	18
<b>3</b>	<b>概要</b> .....	<b>1</b>	9.2	Typical Applications .....	18
<b>4</b>	<b>改訂履歴</b> .....	<b>2</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>25</b>
<b>5</b>	<b>Device Comparison Table</b> .....	<b>3</b>	<b>11</b>	<b>Layout</b> .....	<b>25</b>
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	11.1	Layout Guidelines .....	25
<b>7</b>	<b>Specifications</b> .....	<b>5</b>	11.2	Layout Examples .....	26
7.1	Absolute Maximum Ratings .....	5	11.3	Overtemperature Protection and Junction Temperature Rise .....	27
7.2	ESD Ratings .....	5	11.4	Power Derating .....	28
7.3	Recommended Operating Conditions .....	5	<b>12</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>29</b>
7.4	Thermal Information .....	5	12.1	ドキュメントのサポート .....	29
7.5	Electrical Characteristics .....	6	12.2	関連リンク .....	29
7.6	Typical Characteristics .....	8	12.3	ドキュメントの更新通知を受け取る方法 .....	29
<b>8</b>	<b>Detailed Description</b> .....	<b>10</b>	12.4	コミュニティ・リソース .....	29
8.1	Overview .....	10	12.5	商標 .....	29
8.2	Functional Block Diagram .....	10	12.6	静電気放電に関する注意事項 .....	29
8.3	Feature Description .....	11	12.7	用語集 .....	29
8.4	Device Functional Modes .....	17	<b>13</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>30</b>

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### 2009年10月発行のものから更新


**Page**

• 「ESD定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加 .....	<b>1</b>
• データシートの末尾にあるPOAを参照し、「注文情報」表を削除 .....	<b>1</b>
• Deleted Lead temperature (260°C maximum) .....	<b>5</b>
• Added <i>Thermal Information</i> table to replace the <i>Package Dissipation Ratings</i> table .....	<b>5</b>

## 5 Device Comparison Table

DEVICE	DESCRIPTION
TPS40222	5-V Input, 1.5-A, Non-Synchronous Buck Converter
TPS5428x	2-A Dual Non-Synchronous Converter with Integrated High-Side FET
TPS5538x	3-A Dual Non-Synchronous Converter with Integrated High-Side FET

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	PVDD1	I	Power input to the Output1 high-side MOSFET only. This pin must be locally bypassed to PGND1 with a low-ESR ceramic capacitor of 10 $\mu$ F or greater. PVDD1 and PVDD2 could be tied externally together.
2	BOOT1	I	Input supply to the high-side gate driver for Output1. Connect a 22-nF to 68-nF capacitor from this pin to SW1. This capacitor is charged from the BP pin voltage through an internal switch. The switch is turned ON during the off-time of the converter. To slow down the turn ON of the internal FET, a small resistor (2 $\Omega$ to 5 $\Omega$ ) may be placed in series with the bootstrap capacitor.
3	SW1	O	Source (switching) output for Output1 PWM
4	PGND1	—	Power ground for Outputx. It is separated from GND to prevent the switching noise coupled to the internal logic circuits.
5	$\overline{\text{EN1}}$	I	Active-low enable input for Output1. If the voltage on this pin is greater than 1.5 V, Output1 is disabled (high-side switch is OFF). A voltage of less than 0.9 V enables Output1 and allow soft start of Output1 to begin. An internal current source drives this pin to PVDD2 if left floating. Connect this pin to GND to bypass the enable function.
6	$\overline{\text{EN2}}$	I	Active-low enable input for Output2. If the voltage on this pin is greater than 1.5 V, Output2 is disabled (high-side switch is OFF). A voltage of less than 0.9 V enables Output2 and allow soft start of Output2 to begin. An internal current source drives this pin to PVDD2 if left floating. Connect this pin to GND to bypass the enable function.
7	FB1	I	Voltage feedback pin for Outputx. The internal transconductance error amplifier adjusts the PWM for Outputx to regulate the voltage at this pin to the internal 0.8-V reference. A series resistor divider from Outputx to ground, with the center connection tied to this pin, determines the value of the regulated output voltage.
8	COMP1	O	Output of the transconductance ( $g_m$ ) amplifier. A R-C compensation network is connected from COMPx to GND.

**Pin Functions (continued)**

PIN		I/O	DESCRIPTION
NO.	NAME		
9	COMP2	O	Output of the transconductance ( $g_m$ ) amplifier. A R-C compensation network is connected from COMPx to GND.
10	FB2	I	Voltage feedback pin for Outputx. The internal transconductance error amplifier adjusts the PWM for Outputx to regulate the voltage at this pin to the internal 0.8-V reference. A series resistor divider from Outputx to ground, with the center connection tied to this pin, determines the value of the regulated output voltage.
11	GND	—	Analog ground pin for the device.
12	BP	—	Regulated voltage to charge the bootstrap capacitors. Bypass this pin to GND with a low-ESR, 4.7- $\mu$ F ceramic capacitor (10- $\mu$ F capacitor preferred).
13	PGND2	—	Power ground for Outputx. It is separated from GND to prevent the switching noise coupled to the internal logic circuits.
14	SW2	O	Source (switching) output for Output2 PWM.
15	BOOT2	I	Input supply to the high-side gate driver for Output2. Connect a 22-nF to 68-nF capacitor from this pin to SW2. This capacitor is charged from the BP pin voltage through an internal switch. The switch is turned ON during the off-time of the converter. To slow down the turn ON of the internal FET, a small resistor (2 $\Omega$ to 5 $\Omega$ ) may be placed in series with the bootstrap capacitor.
16	PVDD2	I	The PVDD2 pin provides power to the device control circuitry, provides the pullup for the $\overline{\text{EN1}}$ and $\overline{\text{EN2}}$ pins and provides power to the Output2 high-side MOSFET. This pin must be locally bypassed to PGND2 with a low-ESR ceramic capacitor of 10 $\mu$ F or greater. The UVLO function monitors PVDD2 and enables the device when PVDD2 is greater than 4.2 V.
—	Thermal Pad	—	This pad must be tied externally to a ground plane.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
PVDD1, PVDD2, $\overline{EN1}$ , $\overline{EN2}$	-0.3	20	V
SW1, SW2	-1	20	V
BOOT1, BOOT2	-0.3	SW + 7	V
SW1, SW2 transient (< 50 ns)	-3	20	V
BP		7	V
FB1, FB2	-0.3	3	V
Operating junction temperature, $T_J$	-40	145	°C
Storage temperature, $T_{stg}$	-55	155	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
$V_{DD}$ Input voltage	4.5	18	V
$T_J$ Junction temperature	-40	125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TPS54290 TPS54291 TPS54292	UNIT
	PWP (HTSSOP)	
	16 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	39.2	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	27.7	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	22.3	°C/W
$\psi_{JT}$ Junction-to-top characterization parameter	0.8	°C/W
$\psi_{JB}$ Junction-to-board characterization parameter	22.1	°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	2.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , PVDD1 and PVDD2 = 12 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT SUPPLY</b>						
PVDD1, PVDD2	Input voltage range		4.5		18	V
IDD <sub>SDN</sub>	Shutdown current	$\overline{\text{EN}}1 = \overline{\text{EN}}2 = \text{PVDD2}$ (4.5 V to 18 V)		80	160	$\mu\text{A}$
IDD <sub>Q</sub>	Quiescent, non-switching	FB1 = FB2 = 1 V, outputs off		1.65	3	mA
IDD <sub>SW</sub>	Quiescent, while switching	FB1 = FB2 = 0.75 V, measured at BP		10		mA
UVLO	Minimum turnon voltage	PVDD2 only	3.8	4.1	4.4	V
UVLO <sub>HYS</sub>	Hysteresis			460	600	mV
t <sub>start</sub> <sup>(1)(2)</sup>	Time from start-up to soft start begin	CBP = 10 $\mu\text{F}$ , $\overline{\text{EN}}1$ and $\overline{\text{EN}}2$ go low simultaneously		1.5		ms
<b>ENABLE (ACTIVE LOW)</b>						
V <sub>ENx</sub>	Enable threshold voltage		0.9	1.2	1.5	V
	Hysteresis			70		mV
I <sub>ENx</sub>	Enable pullup current				10	$\mu\text{A}$
t <sub>ENx</sub> <sup>(1)</sup>	Time from enable to soft start begin	Other enable pin = GND		10		$\mu\text{s}$
<b>BP REGULATOR</b>						
BP	Regulator voltage	$8\text{ V} \leq V_{\text{PVDD2}} \leq 18\text{ V}$	5	5.2	5.6	V
BP <sub>LDO</sub>	Dropout voltage	$V_{\text{PVDD2}} = 4.5\text{ V}$		400		mV
I <sub>BPS</sub>	Regulator short current	$4.5\text{ V} \leq V_{\text{PVDD2}} \leq 18\text{ V}$		25		mA
<b>OSCILLATOR</b>						
f <sub>SW</sub>	Oscillator frequency	TPS54290	260	300	360	kHz
		TPS54291	520	600	720	
		TPS54292	1040	1200	1440	kHz
t <sub>DEAD</sub> <sup>(1)</sup>	Clock dead time			140		ns
<b>g<sub>M</sub> TRANSCONDUCTANCE AMPLIFIER AND VOLTAGE REFERENCE (APPLIES TO BOTH CHANNELS)</b>						
V <sub>FB</sub>	Feedback input voltage	$0^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$	792	800	808	mV
		$-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$	786	800	812	mV
I <sub>FB</sub>	Feedback Input bias current	$V_{\text{FB}} = 0.8\text{ V}$		5	50	nA
g <sub>M</sub> <sup>(1)</sup>	Transconductance		200	325	450	$\mu\text{S}$
I <sub>SOURCE</sub>	Error amplifier source current capability	$V_{\text{FB1}} = V_{\text{FB2}} = 0.7\text{ V}$ , $V_{\text{COMP}} = 0\text{ V}$	15	30	40	$\mu\text{A}$
I <sub>SINK</sub>	Error amplifier sink current capability	$V_{\text{FB1}} = V_{\text{FB2}} = 0.9\text{ V}$ , $V_{\text{COMP}} = 2\text{ V}$	15	30	40	$\mu\text{A}$
<b>SOFT START (APPLIES TO BOTH CHANNELS)</b>						
t <sub>SS</sub>	Soft-start time	TPS54290, $0\text{ V} \leq V_{\text{FB}} \leq 0.8\text{ V}$	4	5.2	6	ms
		TPS54291	2	2.6	3	
		TPS54292	1	1.3	1.6	
<b>OVERCURRENT PROTECTION</b>						
I <sub>CL1</sub>	Current limit CH1		1.8	2.2	2.6	A
I <sub>CL2</sub>	Current limit CH2		3.2	3.8	4.6	A
T <sub>HICCUP</sub> <sup>(1)</sup>	Hiccup timeout	TPS54290		30		ms
		TPS54291		16		
		TPS54292		8		
t <sub>ONOC</sub> <sup>(1)</sup>	Minimum overcurrent pulse			150	200	ns







(1) Specified by design. Not tested in production.

(2) When both outputs are started simultaneously, a 20-mA current source charges the BP capacitor. Faster times are possible with a lower BP capacitor value (see [Input UVLO and Start-Up](#))

**Electrical Characteristics (continued)**
 $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , PVDD1 and PVDD2 = 12 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BOOTSTRAP (APPLIED TO BOTH CHANNELS)</b>						
$R_{BOOT}$	Bootstrap switch resistance	R(BP to BOOT), I external = 10 mA		33		$\Omega$
<b>PGOOD</b>						
$V_{UV}$	Feedback voltage limit for PGOOD			660	730	mV
$V_{PG-HYST}^{(1)}$	PGOOD hysteresis voltage on FB			40		mV
<b>OUTPUT STAGE (APPLIED TO BOTH CHANNELS)</b>						
$R_{DS(on1)(HS)}^{(1)}$	On-resistance of high-side FET and bondwire on CH1			170	265	$m\Omega$
$R_{DS(on2)(HS)}^{(1)}$	On-resistance of high-side FET and bondwire on CH2			120	190	$m\Omega$
$R_{DS(on1)(LS)}^{(1)}$	On-resistance of low-side FET and bondwire on CH1			120	190	$m\Omega$
$R_{DS(on2)(LS)}^{(1)}$	On-resistance of low-side FET and bondwire on CH2			90	150	$m\Omega$
$t_{ON\_MIN}^{(1)}$	Minimum controllable pulse width			150		ns
Minimum duty cycle		$V_{FB} = 0.9\text{ V}$			0%	
$t_{DEAD}^{(1)}$	Output driver dead time	HDRV off to LDRV on		20		ns
		LDRV off to HDRV on		20		ns
$D_{MAX}$	Maximum duty cycle	TPS54290	90%	96%		
		TPS54291	85%	91%		
		TPS54292	78%	82%		
<b>THERMAL SHUTDOWN</b>						
$T_{SD}^{(1)}$	Shutdown temperature			145		$^{\circ}\text{C}$
$T_{SD\_HYS}^{(1)}$	Hysteresis			20		$^{\circ}\text{C}$

## 7.6 Typical Characteristics



Typical Characteristics (continued)




Figure 7. Feedback Voltage vs Temperature




Figure 8. Current Limit vs Temperature




Figure 9. BP Voltage vs Temperature





Figure 10. SW Node Leakage Current vs Temperature

## 8 Detailed Description

### 8.1 Overview

The TPS5429x is a dual-output fully synchronous buck converter. Each PWM channel contains an error amplifier, current mode pulse width modulator (PWM), switching and rectifying MOSFETs, enable, and fault protection circuitry. Common to the two channels are the internal voltage regulator, voltage reference, and clock oscillator.

### 8.2 Functional Block Diagram



UDG-09124

Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

### 8.3.1 Voltage Reference

The band-gap cell common to both outputs, trimmed to 800 mV. The reference voltage is 1% accurate in the temperature range from 0°C to 85°C.

### 8.3.2 Oscillator

The oscillator frequency is internally fixed at 2.4 MHz that is divided by 8/4/2 to generate the ramps for TPS5429x, respectively. The two outputs are internally configured to operate on alternating switch cycles (that is, 180° out-of-phase).

### 8.3.3 Input UVLO and Start-Up

When the voltage at the PVDD2 pin is less than 4.4 V, a portion of the internal bias circuitry is operational, and all other functions are held OFF. All of the internal MOSFETs are also held OFF. When the PVDD2 voltage rises above the UVLO turnon threshold, the state of the enable pins determines the remainder of the internal start-up sequence. If either output is enabled ( $\overline{\text{EN}}_x$  pulled low), the BP regulator turns on, charging the BP capacitor with a 20-mA current. When the BP pin is greater than 4 V, PWM is enabled and soft start commences.

#### NOTE

The internal regulator and control circuitry are powered from PVDD2. The voltage on PVDD1 may be higher or lower than PVDD2.

### 8.3.4 Enable and Timed Turnon of the Outputs

Each output has a dedicated (active low) enable pin. If left floating, an internal current source pulls the pin to PVDD2. By grounding, or by pulling the  $\overline{\text{EN}}_x$  pin to below approximately 1.25 V with an external circuit, the associated output is enabled and soft start is initiated.

If both enable pins are left in the *high* state, the device operates in a shutdown mode, where the BP regulator shuts down and minimal house keeping functions are active. The total standby current from both PVDD pins is 80  $\mu\text{A}$  at 12-V input supply.

An R-C connect to an  $\overline{\text{EN}}_x$  pin may be used to delay the turnon of the associated output after power is applied to PVDDx (see [Figure 11](#)). After power is applied to PVDD2, the voltage on the  $\overline{\text{EN}}_x$  pin slowly decays towards ground. Once the voltage decays to approximately 1.25 V, then the output is enabled and the start-up sequence begins. If it is desired to enable the outputs of the device immediately upon the application of power to the PVDD2 pin, then omit these two components and tie the  $\overline{\text{EN}}_x$  pin to GND directly.

If an R-C circuit is used to delay the turnon of the output, the resistor value must be an order of magnitude less than 1.25 V / 10  $\mu\text{A}$  or 120 k $\Omega$ . A suggested value is 51 k $\Omega$ . This allows the  $\overline{\text{EN}}_x$  voltage to decay below the 1.25-V threshold while the 10- $\mu\text{A}$  bias current flows.



The time to start (after the application of PVDD2) is [Equation 1](#).

$$t_{\text{START}} = -R \times C \times \ln \left( \frac{(V_{\text{TH}} - I_{\overline{\text{EN}}_x}) \times R}{V_{\text{IN}} - 2 \times I_{\overline{\text{EN}}_x} \times R} \right) \text{ (s)}$$

where

- R and C are the timing components
  - $V_{\text{TH}}$  is the 1.25-V enable threshold voltage
  - $I_{\overline{\text{EN}}_x}$  is the 10- $\mu\text{A}$  maximum enable pin biasing current
- (1)

[Figure 11](#) and [Figure 12](#) illustrate startup delay with an R-C filter on the enable pin(s).

**Feature Description (continued)**

**Figure 11. Start-Up Delay Schematic**

**Figure 12. Start-Up Delay Timing Diagram**
**NOTE**

If delayed output voltage start-up is not necessary, simply connect  $\overline{\text{EN}}1$  and  $\overline{\text{EN}}2$  to GND. This allows the outputs to *start* immediately on the valid application of PVDD2.

If  $\overline{\text{EN}}x$  is allowed to go *high* after the Outputx has been in regulation, the upper and lower MOSFETs shut off, and the output decays at a rate determined by the output capacitor and the load.

**8.3.5 Soft Start**

Each output has a dedicated soft-start circuit. The soft-start voltage is an internal digital reference ramp to one of the two noninverting inputs of the error amplifier. The other input is the internal precise 0.8-V reference. The total ramp time for the FB voltage to charge from 0 V to 0.8 V is about 5.2 ms, 2.6 ms, and 1.3 ms for TPS54190, TPS54191, and TPS54192, respectively. During a soft-start interval, the TPS5429x output slowly increases the voltage to the noninverting input of the error amplifier. In this way, the output voltage slowly ramps up until the voltage on the noninverting input to the error amplifier reaches the internal 0.8-V reference voltage. At that time, the voltage at the noninverting input to the error amplifier remains at the reference voltage.

During the soft-start interval, pulse-by-pulse current limiting is in effect. If an overcurrent pulse is detected, six PWM pulses is skipped to allow the inductor current to decay before another PWM pulse is applied (see [Output Overload Protection](#)). There is no pulse skipping if a current limit pulse is not detected.

If the rate of rise of the input voltage (PVDDx) is such that the input voltage is too low to support the desired regulation voltage by the time soft start completes, the output UV circuit may trip and cause a *hiccup* in the output voltage. In this case, use a timed delay start-up from the  $\overline{\text{EN}}x$  pin to delay the start-up of the output until the PVDDx voltage has the capability of supporting the desired regulation voltage.

**8.3.6 Output Voltage Regulation**

The regulation output voltage is determined by a resistor divider connecting the output node, the FBx pin, and GND ([Figure 13](#)). The value of the output voltage is shown in [Equation 2](#).


$$V_{\text{OUT}} = V_{\text{REF}} \times \left( 1 + \frac{R1}{R2} \right) \text{ (V)}$$

where

- $V_{\text{REF}}$  is the internal 0.8-V reference voltage

(2)

## Feature Description (continued)



UDG-09131

Copyright © 2016, Texas Instruments Incorporated

Figure 13. Feedback Network for Channel 1

### 8.3.7 Inductor Selection

Equation 3 calculates the inductance value so that the output ripple current falls from 20% to 40% of the full load current.

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I_{OUT}} \quad (3)$$

### 8.3.8 Maximum Output Capacitance

With internal pulse-by-pulse current limiting and a fixed soft-start time, there is a maximum output capacitance which may be used before start-up problems begin to occur. If the output capacitance is large enough so that the device enters a current-limit protection mode during start-up, then there is a possibility that the output never reaches regulation. Instead, the TPS5429x simply shuts down and attempts a restart as if the output were short-circuited to ground. The maximum output capacitance (including bypass capacitance distributed at the load) is given by Equation 4.

$$C_{OUT(max)} = \frac{t_{SS}}{V_{OUT}} \times \left( I_{LIM} - I_{LOAD} - \left( \frac{I_{RIPPLE}}{2} \right) \right)$$

where

- $t_{SS}$  is the soft-start time
- $I_{LIM}$  is the current limit level

(4)

### 8.3.9 Feedback Loop Compensation

In the feedback signal path, the output voltage setting divider is followed by an internal  $g_M$ -type error amplifier with a typical transconductance of 325  $\mu S$ . An external series connected R-C circuit from the  $g_M$  amplifier output (COMPx pin) to ground serves as the compensation network for the converter. The signal from the error amplifier output is then buffered and combined with a slope compensation signal before it is mirrored to be referenced to the SW node. Here, it is compared with the current feedback signal to create a pulse-width-modulated (PWM) signal-fed to drive the upper MOSFET switch. A simplified equivalent circuit of the signal control path is depicted in Figure 14.

Feature Description (continued)

NOTE

Noise coupling from the SWx node to internal circuitry of BOOTx may impact narrow pulse width operation, especially at load currents less than 1 A.




Figure 14. Feedback Loop Equivalent Circuit

A more conventional small-signal equivalent block diagram is shown in Figure 15. Here, the full closed-loop signal path is shown. Because the TPS5429x contains internal slope compensation, the external L-C filter must be selected appropriately so that the resulting control loop meets criteria for stability.




Figure 15. Small Signal Equivalent Block Diagram

To determine the components necessary for compensating the feedback loop, the controller frequency response characteristics must be understood and the desired crossover frequency selected. The best results are obtained if 10% of the switching frequency is used as this closed-loop crossover frequency. In some cases, up to 20% of the switching frequency is also possible.

## Feature Description (continued)

With the output filter components selected, the next step is to calculate the DC gain of the modulator. For TPS5429x, use Equation 5.

$$FM_{TPS5429x} = \frac{f_{sw}}{\left( 19.7 \times e^{(K \times t_{ON})} + 95 \times 10^{-6} \times \left( \frac{V_{IN} - V_{OUT}}{L} \right) \right)}$$

where

- $K = 5.6 \times 10^5$  for TPS54290
  - $K = 1.5 \times 10^6$  for TPS54291
  - $K = 3.6 \times 10^6$  for TPS54292
- (5)

The overall DC gain of the converter control-to-output transfer function is approximated by Equation 6.

$$f_C = \frac{V_{IN} \times FM \times 2 \times 10^{-4}}{\left( 1 + \left( \frac{(V_{IN} \times FM \times 95 \times 10^{-6})}{2 \times R_{LOAD}} \right) \right)}$$


(6)

The next step is to find the desired gain of the error amplifier at the desired crossover frequency. Assuming a single-pole roll-off, use Equation 6 to evaluate Equation 7 at the desired crossover frequency.

$$K_{EA} = -20 \times \log \left( \frac{f_C}{(1 + 2 \times \pi \times f_{CO} \times (2 \times R_{LOAD}) \times C_{OUT})} \right)$$

where

- $f_{CO}$  is the desired crossover frequency
- (7)



UDG-09129

Copyright © 2016, Texas Instruments Incorporated

Figure 16. Loop Compensation Network

## Feature Description (continued)

If operating at wide duty cycles (over 50%), a capacitor may be necessary across the upper resistor of the voltage setting divider (see Equation 8). If duty cycles are less than 50%, this capacitor may be omitted.

$$C1 = \frac{\sqrt{L \times C_{OUT}}}{R1} \quad (8)$$

If a high-ESR capacitor is used in the output filter, a zero appears in the loop response that could lead to instability (see Equation 9). To compensate, a small capacitor is placed in parallel with the lower voltage setting divider resistor. The value of the capacitor is determined such that a pole is placed at the same frequency as the ESR zero. If low-ESR capacitors are used, this capacitor may be omitted.

$$C2 = C_{OUT} \times \frac{ESR \times (R1 + R2)}{(R1 \times R2)} \quad (9)$$

Next, calculate the value of the error amplifier gain setting resistor and capacitor using Equation 10 and Equation 11.

$$R_{COMP} = \frac{10^{\frac{KEA}{20}} \times (Z_{LOWER} + Z_{UPPER})}{g_M \times Z_{LOWER}} \quad (10)$$

$$C_{COMP} = \frac{1}{2 \times \pi \times f_{POLE} \times R_{COMP}}$$

where

$$f_{POLE} = \frac{1}{2 \times \pi \times (2 \times R_{LOAD}) \times C_{OUT}} \quad (11)$$

### NOTE

When the filter and compensation component values have been established, laboratory measurements of the physical design must be performed to confirm converter stability.

### 8.3.10 Bootstrap for N-Channel MOSFET

A bootstrap circuit provides a voltage source higher than the input voltage and of sufficient energy to fully enhance the switching MOSFET each switching cycle. The PWM duty cycle is limited to maximum (that is, 90% for TPS54291) allowing an external bootstrap capacitor to charge through an internal synchronous switch (between BP and BOOTx) during every cycle. When the PWM switch is commanded to turn on, the energy used to drive the MOSFET gate is derived from the voltage on this capacitor.

Because this is a charge transfer circuit, take care in selecting the value of the bootstrap capacitor. It must be sized such that the energy stored in the capacitor on a per cycle basis is greater than the gate charge requirement of the MOSFET being used. Typically a ceramic capacitor with a value from 22 nF to 68 nF is selected for the bootstrap capacitor.

### 8.3.11 Output Overload Protection

In the event of an overcurrent on either output after the output reaches regulation, pulse-by-pulse current limit is in effect for that output. In addition, an output undervoltage (UV) comparator monitors the FBx voltage (which follows the output voltage) to declare a fault if the output drops below 85% of regulation. During this fault condition, both PWM outputs are disabled. This ensures that both outputs discharge to GND, in the event that overcurrent is on one output while the other is not loaded. The converter enters a hiccup mode timeout before attempting to restart.

If an overcurrent condition exists during soft start, pulse-by-pulse current limiting reduces the pulse width of the affected output's PWM. In addition, if an overcurrent pulse is detected, six clock cycles are skipped before a next PWM pulse is enabled, effectively dividing the PWM frequency by six and preventing excessive current build up in the inductor. At the end of the soft-start time, a UV fault is declared and the operation is the same as described above.

## Feature Description (continued)

The overcurrent threshold for Output1 and Output2 are set nominally 2.2 A and 3.8 A, respectively.

---

### NOTE

Design hint: The *OCF Threshold* refers to the *peak* current in the internal switch. Be sure to add the 1/2 of the peak inductor ripple current to the DC load current in determining how close the actual operating point is to the *OCF Threshold*.

---

### 8.3.12 Operating Near Maximum Duty Cycle

If the TPS5429x is operated at maximum duty cycle, and if the input voltage is insufficient to support the output voltage (at full load or during a load current transient) then there is a possibility that the output voltage falls from regulation and trip the output UV comparator. If this must occur, the TPS5429x protection circuitry declares a fault and enters hiccup mode.

---

### NOTE

Design hint: Ensure that under ALL conditions of line and load regulation that there is sufficient duty cycle to maintain output voltage regulation.

---

### 8.3.13 Dual-Supply Operation

It is possible to operate a TPS5429x from two supply voltages. If this application is desired, then the sequencing of the supplies must be such that PVDD2 is above the UVLO voltage before PVDD1 begins to rise. This is to ensure the internal regulator and the control circuitry is in operation before PVDD1 supplies energy to the output. In addition, Output1 must be held in the disabled state ( $\overline{\text{EN1}}$  high) until there is sufficient voltage on PVDD1 to support Output1 in regulation (see [Operating Near Maximum Duty Cycle](#)).

The preferred sequence of events follows:

1. PVDD2 rises above the input UVLO voltage
2. PVDD1 rises with Output1 disabled until PVDD1 rises above level to support Output1 regulation

With the two conditions above satisfied, there is no restriction on PVDD2 to be greater than, or less than PVDD1.

---

### NOTE

Design hint: An R-C delay on  $\overline{\text{EN1}}$  may be used to delay the start-up of Output1 for a long enough period of time to ensure PVDD1 can support Output1 load.

---

### 8.3.14 Bypassing and Filtering

As with any integrated circuit, supply bypassing is important for jitter-free operation. To improve the noise immunity of the converter, ceramic bypass capacitors must be placed as close to the package as possible.

- PVDD1 to GND: Use a 10- $\mu\text{F}$  ceramic capacitor
- PVDD2 to GND: Use a 10- $\mu\text{F}$  ceramic capacitor
- BP to GND: Use a 4.7- $\mu\text{F}$  ceramic capacitor

## 8.4 Device Functional Modes

### 8.4.1 PWM Operation

TPS5429X is a dual-channel synchronous buck converter. Normal operation occurs when  $V_{\text{IN}}$  is above 4.5 V and the EN1 and EN2 pins pulled low to enable the device.

### 8.4.2 Standby Operation

TPS5429X can be placed in standby when the EN1 and EN2 pins are set high, disabling the device.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 9.1 Application Information

TPS5429X is a synchronous buck converter. It can convert an input voltage of 4.5 V to 18 V to two lower voltages. Channel 1 is rated for 1.5-A output, while Channel 2 is rated for 2.5-A output.

### 9.2 Typical Applications

#### 9.2.1 TPS54291 Design Example

The following example illustrates the design process and component selection for a 12-V to 5-V or 3.3-V dual non-synchronous buck regulator using the TPS54291 converter.



Copyright © 2016, Texas Instruments Incorporated

Figure 17. TPS54291 Design Example 1 Schematic

#### 9.2.1.1 Design Requirements

A definition of symbols used can be found in [Table 1](#). The efficiency, line regulation, and load regulation from printed-circuit boards built using this design are shown in [Figure 19](#) and [Figure 20](#).

Table 1. Design Example Electrical Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>						
$V_{IN}$	Input voltage		8	12	14	V
$I_{IN}$	Input current	$V_{IN} = \text{nom}, I_{OUT} = \text{max}$				A
	No load input current	$V_{IN} = \text{nom}, I_{OUT} = 0 \text{ A}$		12	20	mA
$V_{IN(UVLO)}$	Input UVLO	$I_{OUT} = \text{min to max}$	4	4.2	4.4	V

**Typical Applications (continued)**
**Table 1. Design Example Electrical Characteristics (continued)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT CHARACTERISTICS</b>						
V <sub>OUT1</sub>	Output voltage 1	V <sub>IN</sub> = nom, I <sub>OUT</sub> = nom	3.2	3.3	3.4	V
V <sub>OUT2</sub>	Output voltage 2	V <sub>IN</sub> = nom, I <sub>OUT</sub> = nom	1.15	1.2	1.25	V
	Line regulation	V <sub>IN</sub> = min to max			1%	
	Load regulation	I <sub>OUT</sub> = min to max			1%	
V <sub>OUT1(ripple)</sub>	Output1 voltage ripple	V <sub>IN</sub> = nom, I <sub>OUT1</sub> = max			50	mV <sub>PP</sub>
V <sub>OUT2(ripple)</sub>	Output2 voltage ripple	V <sub>IN</sub> = nom, I <sub>OUT2</sub> = max			24	mV <sub>PP</sub>
I <sub>OUT1</sub>	Output current 1	V <sub>IN</sub> = min to max	0		1.5	A
I <sub>OUT2</sub>	Output current 2	V <sub>IN</sub> = min to max	0		2.5	A
I <sub>OC1</sub>	Output overcurrent Channel 1	V <sub>IN</sub> = nom, V <sub>OUT</sub> = (V <sub>OUT1</sub> – 5%)	1.8	2.2	2.6	A
I <sub>OC2</sub>	Output overcurrent Channel 2	V <sub>IN</sub> = nom, V <sub>OUT</sub> = (V <sub>OUT2</sub> – 5%)	3.2	3.8	4.6	A
<b>TRANSIENT RESPONSE</b>						
ΔV <sub>OUT</sub>	Change from load transient	ΔI <sub>OUT</sub> = 1 A at 3 μA/s		200		mV
	Settling time	to 1% of V <sub>OUT</sub>		1		ms
<b>SYSTEMS CHARACTERISTICS</b>						
f <sub>SW</sub>	Switching frequency		500	600	700	kHz
η <sub>PEAK</sub>	Peak efficiency	V <sub>IN</sub> = nom		90%		
η	Full load efficiency	V <sub>IN</sub> = nom, I <sub>OUT</sub> = max		80%		
T <sub>OP</sub>	Operating temperature	V <sub>IN</sub> = min to max, I <sub>OUT</sub> = min to max	0	25	60	°C

**9.2.1.2 Detailed Design Procedure**

The list of materials for this application is shown below in [Table 2](#).

**Table 2. Design Example List of Materials**

REFERENCE DESIGNATOR	QTY	VALUE	DESCRIPTION	SIZE	PART NUMBER	MFR
C12	1	4.7 μF	Capacitor, Ceramic, 10 V, X5R, 20%	0805	Std	Std
C2, C14	2	22 μF	Capacitor, Ceramic, 6.3 V, X5R, 20%	1206	C3216X5R0J226M	TDK
C3, C13	2	470 pF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Std
C4, C11	2	0.047 μF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Std
C5, C10	2	10 μF	Capacitor, Ceramic, 25 V, X5R, 20%	1210	C3225X5R1E106M	TDK
C6	2	1.8 nF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Std
C7	1	15 pF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Std
C8	1	47 pF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Std
C9	1	1.2 nF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Std
L1	1	8.2 μH	Inductor, SMT, 4.38 A, 20 mΩ	0.402 × 0.394 inch	MSS1048-822L	Coilcraft
L2	1	3.3 μH	Inductor, SMT, 5.04 A, 10 mΩ	0.402 × 0.394 inch	MSS1048-332L	Coilcraft
R10	1	40.2 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R2, R11	2	10 Ω	Resistor, Chip, 1/16W, 5%	0603	Std	Std
R3, R12	2	20.5 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R4	1	6.49 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R6	1	7.87 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R7	1	4.64 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
U1	1	2.5 A/1.5 A, 600 Hz	Dual Output Fully Synchronous Buck Converter w/Integrated FET	CSP	TPS54291PWP	TI

### 9.2.1.2.1 Duty Cycle Estimation

The duty cycle of the main switching FET is estimated by [Equation 12](#) and [Equation 13](#).

$$D_{MAX1} \approx \frac{V_{OUT}}{V_{IN(min)}} = \frac{3.3}{8.0} = 0.413 \longrightarrow D_{MAX2} \approx \frac{V_{OUT}}{V_{IN(min)}} = \frac{1.2}{8.0} = 0.15 \quad (12)$$

$$D_{MIN1} \approx \frac{V_{OUT}}{V_{IN(max)}} = \frac{3.3}{14} = 0.236 \longrightarrow D_{MIN2} \approx \frac{V_{OUT}}{V_{IN(max)}} = \frac{1.2}{14} = 0.086 \quad (13)$$

### 9.2.1.2.2 Inductor Selection

The peak-to-peak ripple must be limited to between 20% and 30% of the maximum output current (see [Equation 14](#) and [Equation 15](#)).

$$I_{Lrip1(max)} = 0.30 \times I_{OUT(max)} = 0.3 \times 1.5 \text{ A} = 0.450 \text{ A} \quad (14)$$

$$I_{Lrip2(max)} = 0.30 \times I_{OUT(max)} = 0.3 \times 2.5 \text{ A} = 0.750 \text{ A} \quad (15)$$

The minimum inductor size can be estimated by [Equation 16](#) and [Equation 17](#).

$$L_{MIN1} \approx \frac{V_{IN(max)} - V_{OUT}}{I_{LRIP(max)}} \times D_{MIN} \times \frac{1}{f_{SW}} = \frac{14 - 3.3}{0.45 \text{ A}} \times 0.236 \times \frac{1}{600 \text{ kHz}} = 9.35 \mu\text{H} \quad (16)$$

$$L_{MIN2} \approx \frac{V_{IN(max)} - V_{OUT}}{I_{LRIP(max)}} \times D_{MIN} \times \frac{1}{f_{SW}} = \frac{14 - 1.2}{0.75 \text{ A}} \times 0.086 \times \frac{1}{600 \text{ kHz}} = 2.45 \mu\text{H} \quad (17)$$

The standard inductor values of 8.2  $\mu\text{H}$  and 3.3  $\mu\text{H}$  are selected for Channel 1 and Channel 2, respectively. The actual ripple currents are estimated by [Equation 18](#) and [Equation 19](#).

$$I_{RIPPLE1} \approx \frac{V_{IN(max)} - V_{OUT}}{L1} \times D_{MIN} \times \frac{1}{f_{SW}} = \frac{14 - 3.3}{8.2 \mu\text{H}} \times 0.236 \times \frac{1}{600 \text{ kHz}} = 0.513 \text{ A} \quad (18)$$

$$I_{RIPPLE2} \approx \frac{V_{IN(max)} - V_{OUT}}{L2} \times D_{MIN} \times \frac{1}{f_{SW}} = \frac{14 - 1.2}{3.3 \mu\text{H}} \times 0.086 \times \frac{1}{600 \text{ kHz}} = 0.556 \text{ A} \quad (19)$$

The RMS current through the inductor is approximated by [Equation 20](#) and [Equation 21](#).

$$I_{L(rms)} = \sqrt{I_{L(avg)}^2 + \frac{1}{12} I_{RIPPLE}^2} \approx \sqrt{I_{OUT(max)}^2 + \frac{1}{12} I_{RIPPLE}^2} = \sqrt{(1.5)^2 + \frac{1}{12} (0.513)^2} \text{ A} = 1.51 \text{ A} \quad (20)$$

$$I_{L(rms)} = \sqrt{I_{L(avg)}^2 + \frac{1}{12} I_{RIPPLE}^2} \approx \sqrt{I_{OUT(max)}^2 + \frac{1}{12} I_{RIPPLE}^2} = \sqrt{(2.5)^2 + \frac{1}{12} (0.556)^2} \text{ A} = 2.51 \text{ A} \quad (21)$$

A DC current with 30% peak-to-peak ripple has an RMS current approximately 0.4% above the average current.

The peak inductor current is estimated by [Equation 22](#) and [Equation 23](#).

$$I_{L(peak)} \approx I_{OUT(max)} + \frac{1}{2} I_{RIPPLE} = 1.5 \text{ A} + \frac{1}{2} 0.513 \text{ A} = 1.76 \text{ A} \quad (22)$$

$$I_{L(peak)} \approx I_{OUT(max)} + \frac{1}{2} I_{RIPPLE} = 2.5 \text{ A} + \frac{1}{2} 0.556 \text{ A} = 2.78 \text{ A} \quad (23)$$

A 8.2- $\mu\text{H}$  inductor with a minimum RMS current rating of 1.51 A and minimum saturation current rating of 3.7 A must be selected. A Coilcraft MSS1048-822ML 8.2- $\mu\text{H}$ , 4.38-A inductor is chosen for Channel 1 and a Coilcraft MSS1048-332 3.3- $\mu\text{H}$  inductor is chosen for Channel 2.

### 9.2.1.2.3 Output Capacitor Selection

Output capacitors are selected to support load transients and output ripple current. The minimum output capacitance to meet the transient specification is given by [Equation 24](#) and [Equation 25](#).

$$C_{OUT1(\min)} = \frac{I_{TRAN(\max)}^2 \times L}{(V_{OUT}) \times V_{OVER}} = \frac{1A^2 \times 8.2\mu H}{3.3V \times 0.2V} = 12.4\mu F \quad (24)$$

$$C_{OUT2(\min)} = \frac{I_{TRAN(\max)}^2 \times L}{(V_{OUT}) \times V_{OVER}} = \frac{1A^2 \times 3.3\mu H}{1.2V \times 0.2V} = 13.7\mu F \quad (25)$$

The maximum ESR to meet the ripple specification is given by [Equation 26](#) and [Equation 27](#).

$$ESR_{MAX} = \frac{V_{RIPPLE(\text{total})} - \left( \frac{I_{RIPPLE}}{8 \times C_{OUT} \times f_{SW}} \right)}{I_{RIPPLE}} = \frac{0.050V - \left( \frac{0.513A}{8 \times 12.4\mu F \times 600kHz} \right)}{0.513A} = 0.081\Omega \quad (26)$$

$$ESR_{MAX} = \frac{V_{RIPPLE(\text{total})} - \left( \frac{I_{RIPPLE}}{8 \times C_{OUT} \times f_{SW}} \right)}{I_{RIPPLE}} = \frac{0.024V - \left( \frac{0.556A}{8 \times 13.7\mu F \times 600kHz} \right)}{0.556A} = 0.028\Omega \quad (27)$$

A single 22- $\mu$ F ceramic capacitor with approximately 2.5 m $\Omega$  of ESR is selected to provide sufficient margin for capacitance loss due to DC voltage bias.

### 9.2.1.2.4 Input Capacitor Selection

A minimum 10- $\mu$ F ceramic input capacitor on each PVDD pin is recommended. The ceramic capacitor must handle the RMS ripple current in the input capacitor.

The RMS current in the input capacitors is estimated by [Equation 28](#) and [Equation 29](#).

$$I_{RMS(CIN1)} = I_{OUT1} \times \sqrt{D_1 \times (1 - D_1)} = 1.5A \times \sqrt{0.413 \times (1 - 0.413)} = 0.74A \quad (28)$$

$$I_{RMS(CIN2)} = I_{OUT1} \times \sqrt{D_2 \times (1 - D_2)} = 2.5A \times \sqrt{0.15 \times (1 - 0.15)} = 0.89A \quad (29)$$

One 1210 10- $\mu$ F, 25-V, X5R, ceramic capacitor with 2-m $\Omega$  ESR and a 2-A RMS current rating are selected for each PVDD input. Higher voltage capacitors are selected to minimize capacitance loss at the DC bias voltage to ensure the capacitors have sufficient capacitance at the working voltage.

### 9.2.1.2.5 Feedback

The primary feedback divider resistor ( $R_{FB}$ ) from VOUT to FB must be selected between 10-k $\Omega$  and 100-k $\Omega$  to maintain a balance between power dissipation and noise sensitivity. For a 3.3-V and 5-V output, 20.5 k $\Omega$  is selected and the lower resistor is given by [Equation 30](#).

$$R_{BIAS} = \frac{V_{FB} \times R_{FB}}{V_{OUT} - V_{FB}} \quad (30)$$

For  $R_{FB} = 20.5$  k $\Omega$  and  $V_{FB} = 0.8$  V,  $R_{BIAS} = 6.56$  k $\Omega$  and 41.0 k $\Omega$  (6.49 k $\Omega$  and 40.2 k $\Omega$  selected) for 3.3 V and 1.2 V, respectively. It is common to select the next lower available resistor value for the bias resistor. This biases the nominal output voltage slightly higher, allowing additional tolerance for load regulation.

### 9.2.1.2.6 Compensation Components

The TPS54291 controller uses a transconductance error amplifier, which is compensated with a series capacitor and resistor to ground plus a high-frequency capacitor to reduce the gain at high frequency. To select the component, [Equation 31](#) to [Equation 33](#) define the control loop and power stage gain and transfer function.

$$FM_{TPS5429x} = \frac{f_{SW}}{\left[ 19.7 \times e^{(K \times t_{ON})} + 95 \times 10^{-6} \times \left( \frac{V_{IN} - V_{OUT}}{L} \right) \right]} = \frac{600kHz}{\left[ 19.7 \times e^{(1.5 \times 10^6 \times 393ns)} + 95 \times 10^{-6} \times \left( \frac{14 - 3.3}{8.2\mu H} \right) \right]} = 3762$$

where

- $K = 5.6 \times 10^5$  for TPS54290
  - $K = 1.5 \times 10^6$  for TPS54291
  - $K = 3.6 \times 10^6$  for TPS54292
- (31)

The overall DC gain of the converter control-to-output transfer function is approximated by [Equation 32](#).

$$f_C = \frac{V_{IN} \times FM \times 2 \times 10^{-4}}{\left[ 1 + \left( \frac{V_{IN} \times FM \times 95 \times 10^{-6}}{2 \times R_{LOAD}} \right) \right]} = \frac{14 \text{ V} \times 3762 \times 2 \times 10^{-4}}{\left[ 1 + \left( \frac{14 \text{ V} \times 3762 \times 95 \times 10^{-6}}{4.4 \Omega} \right) \right]} = 4.293$$
(32)

With the power stage DC gain, it is possible to estimate the required mid-band gain to program a desired crossover frequency.

$$K_{EA} = -20 \times \log \left( \frac{f_C}{1 + 2 \times \pi \times f_{CO} \times (2 \times R_{LOAD}) \times C_{OUT}} \right) = -20 \times \log \left( \frac{3.22}{1 + 2 \times \pi \times 30 \text{ kHz} \times 4.4 \Omega \times 22 \mu\text{F}} \right) = 11.83 \text{ dB}$$
(33)

#### 9.2.1.2.7 Compensation Gain Setting Resistor

$R_{COMP}$  programs the mid-band error amplifier gain to set the desired crossover frequency in [Equation 34](#).

$$R_{COMP} = \frac{10^{\frac{K_{EA}}{20}} \times (Z_{LOWER} + Z_{UPPER})}{g_M \times Z_{LOWER}} = \frac{10^{\frac{11.83 \text{ dB}}{20}} \times (6.49 \text{ k}\Omega + 20.5 \text{ k}\Omega)}{325 \mu\text{S} \times 6.49 \text{ k}\Omega} = 50.42 \text{ k}\Omega \approx 53.6 \text{ k}\Omega$$
(34)

#### 9.2.1.2.8 Compensation Integrator Capacitor

An integrator capacitor provides maximum DC gain for the best possible DC regulation while programming the compensation zero to match the natural pole of the output filter (see [Equation 35](#)).  $C_{COMP}$  is selected by [Equation 36](#).

$$f_{POLE} = \frac{1}{2 \times \pi \times R_{LOAD} \times C_{OUT}} = \frac{1}{2 \times \pi \times 4.4 \Omega \times 22 \mu\text{F}} = 1.644 \text{ kHz}$$
(35)

$$C_{COMP} = \frac{1}{2 \times \pi \times f_{POLE} \times R_{COMP}} = \frac{1}{2 \times \pi \times 1.644 \text{ kHz} \times 53.6 \text{ k}\Omega} = 1.80 \text{ nF}$$
(36)

#### 9.2.1.2.9 Bootstrap Capacitor

To ensure proper charging of the high-side FET gate and limit the ripple voltage on the boost capacitor, a 47-nF boot strap capacitor is recommended.

#### 9.2.1.2.10 Power Dissipation

The power dissipation in the TPS54291 is made from FET conduction losses, switching losses and regulator losses.

Conduction losses are estimated by [Equation 37](#) and [Equation 38](#).

$$P_{CON1} = (R_{DS(on)HS} \times D_1 + R_{DS(on)LS} \times (1 - D_1)) \times (I_{SW1(RMS)})^2 = (150 \text{ m}\Omega \times 0.413 + 100 \text{ m}\Omega \times 0.587) \times (1.51)^2 = 0.275 \text{ W}$$
(37)

$$P_{CON2} = (R_{DS(on)HS} \times D_1 + R_{DS(on)LS} \times (1 - D_1)) \times (I_{SW1(RMS)})^2 = (105 \text{ m}\Omega \times 0.15 + 75 \text{ m}\Omega \times 0.85) \times (2.51)^2 = 0.501 \text{ W}$$
(38)

The switching losses are estimated by [Equation 39](#) and [Equation 40](#).

$$P_{SW1} \approx \frac{V_{IN(max)}^2 \times (C_{OSS(HS)} + C_{OSS(LS)}) \times f_{SW}}{2} = \frac{14^2 \times (140 \text{ pF} + 200 \text{ pF}) \times 600 \text{ kHz}}{2} = 20 \text{ mW}$$
(39)

$$P_{SW2} \approx \frac{V_{IN(max)}^2 \times (C_{OSS(HS)} + C_{OSS(LS)}) \times f_{SW}}{2} = \frac{14^2 \times (200\text{pF} + 280\text{pF}) \times 600\text{kHz}}{2} = 28\text{mW} \quad (40)$$

The regulator losses are estimated by Equation 41.

$$P_{REG} \approx I_{DD} \times V_{IN(max)} + I_{BP} \times (V_{IN(max)} - V_{BP}) = 10\text{mA} \times 14\text{V} = 140\text{mW} \quad (41)$$

Total power dissipation in the device is the sum of conduction losses and switching losses for both channels plus regulator losses, which is estimated to be 1.01 W.

### 9.2.1.3 Application Curves




Figure 18. TPS54291 Design Example Switching Waveforms




Figure 19. Design Efficiency for 1.2-V Output





Figure 20. Design Efficiency for 3.3-V Output

### 9.2.2 TPS54290 Cascaded Design Example

TPS5429x can be configured as cascaded operation as shown in Figure 21. The 12-V input supply is applied to PVDD2 and the Channel 2 output is tied to PVDD1. The Channel 2 output is 3.3 V and capable of supporting 1.5 A to the load while generating power for the 1.2-V input for Channel 1.



Copyright © 2016, Texas Instruments Incorporated

Figure 21. Cascading Operation

#### 9.2.2.1 Application Curves

For Figure 22: Channel 1 is a 12-V supply, Channel 2 is  $V_{OUT1}$  (1.2 V), and Channel 3 is  $V_{OUT2}$  (3.3 V).

For Figure 23: Channel 1 is Channel 1 SW node and Channel 2 is Channel 1 output ripple; Channel 3 is Channel 2 output ripple and Channel 2 is Channel 2 SW node.




Figure 22. Start-Up Waveforms

Figure 23. Output Ripple and SW Nodes

## 10 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range between 4.5 V and 18 V. This input supply must be well regulated. If the input supply is placed more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100  $\mu$ F is a typical choice.

## 11 Layout

### 11.1 Layout Guidelines

- The PowerPAD™ must be connected to the low-current ground with available surface copper to dissipate heat. TI recommends extending the ground land beyond the device package area between PVDD1 (pin 1) and PVDD2 (pin 16) and between COMP1 (pin 8) and COMP2 (pin 9).
- Connect PGND1 and PGND2 to the PowerPAD™ through a 10-mil wide trace.
- Place the ceramic input capacitors near PVDD1 and PVDD2 and bypass to PGND1 and PGND2, respectively.
- Place the inductor near the SW1 or SW2 pin.
- Connect the output capacitor grounds to PGND1 or PGND2 with wide, tight loops.
- Use a wide ground connection from input capacitor PGND1 or PGND2 as close to power path as possible. TI recommends that they be placed directly underneath.
- Place the bootstrap capacitor near the BOOT pin to minimize gate drive loop.
- Place the feedback and compensation components far from switch node and input capacitor ground connection.
- Place the snubber components from SW1 or SW2 to PGND1 or PGND2 close to the device, minimizing the loop area.
- Place the BP bypass capacitor very close to device and bypass to PowerPAD™. Place output ceramic capacitor close to inductor output terminal and between inductor and electrolytic capacitors if used.

#### 11.1.1 PowerPAD™ Package

The PowerPAD™ package provides low thermal impedance for heat removal from the device. The PowerPAD™ derives its name and low thermal impedance from the large bonding pad on the bottom of the device. The circuit board must have an area of solder-tinned-copper underneath the package. The dimensions of this area depend on the size of the PowerPAD™ package. Thermal vias connect this area to internal or external copper planes and must have a drill diameter sufficiently small so that the via hole is effectively plugged when the barrel of the via is plated with copper. This plug is required to prevent wicking the solder away from the interface between the package body and the solder-tinned area under the device during solder reflow. Drill diameters of 0.33 mm (13 mils) works well when 1-oz. copper is plated at the surface of the board while simultaneously plating the barrel of the via. If the thermal vias are not plugged when the copper plating is performed, then a solder mask material must be used to cap the vias with a diameter equal to the via diameter of 0.1 mm minimum. This capping prevents the solder from being wicked through the thermal vias and potentially creating a solder void under the package (see [関連資料](#)).

## 11.2 Layout Examples




Figure 24. Top Layer




Figure 25. Bottom Layer

### 11.3 Overtemperature Protection and Junction Temperature Rise

The overtemperature thermal protection limits the maximum power to be dissipated at a given operating ambient temperature. In other words, at a given device power dissipation, the maximum ambient operating temperature is limited by the maximum allowable junction operating temperature. The device junction temperature is a function of power dissipation, and the thermal impedance from the junction to the ambient. If the internal die temperature must reach the thermal shutdown level, the TPS5429x shuts off both PWMs and remain in this state until the die temperature drops below 125°C, at which time the device restarts.

The first step in determining the device junction temperature is to calculate the power dissipation. The power dissipation is dominated by the two switching MOSFETs and the BP internal regulator. The power dissipated by each MOSFET is composed of conduction losses and switching losses. The total conduction loss in the high-side and low-side MOSFETs for each channel is given by [Equation 42](#).

$$P_{D(\text{cond})} = \left( R_{DS(\text{on})\text{HS}} \times D + R_{DS(\text{on})\text{LS}} \times (1-D) \right) \times \left( I_O^2 + \frac{\Delta I_O^2}{12} \right)$$

where

- $I_O$  is the DC output current,
  - $\Delta I_O$  is the peak-to-peak ripple current in the inductor
- (42)

Notice the impact of operating duty cycle on the result.

The switching loss for each channel is approximated by [Equation 43](#).

$$P_{D(\text{sw})} = \frac{V_{IN}^2 \times (C_{OSS}(\text{HS}) + C_{OSS}(\text{LS})) \times f_S}{2}$$

where

- $C_{OSS}(\text{HS})$  is the output capacitance of the high-side MOSFET
  - $C_{OSS}(\text{LS})$  is the output capacitance of the low-side MOSFET
  - $f_S$  is the switching frequency
- (43)

The total power dissipation is found by summing the power loss for both MOSFETs plus the loss in the internal regulator (see [Equation 44](#)).

$$P_D = P_{D(\text{cond})\text{output1}} + P_{D(\text{sw})\text{output1}} + P_{D(\text{cond})\text{output2}} + P_{D(\text{sw})\text{output2}} + V_{IN} \times I_q$$
(44)

The temperature rise of the device junction is dependent on the thermal impedance from junction to the mounting pad, plus the thermal impedance from the thermal pad to ambient. The thermal impedance from the thermal pad to ambient is dependent on the PCB layout (PowerPAD™ interface to the PCB, the exposed pad area) and airflow (if any; see [關連資料](#) for more information).

The operating junction temperature is shown in [Equation 45](#).


$$T_J = T_A + P_D \times (\theta_{TH(\text{pkg})} + \theta_{TH(\text{pad-amb})})$$

where

- $\theta_{TH}$  is the thermal impedance
- (45)

## 11.4 Power Derating

The TPS5429x delivers full current at wide duty cycles at ambient temperatures up to 85°C if the thermal impedance from the thermal pad is sufficient to maintain the junction temperature below the thermal shutdown level. At higher ambient temperatures, the device power dissipation must be reduced to maintain the junction temperature at or below the thermal shutdown level. [Figure 26](#) illustrates the power derating for elevated ambient temperature under various air flow conditions. Note that these curves assume the PowerPAD™ is soldered to the recommended thermal pad. See [関連資料](#) for further information.



**Figure 26. Power Derating Curves**

## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントのサポート

#### 12.1.1 関連資料

ここに記載されている設計ソフトウェア、設計ツール、追加資料へのリンクなどの参照資料は、[www.power.ti.com](http://www.power.ti.com)で入手できます。

- 『[低電圧DC/DCコンバータの内部構造](#)』(SLUP206)
- 『[スイッチモード電源における降圧電力ステージについて](#)』(SLVA057)
- 『[安定した制御ループの設計](#)』(SLUP173)
- PowerPAD™に関する他の情報については、以下を参照してください。
  - 『[放熱特性の優れたPowerPAD™パッケージ](#)』(SLMA002)
  - 『[PowerPAD™の簡単な使用法](#)』(SLMA004)

### 12.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 3. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS54290	<a href="#">ここをクリック</a>				
TPS54291	<a href="#">ここをクリック</a>				
TPS54292	<a href="#">ここをクリック</a>				

### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.5 商標

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.7 用語集

**SLYZ022** — *TI用語集*。

この用語集には、用語や略語の一覧および定義が記載されています。

### 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54290PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 145	54290	<a href="#">Samples</a>
TPS54290PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 145	54290	<a href="#">Samples</a>
TPS54291PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 145	54291	<a href="#">Samples</a>
TPS54291PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 145	54291	<a href="#">Samples</a>
TPS54292PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 145	54292	<a href="#">Samples</a>
TPS54292PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 145	54292	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54290PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS54291PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS54292PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54290PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS54291PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS54292PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0

**TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS54290PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS54291PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS54292PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


PWP0016J



# PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4223595/A 03/2017

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
8. Size of metal pad may vary due to creepage requirement.
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.75 X 3.97
0.125	2.46 X 3.55 (SHOWN)
0.15	2.25 X 3.24
0.175	2.08 X 3.00

4223595/A 03/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated