

# TPS715A 80mA、24V、3.2μA 静止電流、低ドロップアウト リニア レギュレータ

## 1 特長

- ・ 入力電圧範囲:
  - 2.5V~24V
- ・ 選択可能な出力電圧:
  - 固定: 1.8V~5V
  - 可変: 1.205V~15V
- ・ 出力電流: 最大 80mA
- ・ 超低  $I_Q$ : 80mA の負荷電流で 3.2μA
- ・ 過電流保護
- ・ パッケージ:
  - 3mm × 3mm VSON (DRB)
  - 2mm × 2mm WSON (DRV)
- ・ 動作時接合部温度: -40°C~+125°C
- ・ MSP430 固有の出力電圧については、[TPS715](#) を参照してください

## 2 アプリケーション

- ・ ホーム / ビルディング・オートメーション
- ・ リテール・オートメーションおよびペイメント
- ・ グリッド・インフラ
- ・ 医療用アプリケーション
- ・ 照明アプリケーション

## 3 概要

TPS715A 低ドロップアウト (LDO) リニア電圧レギュレータは、広い入力電圧範囲と低消費電力動作の利点を小型パッケージで実現する、低静止電流のデバイスです。このため TPS715A は、バッテリ駆動アプリケーション向け、および低消費電力マイクロコントローラの電力管理アタッチメントとして設計されています。


TPS715A には、固定バージョンと調整可能バージョンがあります。より高い柔軟性またはより高い出力電圧を実現するために、調整可能バージョンでは、外付け帰還抵抗を使用して出力電圧を 1.205V~15V に設定します。TPS715A の LDO は、80mA の負荷電流で 650mV (標準値) の低ドロップアウトをサポートしています。静止電流が低く (標準値 3.2μA)、出力負荷電流の全範囲 (0mA~80mA) にわたって安定しています。また、TPS715A (新チップ) には、内部ソフトスタートが搭載されており、突入電流を低減できます。過電流制限機能が組み込まれているため、負荷の短絡やフォルトが発生してもレギュレータが保護されます。

TPS715A は、高消費電力アプリケーション向けの 3mm × 3mm パッケージ、およびハンドヘルドや超ポータブルアプリケーション向けの 2mm × 2mm 小型パッケージで供給されます。3mm × 3mm のパッケージには、医療イメージング アプリケーション向けの非磁性パッケージも用意されています。

### パッケージ情報

| 部品番号    | パッケージ (1)     | パッケージ・サイズ (2) |
|---------|---------------|---------------|
| TPS715A | DRB (VSON, 8) | 3mm × 3mm     |
|         | DRV (WSON, 6) | 2mm × 2mm     |

(1) 詳細については、「[メカニカル、パッケージ、および注文情報](#)」を参照してください。  
 (2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はビンも含まれます。



代表的なアプリケーション回路図




図 3-1. TPS715A (新チップ) の静止電流と負荷電流との関係



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、[ti.com](#) で必ず最新の英語版をご参照くださいますようお願いいたします。

## Table of Contents

|                                      |    |   |    |
|--------------------------------------|----|---|----|
| 1 特長                                 | 1  | 7.1 Application Information             | 15 |
| 2 アプリケーション                           | 1  | 7.2 Typical Applications                | 15 |
| 3 概要                                 | 1  | 7.3 Best Design Practices               | 20 |
| 4 Pin Configuration and Functions    | 2  | 7.4 Power Supply Recommendations        | 20 |
| 5 Specifications                     | 3  | 7.5 Layout                              | 21 |
| 5.1 Absolute Maximum Ratings         | 3  | 8 Device and Documentation Support      | 22 |
| 5.2 ESD Ratings                      | 3  | 8.1 Device Support                      | 22 |
| 5.3 Recommended Operating Conditions | 3  | 8.2 Documentation Support               | 22 |
| 5.4 Thermal Information              | 4  | 8.3 ドキュメントの更新通知を受け取る方法                  | 22 |
| 5.5 Electrical Characteristics       | 5  | 8.4 サポート・リソース                           | 22 |
| 5.6 Typical Characteristics          | 6  | 8.5 Trademarks                          | 22 |
| 6 Detailed Description               | 12 | 8.6 静電気放電に関する注意事項                       | 23 |
| 6.1 Overview                         | 12 | 8.7 用語集                                 | 23 |
| 6.2 Functional Block Diagrams        | 12 | 9 Revision History                      | 23 |
| 6.3 Feature Description              | 13 | 10 Mechanical, Packaging, and Orderable |    |
| 6.4 Device Functional Modes          | 14 | Information                             | 23 |
| 7 Application and Implementation     | 15 |   |    |

## 4 Pin Configuration and Functions




図 4-1. DRV Package, 6-Pin WSON (Top View)




図 4-2. DRB Package, 8-Pin VSON (Top View)

表 4-1. Pin Functions

| NAME | VSON             |            | WSON    |        | I/O | DESCRIPTION  |
|------|------------------|------------|---------|--------|-----|--|
|      | FIXED            | ADJ.       | FIXED   | ADJ.   |     |  |
| FB   | —                | 5          | —       | 4      | I   | In the adjustable configuration, this pin sets the output voltage with the help of the external feedback divider.  |
| GND  | 4, Pad           | 4, Pad     | 3, Pad  | 3, Pad | —   | Ground pin.  |
| IN   | 1                | 1          | 1       | 1      | I   | Input supply pin. Use a capacitor with a value of 0.1 $\mu$ F or larger from this pin to ground. See the <a href="#">Input and Output Capacitor Requirements</a> section for more information.   |
| NC   | 2, 3, 5, 6,<br>7 | 2, 3, 6, 7 | 2, 4, 5 | 2, 5   | —   | No connect pin. This pin is not connected internally. Connect this pin to ground for best thermal performance, or leave floating.  |
| OUT  | 8                | 8          | 6       | 6      | O   | Output of the regulator. For the new chip, a capacitor with a value of 1 $\mu$ F or larger is required from this pin to ground. <sup>(1)</sup> See the <a href="#">Input and Output Capacitor Requirements</a> section for more information. |

(1) The nominal output capacitance must be greater than 0.47  $\mu$ F. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 0.47  $\mu$ F. The legacy chip is stable for any capacitor value  $\geq$  0.47  $\mu$ F.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup> <sup>(2)</sup>

|             |   | MIN                | MAX  | UNIT |
|-------------|---|--------------------|--|------|
| Voltage     | $V_{IN}$ (for legacy chip only)                   | -0.3               | 24   | V    |
|             | $V_{IN}$ (for new chip only)                      | -0.3               | 30   |      |
|             | $V_{OUT}$ (for fixed output new chip only)        | -0.3               | $2 \times V_{OUT(typ)}$<br>or $V_{IN} + 0.3$<br>or 5.5<br>(whichever is lower) |      |
| Voltage     | $V_{OUT}$ (for legacy chip only)                  | -0.3               | 16.5   | V    |
| Voltage     | $V_{OUT}$ (for adjustable output new chip only)   | -0.3               | $V_{IN} + 0.3$   | V    |
|             | $V_{FB}$ (for adjustable output new chip only)    |                    | 2.4  |      |
|             | $V_{FB}$ (for adjustable output legacy chip only) | -0.3               | 4.5  |      |
| Current     | Peak output current                               | Internally limited |  |      |
| Temperature | Junction, $T_J$                                   | -40                | 150  | °C   |
|             | Storage, $T_{stg}$                                | -65                | 150  |      |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### 5.2 ESD Ratings

|             |                         | VALUE  | UNIT       |
|-------------|-------------------------|--|------------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | $\pm 2000$ |
|             |                         | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | $\pm 500$  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|           |   | MIN   | NOM   | MAX     | UNIT |
|-----------|---|-------|-------|---------|------|
| $V_{IN}$  | Input supply voltage                                | 2.5   | 24    | V       |      |
| $V_{OUT}$ | Output voltage                                      | 1.205 | 15    | V       |      |
| $I_{OUT}$ | Output current                                      | 0     | 80    | mA      |      |
| $C_{IN}$  | Input capacitor <sup>(2)</sup>                      | 0     | 0.047 | $\mu F$ |      |
| $C_{OUT}$ | Output capacitor (for legacy chip only)             | 0.47  | 1     |         |      |
|           | Output capacitor (for new chip only) <sup>(3)</sup> | 1     |       |         |      |
| $T_J$     | Operating junction temperature                      | -40   | 125   | °C      |      |

(1) All voltages are with respect to GND.

(2) An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.047  $\mu F$  is recommended to counteract the effect of source resistance and inductance, which may in some cases cause symptoms of system level instability such as ringing or oscillation, especially in the presence of load transients.

(3) All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 0.47  $\mu F$  minimum for the stability.

## 5.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | TPS715A <sup>(2)</sup> |          |                   |          | UNIT |  |
|-------------------------------|--|------------------------|----------|-------------------|----------|------|--|
|                               |  | DRV (WSON) 6 Pins      |          | DRB (VSON) 8 Pins |          |      |  |
|                               |  | Legacy chip            | New chip | Legacy chip       | New chip |      |  |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 79.5                   | 69.5     | 69                | 55.8     | °C/W |  |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 110.5                  | 108.0    | 76.8              | 82.3     | °C/W |  |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 48.9                   | 35.4     | 44.6              | 29.2     | °C/W |  |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 5.2                    | 5.9      | 8.1               | 6.4      | °C/W |  |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 49.3                   | 35.4     | 44.8              | 29.1     | °C/W |  |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 18.3                   | 7.2      | 27.5              | 8.7      | °C/W |  |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application note.

(2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the [Impact of board layout on LDO thermal performance](#) application note.

## 5.5 Electrical Characteristics

over operating junction temperature range ( $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(\text{nom})} + 1\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

| PARAMETER                             |   | TEST CONDITIONS  | MIN   | TYP  | MAX              | UNIT |
|---------------------------------------|---|--|-------|------|------------------|------|
| $V_{IN}$                              | Input voltage <sup>(1)</sup>                                | $I_O = 10\text{ mA}$   | 2.5   | 24   | 24               | V    |
|                                       |   | $I_O = 80\text{ mA}$   | 3     |      |                  |      |
| $V_{OUT}$                             | Output voltage range (TPS715A01) [legacy chip]              |  | 1.2   | 15   | 15               | V    |
|                                       |   |  | 1.205 |      |                  |      |
| $V_{OUT}$                             | Output voltage accuracy <sup>(1)</sup>                      | TPS715A01 (legacy chip)<br>$V_{OUT} + 1\text{ V} \leq V_{IN} \leq 24\text{ V}$ , $1.2\text{ V} \leq V_{OUT} \leq 15\text{ V}$ , $0 \leq I_{OUT} \leq 80\text{ mA}$ | -4    | 4    | 4                | %    |
|                                       |   | TPS715A01 (new chip)<br>$V_{OUT} + 1\text{ V} \leq V_{IN} \leq 24\text{ V}$ , $1.205\text{ V} \leq V_{OUT} \leq 15\text{ V}$ , $0 \leq I_{OUT} \leq 80\text{ mA}$  | -4    | 4    |                  |      |
|                                       |   | TPS715A33 (legacy chip)<br>$4.3\text{ V} \leq V_{IN} \leq 24\text{ V}$ , $0 \leq I_{OUT} \leq 80\text{ mA}$  | 3.135 | 3.3  | 3.465            | V    |
|                                       |   | TPS715A33 (new chip)<br>$4.3\text{ V} \leq V_{IN} \leq 24\text{ V}$ , $0 \leq I_{OUT} \leq 80\text{ mA}$   | 3.168 | 3.3  | 3.432            |      |
| $I_{GND}$                             | Ground pin current (legacy chip) <sup>(3)</sup>             | $0 \leq I_{OUT} \leq 80\text{ mA}$ , $T_J = -40^\circ\text{C}$ to $85^\circ\text{C}$   | 3.2   | 4.1  | $\mu\text{A}$    |      |
|                                       |   | $0 \text{ mA} \leq I_{OUT} \leq 80\text{ mA}$  | 3.2   | 4.3  |                  |      |
|                                       |   | $0 \text{ mA} \leq I_{OUT} \leq 80\text{ mA}$ , $V_{IN} = 24\text{ V}$   |       | 4.5  |                  |      |
|                                       | Ground pin current (new chip) <sup>(3)</sup>                | $0 \leq I_{OUT} \leq 80\text{ mA}$ , $T_J = -40^\circ\text{C}$ to $85^\circ\text{C}$   | 3.2   | 4.2  |                  |      |
|                                       |   | $0 \text{ mA} \leq I_{OUT} \leq 80\text{ mA}$  | 3.2   | 4.8  |                  |      |
|                                       |   | $0 \text{ mA} \leq I_{OUT} \leq 80\text{ mA}$ , $V_{IN} = 24\text{ V}$   |       | 5.8  |                  |      |
| $\Delta V_{OUT}$ ( $\Delta I_{OUT}$ ) | Load regulation   | $I_{OUT} = 100\text{ }\mu\text{A}$ to $80\text{ mA}$   | 35    |      | $\text{mV}$      |      |
| $\Delta V_{OUT}$ ( $\Delta V_{IN}$ )  | Output voltage line regulation (legacy chip) <sup>(1)</sup> | $V_{OUT(\text{NOM})} + 1\text{ V} \leq V_{IN} \leq 24\text{ V}$  | 20    | 60   | $\text{mV}$      |      |
|                                       | Output voltage line regulation (new chip) <sup>(1)</sup>    | $V_{OUT(\text{NOM})} + 1\text{ V} \leq V_{IN} \leq 24\text{ V}$  | 20    | 22   |                  |      |
| $V_n$                                 | Output noise voltage (legacy chip) <sup>(4)</sup>           | $BW = 200\text{ Hz}$ to $100\text{ kHz}$ , $C_{OUT} = 10\text{ }\mu\text{F}$ , $I_{OUT} = 50\text{ mA}$  | 575   |      | $\mu\text{VRms}$ |      |
|                                       | Output noise voltage (new chip) <sup>(4)</sup>              | $BW = 200\text{ Hz}$ to $100\text{ kHz}$ , $C_{OUT} = 10\text{ }\mu\text{F}$ , $I_{OUT} = 50\text{ mA}$  | 425   |      |                  |      |
| $I_{CL}$                              | Output current limit (legacy chip)                          | $V_{OUT} = 0\text{ V}$   | 160   | 1100 | $\text{mA}$      |      |
|                                       | Output current limit (new chip)                             | $V_{OUT} = 0\text{ V}$ , $V_{IN} \geq 3.5\text{ V}$  | 160   | 500  |                  |      |
|                                       | Output current limit (new chip)                             | $V_{OUT} = 0\text{ V}$ , $V_{IN} < 3.5\text{ V}$   | 90    | 500  |                  |      |
| PSRR                                  | Power-supply ripple rejection (legacy chip)                 | $f = 100\text{ kHz}$ , $C_{OUT} = 10\text{ }\mu\text{F}$   | 60    |      | $\text{dB}$      |      |
|                                       | Power-supply ripple rejection (new chip)                    |  | 60    |      |                  |      |
| $V_{DO}$                              | Dropout voltage (legacy chip)                               | $V_{IN} = V_{OUT(\text{nom})} - 0.1\text{ V}$ , $I_{OUT} = 80\text{ mA}$   | 670   | 1120 | $\text{mV}$      |      |
|                                       | Dropout voltage (new chip)                                  |  | 650   | 900  |                  |      |

(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or the value shown for *Input voltage* in this table, whichever is greater.  
(2) This device employs a leakage null control circuit. This circuit is active only if output current is less than pass transistor leakage current. The circuit is typically active when output load is less than  $5\text{ }\mu\text{A}$ ,  $V_{IN}$  is greater than  $18\text{ V}$ , and die temperature is greater than  $100^\circ\text{C}$ .  
(3) See the *Device Nomenclature* section for details about new and legacy chip descriptions.

## 5.6 Typical Characteristics

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)




图 5-1. TPS715A33 Output Voltage vs Output Current (Legacy Chip)




图 5-2. TPS715A33 Output Voltage vs Output Current (New Chip)




图 5-3. TPS715A33 Output Voltage vs Input Voltage (New Chip)




图 5-4. Output Voltage vs Junction Temperature (Legacy Chip)




图 5-5. Output Voltage vs Junction Temperature (New Chip)




图 5-6. Ground Current vs Junction Temperature (Legacy Chip)

## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)




图 5-7. Ground Current vs Junction Temperature (New Chip)




图 5-8. Ground Pin Current vs Input Voltage (New Chip)




图 5-9. Ground Pin Current vs Load Current (New Chip)




图 5-10. TPS715A33 Dropout Voltage vs Output Current (Legacy Chip)




图 5-11. TPS715A33 Dropout Voltage vs Output Current (New Chip)




图 5-12. TPS715A01 Dropout Voltage vs Input Voltage (Legacy Chip)

## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)




图 5-13. TPS715A01 Dropout Voltage vs Input Voltage (New Chip)




图 5-14. TPS715A33 Dropout Voltage vs Junction Temperature (Legacy Chip)




图 5-15. TPS715A33 Dropout Voltage vs Junction Temperature (New Chip)




图 5-16. Output Spectral Noise Density vs Frequency (Legacy Chip)




图 5-17. Output Spectral Noise Density vs Frequency (New Chip)




图 5-18. Output Impedance vs Frequency (Legacy Chip)

## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)




图 5-19. Output Voltage vs Current Limit (Legacy Chip)




图 5-20. Output Voltage vs Current Limit (New Chip)




图 5-21. Current Limit vs Junction Temperature (New Chip)




图 5-22. Power-Supply Ripple Rejection vs Frequency (Legacy Chip)




图 5-23. Power-Supply Ripple Rejection vs Frequency (New Chip)





图 5-24. Power-Up and Power-Down (Legacy Chip)


## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)



## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)



## 6 Detailed Description

### 6.1 Overview

The TPS715A low-dropout regulator (LDO) consumes only  $3.2 \mu\text{A}$  (typ) of quiescent current across the entire output current range, while offering a wide input voltage range and low-dropout voltage in small packaging. The device, which operates over an input range of 2.5 V to 24 V, is stable with any output capacitance greater than or equal to  $0.47 \mu\text{F}$ . The low quiescent current across the complete load current range makes the TPS715A optimal for powering battery-operated applications. The TPS715A has internal soft-start to control inrush current into the output capacitor. This LDO also has overcurrent protection during a load-short or fault condition on the output.

### 6.2 Functional Block Diagrams




図 6-1. Functional Block Diagram: Adjustable Version




図 6-2. Functional Block Diagram: Fixed Version

## 6.3 Feature Description

### 6.3.1 Wide Supply Range

This device has an operational input supply range of 2.5 V to 24 V, allowing for a wide range of applications. This wide supply range is optimal for applications that have either large transients or high dc voltage supplies.

### 6.3.2 Low Supply Current

This device only requires 3.2  $\mu$ A (typical) of quiescent current across the complete load current range (0 mA to 80 mA) and has a maximum current consumption of 4.8  $\mu$ A (for the new device only) at  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### 6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit ( $I_{CL}$ ).  $I_{CL}$  is listed in the [Electrical Characteristics](#) table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . For more information on current limits, see the [Know Your Limits](#) application note. The LDO is not designed to operate in a steady-state current limit.

图 6-3 shows a diagram of the current limit.




图 6-3. Current Limit

### 6.3.4 Dropout Voltage ( $V_{DO}$ )

Dropout voltage ( $V_{DO}$ ) is defined as the input voltage minus the output voltage ( $V_{IN} - V_{OUT}$ ) at the rated output current ( $I_{RATED}$ ), where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the [Recommended Operating Conditions](#) table. In dropout operation, the pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to maintain output regulation, the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. Use 式 1 to calculate the  $R_{DS(ON)}$  of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (1)$$

## 6.4 Device Functional Modes

表 6-1 provides a quick comparison between the normal and dropout modes of operation.

**表 6-1. Device Functional Mode Comparison**

| OPERATING MODE | PARAMETER                        |                    |
|----------------|----------------------------------|--------------------|
|                | $V_{IN}$                         | $I_{OUT}$          |
| Normal         | $V_{IN} > V_{OUT(nom)} + V_{DO}$ | $I_{OUT} < I_{CL}$ |
| Dropout        | $V_{IN} < V_{OUT(nom)} + V_{DO}$ | $I_{OUT} < I_{CL}$ |

### 6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ( $V_{OUT(nom)} + V_{DO}$ )
- The output current is less than the current limit ( $I_{OUT} < I_{CL}$ )
- The device junction temperature is greater than  $-40^{\circ}\text{C}$  and less than  $+125^{\circ}\text{C}$

### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

## 7 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

The TPS715A LDO regulator is designed for battery-powered applications and is a good supply for low-power microcontrollers (such as the [MSP430](#)) because of the device low  $I_Q$  performance across load current range. The ultra-low-supply current of the TPS715A maximizes efficiency at light loads, and the high input voltage range and flexibility of output voltage selection in the adjustable configuration and fixed output levels makes the device an optimal supply for building automation and power tools.

### 7.2 Typical Applications




図 7-1. Typical Application Circuit (Fixed-Voltage Version)




図 7-2. TPS715A01 Adjustable LDO Regulator Programming

#### 7.2.1 Design Requirements

Minimum output capacitor ( $C_{OUT}$ ) value for stability is needed as suggested in the [Recommended Operating Conditions](#) table.

表 7-1 summarizes the design requirements for this application.

表 7-1. Design Parameters

| PARAMETER      | VALUE |
|----------------|-------|
| Input voltage  | 4.3 V |
| Output voltage | 3.3 V |
| Output current | 50 mA |

## 7.2.2 Detailed Design Procedure

### 7.2.2.1 Setting $V_{OUT}$ for the TPS715A01 Adjustable LDO

The TPS715A contains an adjustable version, the TPS715A01, which sets the output voltage using an external resistor divider as shown in [図 7-2](#). The output voltage operating range is 1.205 V to 15 V, and is calculated using:

$$V_{OUT} = V_{REF} \times \left( 1 + \frac{R1}{R2} \right) \quad (2)$$

where:

- $V_{REF} = 1.205$  V (typical)

Choosing resistors R1 and R2 allows approximately 1.5  $\mu$ A of current through the resistor divider. Lower value resistors can be used for improved noise performance, but consume more power. Avoid higher resistor values because leakage current into or out of FB across R1 / R2 creates an offset voltage that is proportional to  $V_{OUT}$  divided by  $V_{REF}$ . The recommended design procedure is to choose  $R2 = 1\text{ M}\Omega$  to set the divider current at 1.5  $\mu$ A, and then calculate R1 using [式 3](#):

$$R1 = \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \times R2 \quad (3)$$

[図 7-2](#) depicts this configuration.

### 7.2.2.2 External Capacitor Requirements

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

Although not required, use a 0.1- $\mu$ F or larger input bypass capacitor, connected between IN and GND and located close to the device, to improve transient response and noise rejection of the power supply as a whole. A higher-value input capacitor can be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

### 7.2.2.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5  $\Omega$ . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of a large output capacitor. Use an output capacitor within the range specified in the [Recommended Operating Conditions](#) table for stability.

### 7.2.2.4 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the PMOS pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \leq V_{IN} + 0.3$  V. These conditions are:

- If the device has a large  $C_{OUT}$  and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated. Limit reverse current to 5% or less of the rated output current of the device in the event this current cannot be avoided.

图 7-3 shows one approach for protecting the device.




图 7-3. Example Circuit for Reverse Current Protection Using a Schottky Diode

#### 7.2.2.5 Feed-Forward Capacitor ( $C_{FF}$ )

For the adjustable-voltage version device, a feed-forward capacitor ( $C_{FF}$ ) can be connected from the OUT pin to the FB pin.  $C_{FF}$  improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended  $C_{FF}$  values are listed in the [Recommended Operating Conditions](#) table. A higher capacitance  $C_{FF}$  can be used; however, the start-up time increases. For a detailed description of  $C_{FF}$  tradeoffs, see the [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator](#) application note.

$C_{FF}$  and  $R_1$  form a zero in the loop gain at frequency  $f_Z$ , while  $C_{FF}$ ,  $R_1$ , and  $R_2$  form a pole in the loop gain at frequency  $f_P$ .  $C_{FF}$  zero and pole frequencies can be calculated from the following equations:

$$f_Z = 1 / (2 \times \pi \times C_{FF} \times R_1) \quad (4)$$

$$f_P = 1 / (2 \times \pi \times C_{FF} \times (R_1 \parallel R_2)) \quad (5)$$

$C_{FF} \geq 10$  pF is required for stability if the feedback divider current is less than 5  $\mu$ A. 式 6 calculates the feedback divider current.

$$I_{FB\_Divider} = V_{OUT} / (R_1 + R_2) \quad (6)$$

To avoid start-up time increases from  $C_{FF}$ , limit the product  $C_{FF} \times R_1 < 50$   $\mu$ s.

For an output voltage of 1.205 V with the FB pin tied to the OUT pin, no  $C_{FF}$  is used.

#### 7.2.2.6 Power Dissipation ( $P_D$ )

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (7)$$

#### 注

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation, use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (8)$$

Thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

#### 7.2.2.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter ( $\Psi_{JT}$ ) and junction-to-board characterization parameter ( $\Psi_{JB}$ ). These parameters provide two methods for calculating the junction temperature ( $T_J$ ), as described in the following equations. Use the junction-to-top characterization parameter ( $\Psi_{JT}$ ) with the temperature at the center-top of device package ( $T_T$ ) to calculate the junction temperature. Use the junction-to-board characterization parameter ( $\Psi_{JB}$ ) with the PCB surface temperature 1 mm from the device package ( $T_B$ ) to calculate the junction temperature.

$$T_J = T_T + \Psi_{JT} \times P_D \quad (9)$$

where:

- $P_D$  is the dissipated power
- $T_T$  is the temperature at the center-top of the device package

$$T_J = T_B + \Psi_{JB} \times P_D \quad (10)$$

where:

- $T_B$  is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics application note](#).

### 7.2.3 Application Curves

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)




图 7-4. Power-Up and Power-Down (Legacy Chip)




图 7-5. Power-Up, Power-Down (New Chip)




图 7-6. Fast Power-Up (Legacy Chip)




图 7-7. Fast Power-Up (New Chip)




图 7-8. Line Transient Response (Legacy Chip)





图 7-9. Line Transient Response (New Chip)

### 7.2.3 Application Curves (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ , and  $C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted)



### 7.3 Best Design Practices

Place at least one  $0.47\text{-}\mu\text{F}$  capacitor as close as possible to the OUT and GND pins of the regulator.

Do not connect the output capacitor to the regulator using a long, thin trace.

Connect an input capacitor of  $0.047\text{ }\mu\text{F}$  as close as possible to the IN and GND pins of the regulator for best performance.

Do not exceed the absolute maximum ratings.

### 7.4 Power Supply Recommendations

The TPS715A is designed to operate with an input voltage supply range from  $2.5\text{ V}$  to  $24\text{ V}$ . The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

## 7.5 Layout

### 7.5.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed circuit board (PCB) and as near as practical to the respective LDO pin connections. Place ground return connections for the input and output capacitors as close to the GND pin as possible, using wide, component-side, copper planes. Avoid using vias and long traces to create LDO circuit connections to the input capacitor, output capacitor, or the resistor divider because doing so negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is recommended to be embedded either in the PCB or located on the bottom side of the PCB opposite the components. This reference plane provides accuracy of the output voltage and shields the LDO from noise.

#### 7.5.1.1 Power Dissipation

To provide reliable operation, worst-case junction temperature must not exceed 125°C. This restriction limits the power dissipation the regulator can handle in any given application. To make sure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(\max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(\max)}$ .

The maximum-power-dissipation limit is determined using 式 11.

$$P_{D(\max)} = \frac{T_{J\max} - T_A}{R_{\theta JA}} \quad (11)$$

where:

- $T_{J\max}$  is the maximum allowable junction temperature
- $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package (see the *Thermal Information* table)
- $T_A$  is the ambient temperature

The regulator power dissipation is calculated using 式 12.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (12)$$

For a higher power package version of the TPS715A, see the [TPS715A](#).

### 7.5.2 Layout Example




図 7-14. Example Layout for the TPS715A01DRV

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Development Support

##### 8.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS715A. The [TPS715AXXEV-065 evaluation module](#) (and related [user's guide](#)) can be requested at the TI web site through the product folders or purchased directly from the [TI eStore](#).

##### 8.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS715A is available through the product folders under *Tools & Software*.

#### 8.1.2 Device Nomenclature

**表 8-1. Device Nomenclature<sup>(1)</sup>**

| PRODUCT                      | V <sub>OUT</sub>   |
|------------------------------|--|
| TPS715Axxyyyz<br>Legacy chip | xx is the nominal output voltage (for example, 33 = 3.3V, 01 = adjustable)<br>yy is the package designator<br>z is the package quantity  |
| TPS715Axxyyyz M3<br>New chip | xx is the nominal output voltage (for example, 33 = 3.3V, 01 = adjustable)<br>yy is the package designator<br>z is the package quantity<br>M3 is a suffix designator for new chip redesigns on the latest TI process technology. |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TPS715AxxEVM user guide](#)
- Texas Instruments, [LDO Noise Demystified application note](#)
- Texas Instruments, [LDO PSRR Measurement Simplified application note](#)
- Texas Instruments, [A Topical Index of TI LDO Application Notes application note](#)

### 8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの [使用条件](#) を参照してください。

### 8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことをお奨めします。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 8.7 用語集

### テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| <b>Changes from Revision H (March 2016) to Revision I (November 2023)</b> | <b>Page</b> |
|---|-------------|
| • ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....                                      | 1           |
| • 現在のファミリのフォーマットに合わせてドキュメント全体を変更.....                                     | 1           |
| • ドキュメント全体を通して SON を WSON (DRV の場合) または VSON (DRB の場合) に変更.....           | 1           |

| <b>Changes from Revision G (May 2015) to Revision H (March 2016)</b>                          | <b>Page</b> |
|---|-------------|
| • 「アプリケーション」の 3 番目の箇条書き項目を変更 .....  | 1           |
| • 明確化のため「製品情報」表にパッケージ指定子を追加 .....   | 1           |
| • Changed pin numbers in <i>Pin Functions</i> table to align with pin out configurations..... | 2           |
| • Added last three items to <i>Related Documentation</i> .....                                | 22          |

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable part number           | Status<br>(1) | Material type<br>(2) | Package   Pins | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|---------------------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">TPS715A01DRBR</a>   | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANO                 |
| TPS715A01DRBR.A                 | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANO                 |
| TPS715A01DRBRG4                 | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANO                 |
| <a href="#">TPS715A01DRBRM3</a> | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | ANO                 |
| TPS715A01DRBRM3.A               | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | ANO                 |
| <a href="#">TPS715A01DRBT</a>   | Obsolete      | Production           | SON (DRB)   8  | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | ANO                 |
| <a href="#">TPS715A01DRV</a>    | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | SBE                 |
| TPS715A01DRV.A                  | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | SBE                 |
| <a href="#">TPS715A01DRVRM3</a> | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | SBE                 |
| TPS715A01DRVRM3.A               | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | SBE                 |
| <a href="#">TPS715A01DRV</a>    | Obsolete      | Production           | WSON (DRV)   6 | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | SBE                 |
| <a href="#">TPS715A30DRV</a>    | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | SAV                 |
| TPS715A30DRV.A                  | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | SAV                 |
| <a href="#">TPS715A30DRV</a>    | Active        | Production           | WSON (DRV)   6 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | SAV                 |
| TPS715A30DRV.T                  | Active        | Production           | WSON (DRV)   6 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | SAV                 |
| <a href="#">TPS715A33DRBR</a>   | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANN                 |
| TPS715A33DRBR.A                 | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANN                 |
| <a href="#">TPS715A33DRBRG4</a> | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | ANN                 |
| TPS715A33DRBRG4.A               | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | ANN                 |
| <a href="#">TPS715A33DRBRM3</a> | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | ANN                 |
| TPS715A33DRBRM3.A               | Active        | Production           | SON (DRB)   8  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | ANN                 |
| <a href="#">TPS715A33DRBT</a>   | Active        | Production           | SON (DRB)   8  | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANN                 |
| TPS715A33DRBT.A                 | Active        | Production           | SON (DRB)   8  | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANN                 |
| <a href="#">TPS715A33DRV</a>    | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANN                 |
| TPS715A33DRV.A                  | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | ANN                 |
| <a href="#">TPS715A33DRV</a>    | Active        | Production           | WSON (DRV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | ANN                 |
| TPS715A33DRV.T                  | Active        | Production           | WSON (DRV)   6 | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | ANN                 |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS715A01DRBR    | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| TPS715A01DRBRM3  | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| TPS715A01DRVVR   | WSON         | DRV             | 6    | 3000 | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS715A01DRVVR   | WSON         | DRV             | 6    | 3000 | 180.0              | 8.4                | 2.3     | 2.3     | 1.15    | 4.0     | 8.0    | Q2            |
| TPS715A01DRVVRM3 | WSON         | DRV             | 6    | 3000 | 180.0              | 8.4                | 2.3     | 2.3     | 1.15    | 4.0     | 8.0    | Q2            |
| TPS715A30DRVVR   | WSON         | DRV             | 6    | 3000 | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS715A30DRVVT   | WSON         | DRV             | 6    | 250  | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS715A33DRBR    | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| TPS715A33DRBRG4  | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| TPS715A33DRBRM3  | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| TPS715A33DRBRT   | SON          | DRB             | 8    | 250  | 180.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| TPS715A33DRVVR   | WSON         | DRV             | 6    | 3000 | 180.0              | 8.4                | 2.3     | 2.3     | 1.15    | 4.0     | 8.0    | Q2            |
| TPS715A33DRVVR   | WSON         | DRV             | 6    | 3000 | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS715A33DRVVRM3 | WSON         | DRV             | 6    | 3000 | 180.0              | 8.4                | 2.3     | 2.3     | 1.15    | 4.0     | 8.0    | Q2            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS715A01DRBR    | SON          | DRB             | 8    | 3000 | 367.0       | 367.0      | 35.0        |
| TPS715A01DRBRM3  | SON          | DRB             | 8    | 3000 | 367.0       | 367.0      | 35.0        |
| TPS715A01DRVVR   | WSON         | DRV             | 6    | 3000 | 213.0       | 191.0      | 35.0        |
| TPS715A01DRVVR   | WSON         | DRV             | 6    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS715A01DRVVRM3 | WSON         | DRV             | 6    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS715A30DRVVR   | WSON         | DRV             | 6    | 3000 | 195.0       | 200.0      | 45.0        |
| TPS715A30DRVVT   | WSON         | DRV             | 6    | 250  | 213.0       | 191.0      | 35.0        |
| TPS715A33DRBRR   | SON          | DRB             | 8    | 3000 | 367.0       | 367.0      | 35.0        |
| TPS715A33DRBRG4  | SON          | DRB             | 8    | 3000 | 367.0       | 367.0      | 35.0        |
| TPS715A33DRBRM3  | SON          | DRB             | 8    | 3000 | 367.0       | 367.0      | 35.0        |
| TPS715A33DRBRT   | SON          | DRB             | 8    | 250  | 210.0       | 185.0      | 35.0        |
| TPS715A33DRVVR   | WSON         | DRV             | 6    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS715A33DRVVR   | WSON         | DRV             | 6    | 3000 | 213.0       | 191.0      | 35.0        |
| TPS715A33DRVVRM3 | WSON         | DRV             | 6    | 3000 | 210.0       | 185.0      | 35.0        |

## GENERIC PACKAGE VIEW

**DRB 8**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203482/L


DRB0008A



# PACKAGE OUTLINE

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218875/A 01/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
84% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218875/A 01/2018

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

**DRV 6**

**GENERIC PACKAGE VIEW**

**WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4206925/F


# PACKAGE OUTLINE

DRV0006D



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4225563/A 12/2019

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT



DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:25X



SOLDER MASK DETAILS

4225563/A 12/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4225563/A 12/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DRV0006A



# PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4222173/C 11/2025

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Minimum 0.1 mm solder wetting on pin side wall. Available for wettable flank version only.

# EXAMPLE BOARD LAYOUT

DRV0006A


WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE

SCALE:25X



SOLDER MASK DETAILS

4222173/C 11/2025

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4222173/C 11/2025

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月