







TPS7A24 JAJSHT6E - AUGUST 2019 - REVISED SEPTEMBER 2022

TPS7A24 200mA、18V、超低 Io、低ドロップアウト電圧レギュレータ

1 特長

- きわめて低い Io: 2.0µA 入力電圧:2.4V~18V
- 出力電圧オプションを選択可能:
 - 固定:1.25V~5.5V
 - 可変:1.24V~17.75V
- 温度範囲全体で 1.25% の精度
- 低いドロップアウト:200mA のとき 250mV (最大値)
- アクティブなオーバーシュート・プルダウン保護
- サーマル・シャットダウン機能と過電流保護機能
- 動作時接合部温度:40℃~+125℃
- 1uF の出力コンデンサで安定動作
- パッケージ:5ピン SOT-23

2 アプリケーション

- 煙感知器と熱感知器
- サーモスタット
- モーション検出器 (PIR、uWave など)
- コードレス電動工具
- 家電機器用バッテリ・パック
- 電気メーター
- 水道メーター

3 概要

TPS7A24 低ドロップアウト (LDO) リニア電圧レギュレータ は、非常に低い静止電流 (Io) で、2.4V~18V の入力電 圧範囲に対応しています。このような特長があるので、ま すます厳しくなるエネルギー要件に対して最新の家電製 品を適合させるのに有効であり、携帯電源ソリューションで のバッテリ駆動時間も延長できます。


TPS7A24 には、固定電圧バージョンと可変電圧バージョ ンがあります。固定電圧バージョンは外付けの抵抗が不要 で、プリント基板 (PCB) の面積最小化に役立ちます。出 力電圧をより柔軟にしたい場合や、高い出力電圧が必要 な場合は、可変電圧バージョンで帰還抵抗を使って、出 力電圧を 1.24V~17.75V の範囲に設定できます。 どちら のバージョンも 1.25% の出力レギュレーション精度を備 え、マイクロコントローラ (MCU) 基準電圧の高精度レギュ レーションに使用できます。


TPS7A24 LDO は、200mA の電流に対する最大ドロップ アウト電圧が 250mV 未満なので、標準的なリニア・レギュ レータよりも効率的に動作します。この最大ドロップアウト 電圧により、3.55V の入力電圧 (V_{IN}) から 3.3V の出力電 圧 (V_{OUT}) で 92.8% の効率を実現できます。

パッケージ情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPS7A24	DBV (SOT-23, 5)	2.90mm × 1.60mm

提供されているすべてのパッケージについては、データシートの 末尾にあるパッケージ・オプションについての付録を参照してくだ





静止電流と入力電圧との関係 $(V_{OUT} = 1.24V, I_{OUT} = 0A)$



Table of Contents

1 特長	1	7.4 Device Functional Modes	13
2 アプリケーション		8 Application and Implementation	14
3 概要		8.1 Application Information	14
4 Revision History		8.2 Typical Application	17
5 Pin Configuration and Functions		8.3 Power Supply Recommendations	19
6 Specifications		8.4 Layout	20
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	21
6.2 ESD Ratings		9.1 Device Support	21
6.3 Recommended Operating Conditions		9.2 Receiving Notification of Documentation Updates	21
6.4 Thermal Information		9.3 サポート・リソース	<mark>2</mark> 1
6.5 Electrical Characteristics		9.4 Trademarks	21
6.6 Typical Characteristics		9.5 Electrostatic Discharge Caution	21
7 Detailed Description		9.6 Glossary	21
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagrams		Information	21
7.3 Feature Description			

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Product Folder Links: TPS7A24

5 Pin Configuration and Functions




図 5-1. DBV Package (Adjustable), 5-Pin SOT-23 (Top View)




図 5-2. DBV Package (Fixed), 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions

	PIN					
NAME	DBV (Adjustable)	DBV (Fixed)	I/O	DESCRIPTION		
EN	3	3	Input	Enable pin. Drive EN greater than $V_{\text{EN(HI)}}$ to enable the regulator. Drive EN less than $V_{\text{EN(LOW)}}$ to put the regulator into low-current shutdown. Do not float this pin. If not used, connect EN to IN.		
FB	4	_	Input	Feedback pin. Input to the control-loop error amplifier. This pin is used to set the output voltage of the device with the use of external resistors. For adjustable-voltage version devices only.		
GND	2	2	_	Ground pin.		
IN	1	1	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger capacitor from IN to ground as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.		
NC	_	4	_	No internal connection. For fixed-voltage version devices only. This pin can be floated but the device has better thermal performance with this pin tied to GND.		
OUT	5	5	Output	Output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible.		

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	V _{IN}	-0.3	20	
Voltage ⁽²⁾	V _{OUT}	-0.3	$V_{IN} + 0.3^{(3)}$	V
Voltage	V _{FB}	-0.3	5.5	
	V _{EN}	-0.3	20	
Current	Maximum output	Internally lin	nited	Α
Temperature	Operating junction, T _J	-50	150	°C
Temperature	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltages with respect to GND.
- (3) V_{IN} + 0.3 V or 20 V (whichever is smaller).

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: TPS7A24

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	2.4		18	V
V _{OUT}	Output voltage (adjustable version)	1.24		18 - V _{DO}	V
V _{OUT}	Output voltage (fixed version)	1.25		5.5	V
I _{OUT}	Output current	0		200	mA
V _{EN}	Enable voltage	0		18	V
C _{IN} (1)	Input capacitor		1		μF
C _{OUT} (1)	Output capacitor	1	2.2	100	μF
T _J	Operating junction temperature	-40		125	°C

⁽¹⁾ All capacitor values are assumed to derate to 50% of the nominal capacitor value.

6.4 Thermal Information

		TPS7A24	
	THERMAL METRIC(1)		UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	167.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	86.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	38.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application reports application report.



6.5 Electrical Characteristics

specified at T_J = -40°C to + 125°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or V_{IN} = 2.4 V (whichever is greater), FB tied to OUT, I_{OUT} = 1 mA, V_{EN} = 2 V, and C_{IN} = 1 μ F, C_{OUT} = 2.2 μ F ceramic (unless otherwise noted); typical values are at T_J = 25°C


ı	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\ /	Outrout walks are a second as	Adjustable version, V _{OUT} = V _{FB}	1.22	1.24	1.26	V
V _{OUT}	Output voltage accuracy	Fixed output versions, T _J = -40°C to 125°C	-1.25		1.25	%
V _{OUT}	Output voltage accuracy	Fixed output versions, T _J = 25 °C	-0.5		0.5	%
V _{FB}	Feedback voltage	Adjustable version only		1.24		V
$\Delta V_{OUT(\Delta VIN)}$	Line regulation ⁽¹⁾	$(V_{OUT(nom)} + 0.5 \text{ V or } 2.4 \text{ V}) \le V_{IN} \le 18 \text{ V}$	-0.25		0.25	%
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	1 mA ≤ I _{OUT} ≤ 200 mA	-0.5		0.5	%
	Construction accommend	I _{OUT} = 0 mA		2	4.5	
I _{GND}	Ground pin current	I _{OUT} = 1 mA		15		μA
I _{SHUTDOWN}	Shutdown current	$V_{EN} \le 0.4 \text{ V}, V_{IN} = 2.4 \text{ V}, I_{out} = 0 \text{ mA}$		325	650	nA
I _{CL}	Output current limit	V _{OUT} = 0.9 × V _{OUT(nom)}	250	410	620	mA
I _{FB}	FB pin current			10		nA
\/	Dropout voltage ⁽²⁾	I _{OUT} = 100 mA		110	160	mV
V_{DO}		I _{OUT} = 200 mA		160	250	
	Power-supply rejection ratio	f = 10 Hz		75		
PSRR		f = 100 Hz		70		dB
		f = 1 kHz		62		
V _n	Output noise voltage	BW = 10 Hz to 100 kHz, V _{OUT} = 1.24 V		300		μV _{RMS}
V _{UVLO(RISING)}	UVLO threshold rising	V _{IN} rising	1.95	2.15	2.35	V
V _{UVLO(HYS)}	UVLO hysteresis			70		mV
V _{UVLO(FALLING)}	UVLO threshold falling	V _{IN} falling	1.85	2.09	2.25	V
V _{EN(HI)}	Enable pin high-level input voltage	Device enabled	0.9			V
V _{EN(LOW)}	Enable pin low-level input voltage	Device disabled			0.4	V
I _{EN}	EN pin current	V _{EN} = 18 V		10		nA
T _{SD(shutdown)}	Thermal shutdown temperature	Shutdown, temperature increasing		165		°C
T _{SD(reset)}	Thermal shutdown reset temperature	Reset, temperature decreasing		145		°C

Product Folder Links: TPS7A24

 $V_{out(nom)}$ + 0.5 V or 2.4 V (whichever is greater). V_{DO} is measured with V_{IN} = 0.97 × $V_{OUT(nom)}$ for fixed output voltage versions. V_{DO} is not measured for fixed output voltage versions when $V_{OUT} \le 2.5$ V. For the adjustable output device, V_{DO} is measured with V_{FB} = 0.97 × $V_{FB(nom)}$.

6.6 Typical Characteristics


at operating temperature T_J = 25°C, I_{OUT} = 1 mA, V_{EN} = 0.9 V, C_{IN} = 2.2 μ F, C_{OUT} = 2.2 μ F, and V_{IN} = $V_{OUT(typ)}$ + 0.8 V or 2.4 V (whichever is greater), unless otherwise noted; typical values are at T_J = 25°C






6.6 Typical Characteristics (continued)

at operating temperature T_J = 25°C, I_{OUT} = 1 mA, V_{EN} = 0.9 V, C_{IN} = 2.2 μ F, C_{OUT} = 2.2 μ F, and V_{IN} = $V_{OUT(typ)}$ + 0.8 V or 2.4 V (whichever is greater), unless otherwise noted; typical values are at T_J = 25°C



6.6 Typical Characteristics (continued)

at operating temperature T_J = 25°C, I_{OUT} = 1 mA, V_{EN} = 0.9 V, C_{IN} = 2.2 μ F, C_{OUT} = 2.2 μ F, and V_{IN} = $V_{OUT(typ)}$ + 0.8 V or 2.4 V (whichever is greater), unless otherwise noted; typical values are at T_J = 25°C





7 Detailed Description

7.1 Overview

The TPS7A24 is an 18-V, low quiescent current, low-dropout (LDO) linear regulator. The low I_Q performance makes the TPS7A24 an excellent choice for battery-powered or line-power applications that are expected to meet increasingly stringent standby-power standards. The fixed-output versions have the advantage of providing better accuracy with fewer external components, whereas the adjustable version has the flexibility for a far wider output voltage range.

The 1.25% accuracy over temperature makes this device an excellent choice for meeting a wide range of microcontroller power requirements.

For increased reliability, the TPS7A24 also incorporates overcurrent, overshoot pulldown, and thermal shutdown protection. The operating junction temperature is –40°C to +125°C, and adds margin for applications concerned with higher working ambient temperatures.

7.2 Functional Block Diagrams




図 7-1. Adjustable Version Block Diagram




図 7-2. Fixed Version Block Diagram

Submit Document Feedback

7.3 Feature Description

7.3.1 Output Enable

The enable pin for the device is an active-high pin. The output voltage is enabled when the voltage of the enable pin is greater than the high-level input voltage of the EN pin and disabled with the enable pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the enable pin to the input of the device.

7.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage $(V_{IN} - V_{OUT})$ at the rated output current (I_{RATED}) , where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \tag{1}$$

7.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

7-3 shows a diagram of the current limit.




図 7-3. Current Limit



7.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

7.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{\text{IN}} - V_{\text{OUT}}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

When the thermal limit is triggered with load currents near the value of the current limit, the output may oscillate prior to the output switching off.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.3.6 Active Overshoot Pulldown Circuitry

This device has pulldown circuitry connected to V_{OUT} . This circuitry is a 100- μ A current sink, in series with a 5.5- $k\Omega$ resistor, controlled by V_{EN} . When V_{EN} is below $V_{EN(LOW)}$, the pulldown circuitry is disabled and the LDO output is in high-impedance mode.

If the output voltage is more than 2% above nominal voltage when $V_{EN} \ge V_{EN(LOW)}$, the pulldown circuitry turns on and the output is pulled down until the output voltage is within 2% from the nominal voltage. This feature helps reduce overshoot during the transient response.

Product Folder Links: TPS7A24

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

表 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

表	7-1.	Device	Functional	Mode	Comparison

OPERATING MODE	PARAMETER					
OPERATING WIDDE	V _{IN}	V _{EN}	I _{OUT}	TJ		
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	V _{EN} > V _{EN(HI)}	I _{OUT} < I _{OUT(max)}	T _J < T _{SD(shutdown)}		
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{EN} < V _{EN(LOW)}	Not applicable	$T_{J} > T_{SD(shutdown)}$		

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature $(T_J < T_{SD})$
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off and internal circuits are shutdown.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

8.1.1 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (2)

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100x the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$
 (3)

8.1.2 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

8.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than 0.5 Ω . A higher value capacitor may be necessary if large, fast load transient or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

The effective output capacitance value is recommended to not exceed 50 µF.

8.1.4 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3 \text{ V}$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

 図 8-1 shows one approach for protecting the device.




図 8-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

☑ 8-2 shows another, more commonly used, approach in high input voltage applications.




図 8-2. Reverse Current Prevention Using a Diode Before the LDO

8.1.5 Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the *Recommended Operating Conditions* table. A higher capacitance C_{FF} can be used; however, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application report.

8.1.6 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. ± 4 calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

注

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to $\not \equiv 5$, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{A,IA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta,JA} \times P_{D}) \tag{5}$$

Thermal resistance $(R_{\theta JA})$ is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.1.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}) . These parameters provide two methods for calculating the junction temperature (T_J) . As described in \pm 6, use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. As described in \pm 7, use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_{I} = T_{T} + \psi_{IT} \times P_{D} \tag{6}$$

where:

- P_D is the dissipated power
- · T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{7}$$

where

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application report.

8.1.8 Special Consideration for Line Transients

During a line transient, the response of this LDO to a very large or fast input voltage change can cause a brief shutdown lasting up to a few hundred microseconds from the voltage transition. This shutdown can be avoided by reducing the voltage step size, increasing the transition time, or a combination of both. \boxtimes 8-3 provides a boundary to follow to avoid this behavior. If necessary, reduce slew rate and the voltage step size to stay below the curve.




図 8-3. Recommended Input Voltage Step and Slew Rate in a Line Transient

8.2 Typical Application




図 8-4. Generating a 3.3-V Rail From a Multicell Power Bank

8.2.1 Design Requirements

表 8-1 summarizes the design requirements for 図 8-4.

表 8-1. Design Parameters

PARAMETER	DESIGN VALUES		
V _{IN}	5.3 V		
V _{OUT}	3.3 V ±1.25%		
I _(IN) (no load)	< 5 μA		
I _{OUT} (max)	200 mA		
T _A	57.88°C (max)		

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.2.2 Detailed Design Procedure

Select a 3.3-V output, fixed or adjustable device to generate the 3.3-V rail. The fixed-version LDO has internal feedback divider resistors, and thus has lower quiescent current. The adjustable-version LDO requires external feedback divider resistors, and is described in the *Selecting Feedback Divider Resistors* section.

8.2.2.1 Transient Response

As with any regulator, increasing the output capacitor value reduces over- and undershoot magnitude, but increases transient response duration.

8.2.2.2 Selecting Feedback Divider Resistors

For this design example, V_{OUT} is set to 5 V. The following equations set the output voltage:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (8)

$$R_1 + R_2 \le V_{OLIT} / (I_{FB} \times 100)$$
 (9)

For improved output accuracy, use $\not \equiv 9$ and $I_{FB(TYP)} = 10$ nA as listed in the *Electrical Characteristics* table to calculate the upper limit for series feedback resistance, $R_1 + R_2 \le 5 \text{ M}\Omega$.

The control-loop error amplifier drives the FB pin to the same voltage as the internal reference (V_{FB} = 1.24 V as listed in the *Electrical Characteristics* table). Use $\stackrel{\sim}{\to}$ 8 to determine the ratio of R₁ / R₂ = 1.66. Use this ratio and solve $\stackrel{\sim}{\to}$ 9 for R₂. Now calculate the upper limit for R₂ ≤ 1.24 MΩ. Select a standard value resistor of R₂ = 1.18 MΩ.

Reference \pm 8 and solve for R₁:

$$R_1 = (V_{OUT} / V_{FB} - 1) \times R_2$$
 (10)

From \pm 10, R₁ = 1.96 MΩ can be determined. From \pm 8, select V_{OUT} = 3.299 V.

8.2.2.3 Thermal Dissipation

Junction temperature can be determined using the junction-to-ambient thermal resistance ($R_{\theta JA}$) and the total power dissipation (P_D). Use $\stackrel{\rightarrow}{\rightrightarrows}$ 11 to calculate the power dissipation. Multiply P_D by $R_{\theta JA}$ and add the ambient temperature (T_A), as $\stackrel{\rightarrow}{\rightrightarrows}$ 12 shows, to calculate the junction temperature (T_J).

$$P_{D} = (I_{GND} + I_{OUT}) \times (V_{IN} - V_{OUT})$$

$$(11)$$

$$T_{I} = R_{\theta,IA} \times P_D + T_A \tag{12}$$

 \pm 13 calculates the maximum ambient temperature. \pm 14 calculates the maximum ambient temperature for typical design applications.

$$T_{A(MAX)} = T_{J(MAX)} - (R_{\theta JA} \times P_D) \tag{13}$$

$$T_{A(MAX)} = 125^{\circ}C - [167.8^{\circ}C/W \times (5.3 \text{ V} - 3.3 \text{ V}) \times 0.2\text{A}] = 57.88^{\circ}C$$
 (14)

8.2.3 Application Curve




図 8-5. Line Transient (4.3 V to 5.3 V)

8.3 Power Supply Recommendations

The device is designed to operate with an input supply range of 2.4 V to 18 V. If the input supply is noisy, additional input capacitors with low ESR can help improve output noise performance. Connect a low output impedance power supply to the input pin of the TPS7A24. In order to optimize regulation, see the *Feature Description* section for more information on operation modes and performance features.



8.4 Layout

8.4.1 Layout Guidelines

- Place input and output capacitors as close to the device pins as possible
- Use copper planes for device connections to optimize thermal performance
- Place thermal vias around the device to distribute heat

8.4.2 Layout Examples





図 8-6. Adjustable Version Layout Example



application specific connections

図 8-7. Fixed Version Layout Example

Product Folder Links: TPS7A24

9 Device and Documentation Support

9.1 Device Support

9.1.1 Device Nomenclature

表 9-1. Device Nomenclature(1)

PRODUCT	V _{OUT}
TPS7A24 xx(x)yyyz	 xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; for output voltages with a resolution of 50 mV, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). 01 indicates adjustable output version. yyy is the package designator. z is the package quantity. R is for large quantity reel

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com

5-Dec-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS7A2401DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XFF
TPS7A2401DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XFF
TPS7A2401DBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XFF
TPS7A2401DBVRG4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XFF
TPS7A24125DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XTF
TPS7A24125DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XTF
TPS7A2418DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XLF
TPS7A2418DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1XLF
TPS7A2418DBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XLF
TPS7A2418DBVRG4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XLF
TPS7A2425DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XKF
TPS7A2425DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1XKF
TPS7A2430DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XJF
TPS7A2430DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XJF
TPS7A2433DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XHF
TPS7A2433DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XHF
TPS7A2436DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XIF
TPS7A2436DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XIF
TPS7A2450DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XGF
TPS7A2450DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XGF
TPS7A2450DBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XGF
TPS7A2450DBVRG4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1XGF

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

www.ti.com 5-Dec-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 1-Nov-2025


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A2401DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2401DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2401DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2401DBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A24125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A24125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2418DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2418DBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2425DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2425DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2430DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2433DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2436DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2450DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2450DBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 1-Nov-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A2401DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TPS7A2401DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2401DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2401DBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A24125DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A24125DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2418DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TPS7A2418DBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2425DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2425DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2430DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TPS7A2433DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TPS7A2436DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TPS7A2450DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TPS7A2450DBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月