









TPS7H3014-SP

JAJSSS6 - JANUARY 2024

TPS7H3014-SP 放射線耐性保証、14V、4 チャネル シーケンサ

1 特長

- 耐放射線性能:
 - 吸収線量 (TID) 100krad(Si) までの放射線耐性保 証 (RHA)
 - シングル イベントラッチアップ (SEL)、シングル イ ベント バーンアウト (SEB)、シングル イベント ゲー トラプチャー (SEGR) の最大線エネルギー付与 (LET) = 75MeV-cm²/mg に対する耐性
 - シングル イベント機能割り込み (SEFI) およびシン グル イベント過渡 (SET) の最大 LET = 75MeVcm²/mg に対する耐性
- 広い電源入力電圧範囲 (V_{IN}):3V~14V
- 単一のデバイスで最大 4 つの電圧レールのシーケン ス制御と監視
 - デイジーチェーン機能によりチャネル数を拡張
- 単一抵抗によりプログラム可能なグローバルタイマ:
 - シーケンスのアップ / ダウン遅延
 - レギュレーションまでのシーケンス アップ時間
- 逆順シーケンス ダウン
- 高精度のスレッショルド電圧とヒステリシス電流
 - 全体で 599mV ±1% の V_{TH SENSEx}:電圧、温度、 放射線 (TID)
 - 全体で 24μA ±3% の I_{HYS_SENSEx}:電圧、温度、 放射線 (TID)
- 1.6V~7V のプログラマブル プルアップ電圧に対応す るプッシュプル出力
 - グローバル ENx プルアップドメイン (V_{PULL_UP1})
 - 共通の SEQ DONE および PWRGD プルアップ ドメイン (V_{PULL UP2})
- ステートマシンに起因するフォルトを監視するための **FAULT** オープンドレイン出力
- 軍用温度範囲 (-55℃~125℃) を供給可能

2 アプリケーション

- 衛星用電源システム (EPS)
- 次のような複雑なデジタル プロセッサの制御シーケン スと監視:宇宙アプリケーション向けの FPGA、SoC、 AFE、電源システム

3 概要


TPS7H3014 は統合型、3V~14V、4 チャネル、放射線 耐性保証の電源シーケンサです。複数のデバイスをデイ ジー チェーン構成で接続することにより、チャネル数を拡 張できます。このデバイスは、アクティブ High (「ON」)入 力搭載の集積回路 (IC) 向けに、シーケンス アップ / ダウ ン制御信号を提供します。さらに、SEQ DONE フラグと PWRGD フラグが、監視対象の電源ツリーのシーケンスと 電源ステータスを監視するために提供されています。

正確な 599mV ±1% のスレッショルド電圧と 24µA ±3% ヒ ステリシス電流により、立ち上がりおよび立ち下がり監視電 圧をプログラム可能です。立ち上がりおよび立ち下がり遅 延時間は、単一の抵抗を使用してグローバルにプログラム されます。また、SENSEx の立ち上がり電圧を追跡するた めのタイム トゥ レギュレーション タイマが搭載されていま す。これらの機能に加えて、FAULT 検出ピンが組み込ま れており、内部で生成されるフォルトを監視して、宇宙の 電源シーケンス アプリケーションに対するシステム レベル の信頼性を向上させます。QML バリアント 5962R23201VXC では、SMD (Standard Microcircuit Drawing) を利用できます。

魁品情報

| を | | | | | | | |
|---------------------|---------------------|--|--|--|--|--|--|
| 部品番号 ⁽¹⁾ | グレード ⁽²⁾ | パッケージ ⁽³⁾ | | | | | |
| 5962R23201VXC | QMLV-RHA | 22 ピンのセラミック | | | | | |
| TPS7H3014HFT/EM | エンジニアリング サンプル | (CFP) 6.21mm x 7.69mm 質量 = 415.6mg | | | | | |

- (1) 詳細は、セクション 5 表をご覧ください。
- 部品のグレードについて詳細は、SLYB235をご覧ください。 (2)
- (3) 寸法と質量は公称値です。



代表的なアプリケーション



Table of Contents

| 1 特長 | 1 | 7.3 Feature Description | 19 |
|--------------------------------------|---|---|----|
| 2 アプリケーション | | 7.4 Daisy Chain | |
| 3 概要 | | 8 Application and Implementation | |
| 4 Device Options | | 8.1 Application Information | 36 |
| 5 Pin Configuration and Functions | | 8.2 Typical Application | 36 |
| 6 Specifications | | 8.3 Power Supply Recommendations | 43 |
| 6.1 Absolute Maximum Ratings | | 8.4 Layout | 43 |
| 6.2 ESD Ratings | | 9 Device and Documentation Support | 46 |
| 6.3 Recommended Operating Conditions | | 9.1 Documentation Support | 46 |
| 6.4 Thermal Information | | 9.2ドキュメントの更新通知を受け取る方法 | 46 |
| 6.5 Electrical Characteristics | | 9.3 サポート・リソース | 46 |
| 6.6 Timing Requirements | | 9.4 Trademarks | |
| 6.7 Quality Conformance Inspection | | 9.5 静電気放電に関する注意事項 | 46 |
| 6.8 Typical Characteristics | | 9.6 用語集 | |
| 7 Detailed Description | | 10 Revision History | |
| 7.1 Overview | | 11 Mechanical, Packaging, and Orderable | |
| 7.2 Functional Block Diagram | | Information | 46 |

Product Folder Links: TPS7H3014-SP



4 Device Options

| GENERIC PART NUMBER | RADIATION RATING(1) | GRADE ⁽²⁾ | PACKAGE | ORDERABLE PART NUMBER | | |
|------------------------|---|----------------------|----------------|------------------------------|--|--|
| TPS7H3014-SP | TID of 100krad(Si) RLAT, DSEE free to 75 MeV-cm ² /mg | QMLV-RHA | 22-pin CFP HFT | 5962R23201VXC ⁽³⁾ | | |
| | None | Engineering model | 22-pin CFP HFT | TPS7H3014HFT/EM | | |

⁽¹⁾ TID is total ionizing dose and DSEE is destructive single event effects. Additional information is available in the associated TID reports and SEE reports for each product.

3

Product Folder Links: TPS7H3014-SP

⁽²⁾ For additional information about part grade, view SLYB235.

⁽³⁾ Product preview.



5 Pin Configuration and Functions




図 5-1. HFT Package, 22-Pin CFP (Top View)

表 5-1. Pin Functions

| PII | N | | 表 5-1. Pin Functions |
|--------|--------------------|---|---|
| NAME | I/O ⁽¹⁾ | | DESCRIPTION |
| SENSE1 | 1 | I | Non-inverting input of the comparator used to monitor the first rail to be sequenced up/down. To set the V_{ON} and V_{OFF} voltages, connect an external resistive divider between the rail to be monitored and GND with the middle point tied to SENSE1. A voltage greater than 599mV (typ) on this pin is considered as a regulated voltage rail (V_{ON}). The V_{OFF} is set by the I_{HYS} current and the top resistor from the resistive divider. Refer to Top and Bottom Resistive Divider Design Equations. |
| SENSE2 | 2 | ı | Non-inverting input of the comparator used to monitor the second rail to be sequenced up/down. To set the V_{ON} and V_{OFF} voltages, connect an external resistive divider between the rail to be monitored and GND with the middle point tied to SENSE2. A voltage greater than 599mV (typ) on this pin is considered as a regulated voltage rail (V_{ON}). The V_{OFF} is set by the I_{HYS} current and the top resistor from the resistive divider. Refer to Top and Bottom Resistive Divider Design Equations. |
| SENSE3 | 3 | I | Non-inverting input of the comparator used to monitor the third rail to be sequenced up/down. To set the V_{ON} and V_{OFF} voltages, connect an external resistive divider between the rail to be monitored and GND with the middle point tied to SENSE3. A voltage greater than 599mV (typ) on this pin is considered as a regulated voltage rail (V_{ON}). The V_{OFF} is set by the I_{HYS} current and the top resistor from the resistive divider. Refer to Top and Bottom Resistive Divider Design Equations. |
| SENSE4 | 4 | ı | Non-inverting input of the comparator used to monitor the fourth rail to be sequenced up/down. To set the V_{ON} and V_{OFF} voltages, connect an external resistive divider between the rail to be monitored and GND with the middle point tied to SENSE4. A voltage greater than 599mV (typ) on this pin is considered as a regulated voltage rail (V_{ON}). The V_{OFF} is set by the I_{HYS} current and the top resistor from the resistive divider. Refer to Top and Bottom Resistive Divider Design Equations. |
| REFCAP | 5 | 0 | 1.2V internal reference. Requires a 470nF external capacitor to GND. Do not load this pin. |
| HYS | 6 | 0 | Hysteresis. Connect a $50k\Omega$ resistor between this pin and GND, to program the hysteresis current (typically $24\mu A$) at SENSE1 to SENSE4. Is recommended using a resistor with a 0.1% or better tolerance for hysteresis current accuracy. |
| FAULT | 7 | 0 | FAULT. Open drain output which is forced low by the state machine to indicate an internally generated fault. Is recommended to pull-up this pin to VLDO with a $10k\Omega$ resistor. However, a different external voltage source can be used as the pull-up as long as it is stable before commanding the sequence up and never drops below 1V during the operation of the device. |

4

Product Folder Links: TPS7H3014-SP



表 5-1. Pin Functions (続き)

| PIN UO(1) | | (1) | AX 5-1. Fill FullCuoils (税と) |
|-------------|-----|----------------------|--|
| NAME | NO. | - I/O ⁽¹⁾ | DESCRIPTION |
| UP | 8 | I | Non-inverting input of a comparator. A rising voltage greater than 599mV (typ) will induce a rising edge and will start a sequence up. This pin can be driven by an external controller, or connected to a main rail trough an external resistive divider with the middle point connected to the UP pin to start the sequence up automatically. This threshold has a fixed hysteresis of 100mV (typ). |
| IN | 9 | ı | Input supply to the device. Input voltage range is from 3V to 14V. Connect at least a 0.1µF ceramic capacitor as close as possible to the pin. |
| REG_TMR | 10 | I/O | Time to regulation timer. Connect a resistor to GND between $10.5 k\Omega$ and $1.18 M\Omega$ to set the allowed time for a SENSE _x rail to reach the regulation threshold (V _{ON}). The delay can be adjusted from 0.25ms to 25ms. Leave this pin floating to deactivate this feature. |
| DLY_TMR | 11 | I/O | Delay timer. Connect a resistor to GND between $10.5k\Omega$ and $1.18M\Omega$ to set the sequence up and down delay. The delay can be adjusted from $0.25ms$ to $25ms$. Leave this pin floating for no delay. |
| SEQ_DONE | 12 | 0 | Sequence done. Push-pull output with V _{OH} level set by PULL_UP2 input supply voltage. Indicates when the sequence up or down is completed. |
| PWRGD | 13 | 0 | Power Good. Push-pull output with V_{OH} level set by PULL_UP2 input supply voltage. Indicates when all rails (SENSE1 to SENSE4) are in regulation (greater than V_{ONx}). |
| GND | 14 | _ | Ground. |
| VLDO | 15 | 0 | Output of internal regulator. Requires at least $1\mu F$ external ceramic capacitor to GND. Allowed loading of this regulator are: FAULT pull-up using a $10k\Omega$ resistor or to turn-off unused channels by connecting directly to SENSE2 to SENSE4 as needed. |
| DOWN | 16 | I | Non-inverting input of a comparator. A falling voltage lower than 498mV (typ) will induce a falling edge and will start a sequence down. This pin can be driven by an external controller, or connected to a main rail through an external resistive divider with the middle point connected to the DOWN pin to start the sequence down automatically. This threshold has a fixed hysteresis of 100mV (typ). |
| PULL_UP2 | 17 | ı | Input supply voltage to program the pull-up voltage for the push-pull output stage on SEQ_DONE and PWRGD. Connect at least a 1µF ceramic capacitor as close as possible to the pin. |
| PULL_UP1 | 18 | I | Input supply voltage to program the global pull-up voltage for the push-pull output stages on EN1 to EN4. Connect at least a 1µF ceramic capacitor as close as possible to the pin. |
| EN4 | 19 | 0 | Enable 4. Push pull output with V_{OH} level set by the PULL_UP1 input supply voltage. Connect to the logic enable signal of the device to control and to be monitored by SENSE4. |
| EN3 | 20 | 0 | Enable 3. Push pull output with V_{OH} level set by the PULL_UP1 input supply voltage. Connect to the logic enable signal of the device to control and to be monitored by SENSE3. |
| EN2 | 21 | 0 | Enable 2. Push pull output with V _{OH} level set by the PULL_UP1 input supply voltage. Connect to the logic enable signal of the device to control and to be monitored by SENSE2. |
| EN1 | 22 | 0 | Enable 1. Push pull output with V _{OH} level set by the PULL_UP1 input supply voltage. Connect to the logic enable signal of the device to control and to be monitored by SENSE1. |
| Thermal pad | | _ | Internally grounded. It is recommended to connect this metal thermal pad to a large ground plane for effective heat dissipation. |
| Metal lid | Lid | _ | The lid is internally connected to the thermal pad and GND through the seal ring. |

(1) I = Input, O = Output, I/O = Input or Output, — = Other

English Data Sheet: SNVSCE7



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

| | | MIN | MAX | UNIT | |
|----------------------|--------------------------------|------|-----|------|--|
| | IN | -0.3 | 16 | | |
| | UP, DOWN | -0.3 | 7.5 | | |
| Input voltage | SENSE1, SENSE2, SENSE3, SENSE4 | -0.3 | 3.6 | V | |
| Input voltage | PULL_UP1, PULL_UP2 | -0.3 | 7.5 | V | |
| | FAULT | -0.3 | 7.5 | | |
| | DLY_TMR, REG_TMR | -0.3 | 3.6 | | |
| | VLDO | -0.3 | 3.6 | | |
| | EN1, EN2, EN3, EN4 | -0.3 | 7.5 | | |
| Output voltage | REFCAP | -0.3 | 2 | V | |
| | HYS | -0.3 | 3.6 | | |
| | SEQ_DONE, PWRGD | -0.3 | 7.5 | | |
| Output current | EN1, EN2, EN3, EN4 | -20 | 20 | mA | |
| Output current | SEQ_DONE, PWRGD | -20 | 20 | IIIA | |
| Junction temperature | TJ | -65 | 150 | °C | |
| Storage temperature | T_{stg} | -65 | 150 | °C | |

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|------------------|--|---|-------|------|
| V | Electrostatic discharge JEDEC JS-001, all pins Charged-device model | Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |
| V _{ESD} | | Charged-device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾ | ±500 | V |

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltages values are with respect to GND.



6.3 Recommended Operating Conditions

over operating temperature range, $T_A = -55^{\circ}C$ to 125°C (unless otherwise noted) (1)

| | | MIN | NOM MAX | UNIT |
|-------------------------|--------------------------------|-------|---------|------|
| | IN | 3 | 14 | |
| | UP, DOWN | 0 | 7 | |
| Input voltage | SENSE1, SENSE2, SENSE3, SENSE4 | 0 | 3.5 | V |
| | PULL_UP1, PULL_UP2 | 1.6 | 7 | |
| | FAULT | 0 | 7 | |
| Output voltage | EN1, EN2, EN3, EN4 | 0 | 7 | V |
| Output voltage | SEQ_DONE, PWRGD | 0 | 7 | v |
| | EN1, EN2, EN3, EN4 | -10 | 10 | |
| Output current | SEQ_DONE,PWRGD | -10 | 10 | mA |
| | FAULT | -2 | | |
| Junction temperature | TJ | -55 | 125 | °C |
| Input voltage slew rate | SR _{IN} | 0.001 | 10 | V/µs |

⁽¹⁾ All voltages values are with respect to GND.

6.4 Thermal Information

| | | TPS7H3014-SP | |
|-----------------------|--|--------------|------|
| | THERMAL METRIC ⁽¹⁾ | HFT (CFP) | UNIT |
| | | 22 pins | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 34.2 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 7.7 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 17.2 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 16.9 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 8.6 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 17 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

English Data Sheet: SNVSCE7



6.5 Electrical Characteristics

Over $3V \le V_{IN} \le 14V$, $R_{DLY_TMR} = 10k\Omega$, $R_{REG_TMR} = 10k\Omega$, $C_{REFCAP} = 470nF$, $C_{VLDO} = 1\mu F$, $V_{PULL_UP1} = 3.3V$, $V_{PULL_UP2} = 3.3V$, $C_{PULL_UP1} = 1\mu F$, $C_{PULL_UP2} = 1\mu F$, over temperature range ($T_A = -55^{\circ}C$ to $125^{\circ}C$), unless otherwise noted; includes group E radiation testing at $T_A = 25^{\circ}C$ for QML RHA devices $^{(1)}$ $^{(2)}$

| PA | ARAMETER | TEST CON | DITIONS | SUB- GROUP (3) | MIN | TYP | MAX | UNIT |
|---------------------------|---|---|------------------------------|-------------------|-------|------|-------|-----------------------|
| SUPPLY VOLTAG | SES AND CURRENTS | | | | | | | |
| I _{Q_IN} | V _{IN} quiescent current | In Waiting to sequence states with all outputs fl Diagram | | 1, 2, 3 | | 2.5 | 4 | mA |
| UVLO _{RISE} | V _{IN} rising undervoltage lockout | | | 1, 2, 3 | 2.72 | 2.79 | 2.84 | V |
| UVLO _{FALL} | V _{IN} falling udervoltage lockout | | | 1, 2, 3 | 2.59 | 2.64 | 2.69 | V |
| V_{LDO} | Internal linear regulator | 5V ≤ V _{IN} ≤ 14V | | 1, 2, 3 | 3.19 | 3.29 | 3.38 | V |
| V LDO | output voltage | V _{IN} < 3.24V | | 1, 2, 3 | 97% | 99% | | × V _{IN} |
| REFCAP | Internal bandgap voltage | | | 1, 2, 3 | 1.188 | 1.2 | 1.212 | |
| V _{POR_IN} | Power on reset voltage | $1.6V \le V_{PULL_UPx} \le 7V$, $I_{ENx} = -2mA$ | V _{OL} ≤ 320mV with | 1, 2, 3 | | 1.41 | 2 | V |
| V _{POR_PULL_UPx} | Power on reset voltage (5) | V _{IN} = 0V, V _{OL} ≤ 320mV | with $I_{ENx} = -100\mu A$ | 1, 2, 3 | | 0.89 | 1.4 | |
| SENSE1 TO SEN | SE4, UP AND DOWN COM | PARATOR INPUTS | | | | | | |
| V_{TH_SENSEx} | Threshold voltage at SENSEx | | | 1, 2, 3 | 593 | 599 | 605 | mV |
| I _{HYS_SENSEx} | SENSEx hysteresis current | V _{SENSEx} = 700mV | | 1, 2, 3 | 23.28 | 24 | 24.72 | μA |
| I _{LKG_SENSEx} | Input leakage current at SENSEx | V _{SENSEx} = 500mV | | 1, 2, 3 | | 2 | 100 | nA |
| V _{TH_UP} | Rising threshold voltage at UP | V _{UP} rising to 1V | | 1, 2, 3 | 580 | 598 | 615 | mV |
| V _{TH_DOWN} | Falling threshold voltage at DOWN | V _{DOWN} falling from 1V | | 1, 2, 3 | 483 | 498 | 512 | mV |
| V _{HYS_UP_DOWN} | UP and DOWN hysteresis voltage | | | 1, 2, 3 | | 100 | | mV |
| I _{LKG_UP_DOWN} | Input leakage current at UP and DOWN | $V_{UP} = V_{\overline{DOWN}} = 500 \text{mV}$ | | 1, 2, 3 | | 2 | 100 | nA |
| V _{TURN_OFF} | Channel 2, 3, 4 turn off voltage | | | 1, 2, 3 | 87% | 89% | 91% | × VLDO |
| EN1 TO EN4, SEC | Q_DONE AND PWRGD PUS | H PULL OUTPUTS | | | | | | |
| V _{OL_ENx} | Low-level ENx output | 1.6V ≤ V _{PULL_UP1} ≤ 7V | $I_{LOAD} = -2mA$ | 1, 2, 3 | | | 10% | |
| VOL_ENX | voltage | 1.0 v = v POLL_OP1 = 7 v | $I_{LOAD} = -10mA$ | 1, 2, 3 | | | 25% | х |
| V _{OH_ENx} | High-level ENx output | 1.6V ≤ V _{PULL UP1} ≤ 7V | I _{LOAD} = 2mA | 1, 2, 3 | 90% | | | V _{PULL_UP1} |
| OII_LINA | voltage | FOLL_OFT - TV | I _{LOAD} = 10mA | 1, 2, 3 | 70% | | | |
| V _{OL_SEQ_DONE} | Low-level SEQ_DONE | 1.6V ≤ V _{PULL UP2} ≤ 7V | $I_{LOAD} = -2mA$ | 1, 2, 3 | | | 10% | |
| | output voltage | . 322_01 2 | I _{LOAD} = -10mA | 1, 2, 3 | | | 25% | |
| V _{OH_SEQ_DONE} | High-level SEQ_DONE output voltage | 1.6V ≤ V _{PULL UP2} ≤ 7V | I _{LOAD} = 2mA | 1, 2, 3 | 90% | | | |
| | output voitage | | I _{LOAD} = 10mA | 1, 2, 3 | 70% | | 400/ | X V |
| V _{OL PWRGD} | Low-level PWRGD | 1.6V ≤ V _{PULL UP2} ≤ 7V | I _{LOAD} = -2mA | 1, 2, 3 | | | 10% | V _{PULL_UP2} |
| | output voltage | | I _{LOAD} = -10mA | 1, 2, 3 | | | 25% | |
| V _{OH_PWRGD} | High-level PWRGD | 1.6V ≤ V _{PULL UP2} ≤ 7V | I _{LOAD} = 2mA | 1, 2, 3 | 90% | | | |
| | output voltage | $I_{LOAD} = 10 \text{mA}$ | | 1, 2, 3 | 70% | | | |



6.5 Electrical Characteristics (続き)

Over $3V \le V_{IN} \le 14V$, $R_{DLY_TMR} = 10k\Omega$, $R_{REG_TMR} = 10k\Omega$, $C_{REFCAP} = 470nF$, $C_{VLDO} = 1\mu F$, $V_{PULL_UP1} = 3.3V$, $V_{PULL_UP2} = 3.3V$, $C_{PULL_UP1} = 1\mu F$, $C_{PULL_UP2} = 1\mu F$, over temperature range ($T_A = -55^{\circ}C$ to $125^{\circ}C$), unless otherwise noted; includes group E radiation testing at $T_A = 25^{\circ}C$ for QML RHA devices $^{(1)}$ $^{(2)}$

| PARAMETER | | TEST CONDITIONS | | SUB- GROUP (3) | MIN | TYP | MAX | UNIT |
|-------------------------------|--|--|-------------------------------------|-------------------|-----|-----|-----|------|
| PULL_UPx _{LKG} | PULL_UPx leakage current | V _{PULL_UPx} = 7V | | 1, 2, 3 | | 48 | 121 | μA |
| SR _{ENx_RISE} | Enable rising output voltage slew rate | 10% to 90% of V_{PULL_UP1} , $R_{LOAD} = 50$ kΩ, $C_{LOAD} = 100$ pF | 1.6V ≤ V _{PULL_UP1} ≤ 7V | 9, 10, 11 | 17 | 125 | | |
| SR _{SEQ_DONE_RISE} | SEQ_DONE rising output voltage slew rate | 10% to 90% of V _{PULL_UP2} , | 1.6V ≤ V _{PULL UP2} | 9, 10, 11 | 17 | 125 | | |
| SR _{PWRGD_RISE} | PWRGD rising output voltage slew rate | $R_{LOAD} = 50k\Omega$, $C_{LOAD} = 100pF$ | ≤ 7V | 9, 10, 11 | 17 | 125 | | V/µs |
| SR _{ENx_FALL} | Enable falling output voltage slew rate | 90% to 10% of | 1.6V ≤ V _{PULL_UP1} ≤ 7V | 9, 10, 11 | 44 | 126 | | |
| SR _{SEQ_DONE_FALL} | SEQ_DONE falling output voltage slew rate | V_{PULL_UP1} , $R_{LOAD} = 50k\Omega$, | 1.6V ≤ V _{PULL_UP2} | 9, 10, 11 | 44 | 126 | | |
| SR _{PWRGD_FALL} | PWRGD falling output voltage slew rate | C _{LOAD} = 100pF | ≤ 7V | 9, 10, 11 | 44 | 126 | | |
| _ | EN PMOS source output | | 1.6V ≤ V _{PULL_UP1} ≤ 3.3V | 1, 2, 3 | | 18 | 40 | |
| R _{ENx_PULL_UP} | resistance | LOAD = 2MA | 3.3V ≤ V _{PULL_UP1} ≤ 7V | 1, 2, 3 | | 7 | 20 | |
| | SEQ_DONE PMOS source output resistance ILOAD = 2mA | | 1.6V ≤ V _{PULL UP2} ≤ 3.3V | 1, 2, 3 | | 18 | 40 | |
| R _{SEQ_DONE_PULL_UP} | | I _{LOAD} = 2mA | 3.3V ≤ V _{PULL UP2} ≤ 7V | 1, 2, 3 | | 7 | 20 | |
| | PWRGD PMOS source | | 1.6V ≤ V _{PULL_UP2} ≤ 3.3V | 1, 2, 3 | | 18 | 40 | Ω |
| R _{PWRGD_PULL_UP} | output resistance | I _{LOAD} = 2mA | 3.3V ≤ V _{PULL_UP2} ≤ 7V | 1, 2, 3 | | 7 | 20 | |
| R _{ENx_PULL_DOWN} | EN NMOS sink output resistance | I _{LOAD} = -2mA, 1.6V ≤ \ | / _{PULL_UP1} ≤ 7V | 1, 2, 3 | | 7 | 28 | |
| R _{SEQ_DONE_PULL_DO} | SEQ_DONE NMOS sink output resistance | I _{LOAD} = -2mA, 1.6V ≤ \ | / _{PULL_UP1} ≤ 7V | 1, 2, 3 | | 7 | 28 | |
| R _{PWRGD_PULL_DOWN} | PWRGD NMOS sink output resistance | I _{LOAD} = −2mA, 1.6V ≤ \ | / _{PULL_UP1} ≤ 7V | 1, 2, 3 | | 7 | 28 | |
| FAULT OUTPUT | | I. | | | | | I | |
| R _{FAULT_PULL_DOWN} | FAULT pull down resistance | I _{FAULT} = 100μA | | 1, 2, 3 | | 131 | 512 | Ω |
| I _{LKG_FAULT} | FAULT leakage current | V _{FAULT} = 7V | | 1, 2, 3 | | 23 | 600 | nA |
| THERMAL PROTEC | TION | | | | | | | |
| T _{SD_ENTER} | Thermal shutdown enter temperature | | | | | 177 | | °C |
| T _{SD_EXIT} | Thermal shutdown exit temperature | | | | | 164 | | C |



6.5 Electrical Characteristics (続き)

Over $3V \le V_{IN} \le 14V$, $R_{DLY_TMR} = 10k\Omega$, $R_{REG_TMR} = 10k\Omega$, $C_{REFCAP} = 470nF$, $C_{VLDO} = 1\mu F$, $V_{PULL_UP1} = 3.3V$, $V_{PULL_UP2} = 3.3V$, $C_{PULL_UP1} = 1\mu F$, $C_{PULL_UP2} = 1\mu F$, over temperature range ($T_A = -55^{\circ}C$ to $125^{\circ}C$), unless otherwise noted; includes group E radiation testing at $T_A = 25^{\circ}C$ for QML RHA devices $^{(1)}$ $^{(2)}$

| PARAMETER | | TEST CONDITIONS | SUB- GROUP (3) | MIN | TYP | MAX | UNIT | | |
|-------------------------------------|--------------------|------------------------------|-------------------|-------|-------|-------|------|--|--|
| DELAY AND TIME TO REGULATION TIMERS | | | | | | | | | |
| t _{DLY_TMR} | | $R_{DLY_TMR} = 10.5k\Omega$ | 1, 2, 3 | 0.205 | 0.268 | 0.342 | | | |
| | Delay time | $R_{DLY_TMR} = 619k\Omega$ | 1, 2, 3 | 10.77 | 12.5 | 14.14 | | | |
| | | $R_{DLY_TMR} = 1.18M\Omega$ | 1, 2, 3 | 20 | 23.37 | 27.2 | ms | | |
| | | $R_{REG_TMR} = 10.5k\Omega$ | 1, 2, 3 | 0.197 | 0.264 | 0.34 | 1115 | | |
| t _{REG_TMR} | Time to regulation | $R_{REG_TMR} = 619k\Omega$ | 1, 2, 3 | 10.8 | 12.4 | 14.1 | | | |
| | | $R_{REG_TMR} = 1.18M\Omega$ | 1, 2, 3 | 20.3 | 23.63 | 27.2 | | | |

- See the 5962R23201VXC SMD (standard microcircuit drawing) for additional information on the RHA devices.
- (2) All voltage values are with respect to GND.
- (3) For subgroup definitions, see Quality Conformance Inspection table.
- (4) V_{POR_IN} is the minimum V_{IN} voltage for a controlled output state, when 1.6V ≤ V_{PULL_UPX} ≤ 7V. Below V_{POR_IN}, the output cannot be determined.
- (5) V_{POR_PULL_UPx} is the minimum V_{PULL_UPx} voltage for a controlled output state, when V_{IN} ≤ 3V. Below V_{POR_PULL_UPx} the output cannot be determined.

6.6 Timing Requirements

Over $3V \le V_{IN} \le 14V$, $R_{DLY_TMR} = 10k\Omega$, $R_{REG_TMR} = 10k\Omega$, $C_{REFCAP} = 470nF$, $C_{VLDO} = 1\mu F$, $V_{PULL_UP1} = 3.3V$, $V_{PULL_UP2} = 3.3V$, $V_{PULL_UP1} = 1\mu F$, $V_{PULL_UP2} = 1\mu F$, over temperature range ($T_A = -55^{\circ}C$ to $125^{\circ}C$) unless otherwise noted; includes group E radiation testing at $T_A = 25^{\circ}C$ for RHA devices (1)

| | PARAMETER | TEST CONDITIONS | SUB- GROUP (2) | MIN | TYP | MAX | UNIT |
|-----------------------------|--|--|-------------------|-----|------|-----|------|
| t _{Start_up_delay} | Start-up delay time (3) | V _{REFCAP} ≥ 1.1V | 1, 2, 3 | | | 2.8 | ms |
| t _{pd_ENx} | ENx propagation delay | DLY_TMR = Open, V _{OVERDRIVE} = 10mV, V _{PULL_UPX} =1.6V, from 50% of IN to 50% OUT | 1, 2, 3 | | 3.4 | 6.5 | |
| t _{pd_SEQ_DONE} | SEQ_DONE propagation delay | DLY_TMR = Open, V _{OVERDRIVE} = 10mV | 1, 2, 3 | | 3.4 | 6.5 | μs |
| t _{pd_PWRGD} | PWRGD propagation delay | DLY_TMR = Open, V _{OVERDRIVE} = 10mV | 1, 2, 3 | | 3.4 | 6.5 | |
| t _{pd_SM_FAULT} | State machine fault propagation delay | Out of order fault | 1, 2, 3 | | 3.4 | 4.3 | |
| t _{MIN_UP} | V _{UP} rising minimum time for valid UP | | 4, 5, 6 | | 0.27 | 0.7 | |
| t _{MIN_DOWN} | V _{DOWN} rising minimum time for valid DOWN | | 4, 5, 6 | | 0.42 | 0.9 | μs |
| t _{h_VTH_RISE} | Rising theshold on VSENSEx hold time | | 4, 5, 6 | | 0.84 | 1.6 | μs |
| t _{h_VTH_FALL} | Falling theshold on VSENSEx hold time | | 4, 5, 6 | | 0.35 | 1 | μs |

- (1) See the 5962R23201VXC SMD (standard microcircuit drawing) for additional information on the RHA devices (coming later)
- (2) For subgroup definitions, see Quality Conformance Inspection table.
- (3) During the power-on, V_{IN} must be at or above V_{IN} (MIN) for at least t_{Start up delay} for all internal references to be within specification.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



6.7 Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

| SUBGROUP | DESCRIPTION | TEMP (°C) |
|----------|---------------------|-------------|
| 1 | Static tests at | 25 |
| 2 | Static tests at | 125 |
| 3 | Static tests at | – 55 |
| 4 | Dynamic tests at | 25 |
| 5 | Dynamic tests at | 125 |
| 6 | Dynamic tests at | – 55 |
| 7 | Functional tests at | 25 |
| 8A | Functional tests at | 125 |
| 8B | Functional tests at | – 55 |
| 9 | Switching tests at | 25 |
| 10 | Switching tests at | 125 |
| 11 | Switching tests at | – 55 |



6.8 Typical Characteristics

 $R_{DLY_TMR} = 10k\Omega, \ R_{REG_TMR} = 10k\Omega, \ V_{PULL_UP1} = 3.3V, \ V_{PULL_UP2} = 3.3V, \ V_{\overline{FAULT}} = 10k\Omega \ pull-up \ to \ VLDO, \ R_{HYS} = 50k\Omega, \ C_{REFCAP} = 470nF, \ C_{VLDO} = 1\mu F, \ C_{PULL_UP1} = 1\mu F, \ C_{PULL_UP2} = 1\mu F, \ unless \ otherwise \ noted.$





図 6-5. Undervoltage Lockout vs Temperature

Channel




 $R_{DLY_TMR} = 10k\Omega, \ R_{REG_TMR} = 10k\Omega, \ V_{PULL_UP1} = 3.3V, \ V_{PULL_UP2} = 3.3V, \ V_{FAULT} = 10k\Omega \ pull-up \ to \ VLDO, \ R_{HYS} = 50k\Omega, \ C_{REFCAP} = 470nF, \ C_{VLDO} = 1\mu F, \ C_{PULL_UP1} = 1\mu F, \ C_{PULL_UP2} = 1\mu F, \ unless \ otherwise \ noted.$






 $R_{DLY_TMR} = 10k\Omega, \ R_{REG_TMR} = 10k\Omega, \ V_{PULL_UP1} = 3.3V, \ V_{PULL_UP2} = 3.3V, \ V_{\overline{FAULT}} = 10k\Omega \ \text{pull-up to VLDO}, \ R_{HYS} = 50k\Omega, \ C_{REFCAP} = 470nF, \ C_{VLDO} = 1\mu F, \ C_{PULL_UP1} = 1\mu F, \ C_{PULL_UP2} = 1\mu F, \ unless otherwise noted.$






 $R_{DLY_TMR} = 10k\Omega, \ R_{REG_TMR} = 10k\Omega, \ V_{PULL_UP1} = 3.3V, \ V_{PULL_UP2} = 3.3V, \ V_{\overline{FAULT}} = 10k\Omega \ \text{pull-up to VLDO}, \ R_{HYS} = 50k\Omega, \ C_{REFCAP} = 470nF, \ C_{VLDO} = 1\mu F, \ C_{PULL_UP1} = 1\mu F, \ C_{PULL_UP2} = 1\mu F, \ unless otherwise noted.$





 $R_{DLY_TMR} = 10k\Omega, \ R_{REG_TMR} = 10k\Omega, \ V_{PULL_UP1} = 3.3V, \ V_{PULL_UP2} = 3.3V, \ V_{\overline{FAULT}} = 10k\Omega \ \text{pull-up to VLDO}, \ R_{HYS} = 50k\Omega, \ C_{REFCAP} = 470nF, \ C_{VLDO} = 1\mu F, \ C_{PULL_UP1} = 1\mu F, \ C_{PULL_UP2} = 1\mu F, \ unless otherwise noted.$





7 Detailed Description

7.1 Overview

The TPS7H3014 is a four-Channel, 3V to 14V, sequencer and supervisor for space applications. The device is intended to drive devices with enable high logic inputs. The channel count can be incremented as needed for the application by connecting multiple ICs. in a daisy-chain configuration. Each output incorporates a push-pull architecture. The logic high of these outputs are externally provided by the user by supplying a voltage to the PULL-UPx inputs. All ENx push-pull outputs are tied to the PULL_UP1 domain while SEQ_DONE and PWRGD are tied to the PULL UP2 domain.

The SENSEx inputs are connected to the non-inverting input (undervoltage) of a comparator which is used to determine the on (in regulation) and off (not in regulation) voltage level of the monitored power supply (V_{OUTx}) . Each of these inputs feature a threshold level of 599mV (typ) with an accuracy of $\pm 1\%$ across: voltage, temperature, and radiation (TID). The hysteresis voltage threshold level can be adjusted by the user and determined by the R_{TOPx} resistance and the hysteresis current (I_{HYS}). The I_{HYS} becomes active once the rising voltage at SENSEx exceeds the threshold (599mV typ), indicating the monitored voltage rail is in regulation. I_{HYS} is 24 μ A with an accuracy of $\pm 3\%$ across: voltage, temperature, and radiation (TID).

The device incorporates two timers:

- 1. **DLY_TMR**: Set the rising and falling ENx delay. Once the SENSE_{x-1} is above the on voltage during a sequence up, the EN_x will be asserted high once the delay set by the user using the DLY_TMR input is expired. The same is true during sequence down, this means that once SENSE_x is below the off voltage the EN_{x-1} will be asserted low once the timer is expired. This timer can be set from 0.25ms to 25ms, by using a 10.5k Ω to a 1.18M Ω , respectively.
- 2. **REG_TMR**: Set the allowed time that a sensed voltage rail has to be above the on threshold (in regulation). Once the EN_x is asserted high, the $SENSE_x$ has up to the time set by the user, using REG_TMR, to be above 599mV (typ). Otherwise a reverse sequence down from EN_{x-1} is started.

Separate UP and \overline{DOWN} pins are provided by the device in order to enable daisy-chain configurations. The UP pin has a threshold (V_{TH_UP}) of 599mV (typ), while the \overline{DOWN} pin has an threshold (V_{TH_DOWN}) of 498mV. A fixed hysteresis of 100mV is incorporated in both input comparators for noise stability. These pins are edge sensitive, a rising edge in UP starts the sequence up, while a falling edge in \overline{DOWN} will start the sequence down.

When using a single device and driven externally, both pins (UP and DOWN) are typically tied together. Since UP and $\overline{\text{DOWN}}$ inputs have an accurate threshold, they can be used to initiate the sequence up and down by accurately sensing another rail (using a resistive divider), or they can be externally driven by a controller. Once UP is driven above V_{TH_UP}, the device will start a sequence up by asserting EN1 high after the programmed delay time (DLY_TMR), at which point the SENSE1 will start rising up. If SENSE1 crosses the on voltage before the REG_TMR is expired, then EN2 will be asserted high after the programmed delay. This process continues until the SEQ_DONE and PWRGD are asserted high indicating a complete sequence up and system power good, respectively.

Once the $\overline{\text{DOWN}}$ pin is driven below $V_{\text{TH_DOWN}}$, the device will start a sequence down by forcing EN4 low after the programmed delay. At this point, the $\overline{\text{SENSE4}}$ voltage will start falling until is lower than the set off voltage. Once this happens, EN3 will be asserted low after the programmed delay. This will continue until EN1 is forced low. As the discharge time of the sequenced devices is unknown, the REG_TMR is not active during power down.

During sequence up, SEQ_DONE and PWRGD are asserted high after the last used channel crosses the on voltage threshold and the programmed DLY_TMR is expired (assuming it is active). During sequence down, SEQ_DONE is forced low once V_{OUT1} is below the off voltage and the DLY_TMR is expired. However PWRGD is forced low immediately after the commanded sequence down.

The TPS7H3014 also incorporates a comprehensive FAULT management system described in the State Machine section.


Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

17



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Input Voltage (IN), VLDO and REFCAP

During steady state operation, the input voltage of the TPS7H3014 must be between 3V and 14V. A minimum bypass capacitance of at least $0.1\mu F$ is needed between V_{IN} and GND. The input bypass capacitors should be placed as close to the sequencer IC as possible. Is recommended that V_{IN} slew rate is controlled between $10V/\mu s$ to $1mV/\mu s$ for proper IC operation.

The voltage applied at V_{IN} serves as the input for the internal regulator that generates the VLDO voltage, typically 3.29V. At input voltages less the 3.29V (typ), the VLDO voltage will follow the voltage at V_{IN} . Recommended capacitance for VLDO is 1µF. Unused SENSE2 to SENSE4 can be tied to VLDO to by-pass the channel delay during sequence up and down. It is recommended to pull-up the \overline{FAULT} pin to VLDO via a 10k Ω resistor, but otherwise it is recommended not to externally load this pin due to limited output current capability. During power up, the user should wait at least the 2.8ms ($t_{Start_up_delay}$) after V_{IN} > UVLO_{RISE} before attempting to start a sequence up, this is due to internal time constants in the device.

Each device generates an internal 1.2V bandgap reference that is utilized throughout the various internal control logic blocks. This is the voltage present on the REFCAP pin during steady state operation. This voltage is divided down to produce the reference for the comparator inputs SENSE_x (599mV typ), UP (598mV typ) and $\overline{\text{DOWN}}$ (498mV typ). The V_{TH_SENSEx} reference is measured at the EN_x outputs to account for offsets in the error amplifier and maintains regulation within $\pm 1\%$ across: voltage, temperature, and radiation TID (up to 100krad in Silicon). This tight reference tolerance allows the user to monitor voltage rails with high accuracy. A 470nF capacitor to GND is required at the REFCAP pin for proper electrical operation as well as to ensure robust SET performance of the device.

7.3.1.1 Undervoltage Lockout ($V_{POR\ IN} < V_{IN} < UVLO$)

When the voltage on V_{IN} is less than the UVLO (2.79V typ) voltage, but greater than the power-on reset voltage (V_{POR_IN} , 1.41V typ), the output pins (ENx, SEQ_DONE and PWRGD) will be in a logic low state, regardless of the voltage at the inputs of the device, named as:

- SENSE_x
- UP
- DOWN

7.3.1.2 Power-On Reset ($V_{IN} < V_{POR \ IN}$)

When the voltage on V_{IN} is lower than the power on reset voltage (V_{POR_IN}), the output signal is undefined and is not to be relied upon for proper device function.

 \boxtimes 7-1 shows the ENx outputs relationship to a rising input voltage (V_{IN}). As can be observed, the ENx are undefined when V_{IN} is lower than V_{POR_IN} (typically 1.41V). During this time the outputs can be any value from 0V to V_{IN}. In this case, the input voltages to all undervoltage (UV) input comparators (SENSEx) are below the V_{TH_SENSEx} (599mV). For this reason (in conjunction with waiting for a rising edge on UP), the ENx, SEQ_DONE and PWRGD stays low after V_{IN} rises above UVLO_{RISE} (typically 2.79V).

English Data Sheet: SNVSCE7




図 7-1. Outputs in a Valid Low State After $V_{IN} > V_{IN-MIN}$

A. This figures assumes:

- 1. A valid external pull-up voltage is connected to the PULL_UPx inputs (1.6V \leq V_{PULL UPx} \leq 7V).
- 2. $V_{IN(STEADY-SATE)}$ is a valid V_{IN} voltage between 3V to 14V.
- 3. V_{FAULT} pull up to VLDO.
- 4. Device is in the: Waiting to Sequence UP State (Refer to State Machine for more details).
- 5. V_{OL} represents: V_{OL_ENx} , $V_{OL_SEQ_DONE}$, and V_{OL_PWRGD} , or the low logic output voltage for all outputs.



7.3.2 SENSEx Inputs

7.3.2.1 V_{TH} SENSEX and V_{ONx}

The TPS7H3014 sequencer integrates four under-voltage (UV) comparators, with an accurate ($\pm 1\%$) threshold voltage (V_{TH_SENSEx}) of 599mV nominal. V_{TH_SENSEx} is measured at the ENx outputs to account for comparator offsets in the threshold. Maximum flexibility is provided as external resistive dividers can be adjusted to sense any voltage rail (V_{OUTx}). \boxtimes 7-2 shows a conceptual diagram of the comparators connected to the SENSEx inputs. As can be observed, the sensed voltage rail (V_{OUTx}) is attenuated (using an external resistive divider, R_{TOPx} and $R_{BOTTOMx}$) and compared against the V_{TH_SENSEx} voltage. Is recommended to maintain the steady-state SENSEx voltage below 1.6V, in order to maintain the threshold (V_{TH_SENSEx}) accuracy.




図 7-2. SENSEx Comparators Inputs

When the voltage at the monitored rail (V_{OUTx}) is rising, the hysteresis current (I_{HYS}) is not connected to SENSEx input. At this time the SENSEx (attenuated V_{OUTx}) voltage is compared against the SENSEx threshold (V_{TH_SENSEx}) . When $V_{SENSEx} > V_{TH_SENSEx}$ the voltage is considered within regulation limits. We can calculate the on (within regulation) voltage by doing a simple voltage divider as:

$$V_{ONx_NOMINAL}$$
 $\left(V\right) = \left(1 + \frac{R_{TOPx}}{R_{BOTTOMx}}\right) \times V_{TH_SENSEx}$ (1)

Where:

V_{TH SENSEx} is the nominal sense threshold voltage of 599mV.

As with any system, there is some variation (or errors) of the design variables, in this case the top and bottom resistors and the SENSEx threshold voltage. Using the derivative method to calculate the total error (and assuming these variables are uncorrelated) with both resistors having the same tolerance value, the V_{ONx} error can be calculated as:

$$V_{ONx_ERROR} \quad \left(V \right) = \pm \sqrt{\frac{V_{TH_SENSEx}^2 \times \left[\left(2 \times R_{TOL}^2 \times R_{TOPx}^2 \right) + \left(V_{TH_SENSEx_ACC}^2 \times \left(R_{TOPx} + R_{BOTTOMx} \right)^2 \right) \right]}{R_{BOTTOMx}^2}}$$
 (2)

English Data Sheet: SNVSCE7



Where:

- R_{TOL} is the resistors tolerance (same for top and bottom resistors) as numeric value. For example, for 0.1% tolerance resistors, we use 0.001.
- V_{TH SENSEx ACC} is the SENSEx threshold accuracy as numeric value (in this case 0.01).
- R_{TOPx} and $\bar{R}_{BOTTOMx}$ are in Ohms (Ω).
- V_{TH SENSEx} is 0.599 Volts.

Using ± 1 and ± 2 we can calculate the on voltage range as:

$$V_{ONx} = V_{ONx_NOMINAL} \pm V_{ONx_ERROR}$$
 (3)

注

Remember V_{TH_SENSEx} is the reference voltage when accounting for the comparator offsets $V_{TH_SENSEx} = V_{REF} + V_{OFFSETx}$.

As this device is intended for sequencing of multirail systems, the ENx to SENSEx order is defined in ascending channel number (EN1 to EN4) for sequence up, and descending (EN4 to EN1) for sequence down. When a channel of the sequencer is not needed (unused) the channel can be connected to VLDO to skip the channel during sequence up/down. Is recommended to connect all disabled channels to VLDO, but an external voltage greater than 91% of VLDO (max) will disabled the channel (the voltage at SENSEx cannot exceed 3.5V). Only channels 2 through 4 can be disabled. It is recommended to disabled channels starting from high (channel #4) to low (channel #2). The channels are disabled starting from the lowest channel count and higher. This means that if channel #2 is disabled, by definition channels #3 and #4 will also be disabled.

注

The channels to be disabled must be valid at power up and not be dynamically changed during the sequence up and down.

Any voltage at SENSE 2 to SENSE4 > V_{TURN_OFF} [91% of VLDO(max)] will disable (or turn-off) the channel. This will disable the delay (set by TMR_DLY) for those channels during sequence up and down.

Although it is not required, in noisy applications it is good analog design practice to place a small bypass capacitor at the SENSEx inputs in order to reduce sensitivity to transient voltages on the monitored signal.

7.3.2.2 I_{HYS SENSEX} and V_{OFFX}

The TPS7H3014 has a built-in hysteresis current of 24μA with an accuracy of $\pm 3\%$ (with $R_{HYS} = 50 k\Omega$). The hysteresis current is equivalent to REFCAP/ R_{HYS} . A tolerance of 0.1% for the R_{HYS} is recommended as it ultimately affects the hysteresis current accuracy. This current is mirrored internally across all SENSEx inputs. This hysteresis current becomes active when the SENSEx voltage is greater than the threshold voltage (599mV $\pm 1\%$), same as $V_{OUTx} > V_{ONx}$ (Refer to ± 3 and $\pm 7-2$). This current (I_{HYS}) multiplied by the R_{TOPx} resistance induces a voltage (V_{HYSx}) that is added to the SENSEx node, effectively boosting (incrementing) the node voltage. During sequence down, or an undervoltage event when the V_{OUTx} is decrementing, it will need to drop below the V_{OFF} voltage in order to be considered as an out of regulation (or fault). The hysteresis voltage is defined as:

$$V_{HYSX \ NOMINAL} \ (V) = I_{HYS \ SENSEX} \times R_{TOPx}$$
 (4)

Where:

- $I_{HYS SENSEx} = 24 \times 10^{-6} \text{ Amps (or } 24\mu\text{A)}$
- R_{TOPx} units are in Ohms (Ω)

The "off" voltage (or out of regulation) voltage can be calculated as:

$$V_{OFFx_NOMINAL} (V) = V_{ONx_NOMINAL} - V_{HYSx_NOMINAL}$$
 (5)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

22



Using 式 1 and 式 5

$$V_{OFFx_NOMINAL}\left(V\right) = \left[\left(1 + \frac{R_{TOPx}}{R_{BOTTOMx}}\right) \times V_{TH_SENSEx}\right] - \left(I_{HYS_SENSEx} \times R_{TOPx}\right)$$
(6)

Where:

- V_{TH SENSEx} is the nominal sense threshold voltage of 0.599V
- $I_{HYS} = 24 \times 10^{-6} \text{ Amps (or } 24\mu\text{A)}$
- R_{TOPx} and R_{BOTTOMx} units are in Ohms (Ω)

The V_{OFF} error (using the derivative method and assuming all variables are uncorrelated) can be calculated as:

$$V_{OFFx_ERROR}\left(V\right) = \pm \sqrt{\frac{A+B+C+D}{R_{BOTTOMx}^{2}}}$$
 (7)

Where the equation terms are:

$$A = I_{HYS} \frac{2}{SENSEx} \times I_{HYS} \frac{2}{SENSEx} \frac{2}{ACC} \times R_{TOPx} \times R_{BOTTOMx}$$
(8)

$$B = R_{TOL}^2 \times R_{TOPx}^2 \times V_{TH_SENSEx}^2$$
 (9)

$$C = R_{TOL}^{2} \times R_{TOPx}^{2} \times \left[\left(I_{HYS_SENSEx} \times R_{BOTTOMx} \right) - V_{TH_SENSEx} \right]^{2}$$
(10)

$$D = V_{TH} \frac{2}{SENSEx^2} \times V_{TH} \frac{2}{SENSEx} \frac{2}{ACC^2} \times \left(R_{TOPx} + R_{BOTTOMx}\right)^2$$
(11)

Where:

- R_{TOL} is the resistors tolerance (same for top and bottom resistors) as numeric value. For example, for 0.1% tolerance resistors, we use 0.001.
- V_{TH SENSEx ACC} is the SENSEx threshold accuracy as numeric value (in this case 0.01).
- I_{HYS SENSEx ACC} is the hysteresis current accuracy as numeric value (in this case 0.03)
- V_{TH} _{SENSEx} is the nominal sense threshold voltage of 0.599V
- $I_{HYS} = 24 \times 10^{-6} \text{ Amps (or } 24\mu\text{A)}$
- R_{TOPx} and $R_{BOTTOMx}$ units are in Ohms (Ω)

$$V_{OFFx} = V_{OFFx} \text{ NOMINAL } \pm V_{OFFx} \text{ ERROR}$$
 (12)

Using \pm 6 and \pm 7 we can calculate the off voltage range as:

 \boxtimes 7-3, shows a conceptual diagram of the rising and falling voltage, it also shows the errors on this voltage due to V_{TH} accuracy, I_{HYS} accuracy, and the resistive divider tolerances. At the system level, these errors have to be taken into account for a robust design.

English Data Sheet: SNVSCE7






図 7-3. Rising and Falling Thresholds Voltages for the SENSE_x Comparators

7.3.2.3 Top and Bottom Resistive Divider Design Equations

At the system level the designer knows (or selects) the V_{ONx} and V_{OFFx} levels. Usually these voltages are selected as percentages of the nominal rail voltage (V_{OUTx}) being monitored. Knowing this information, we can calculate the resistive divider components values (R_{TOPx} and $R_{BOTTOMx}$) for the desired target levels. Using \pm 4 and \pm 5 we can calculate the top resistor as:

$$R_{TOPx} = \frac{V_{ONx} - V_{OFFx}}{I_{HYS SENSEx}}$$
 (13)

From \pm 1 we can calculate the bottom resistor as:

$$R_{BOTTOMx} = \frac{R_{TOPx} \times V_{TH_SENSEx}}{V_{ONx} - V_{TH_SENSEx}}$$
(14)

It's important to notice that the larger the separation between V_{ONx} and V_{OFFx} (referred as V_{HYSx}), the bigger the error in the off voltage. \boxtimes 7-4 shows a plot of the error in the V_{OFFx} for different hysteresis voltages ($V_{HYSx} = V_{ONx} - V_{OFFx}$). The plot is created for three different V_{ON} voltages (or percentages of the nominal output voltage: 90, 95, and 97%) and two different output voltages (0.8V and 28V). As can be observed, the output voltage has very little impact on the off voltage error (differences cannot be appreciated on the plot). The error (in percent) can go from approximately 1% (at $V_{HYS} = 3\%$) to around 2.6% (at $V_{HYS} = 80\%$).






図 7-4. V_{OFFx} Error vs V_{HYS}

- A. This plot does not includes the error on the V_{OFFx} due to the difference between the calculated top and bottom resistors using \pm 13 and \pm 14 and the actual resistance values that a designer can procure.
- B. The resistor tolerance used for the calculation is 0.1%, V_{TH SENSEx} accuracy is 1%, and the I_{HYS SENSEx} accuracy is 3%.
- C. In this plot the V_{HYS} (%) represents the separation as percentages of the nominal output voltage (V_{OUTx}).
- D. In this plot, the V_{OFF} error in % is normalized with respect to the full-scale voltage (or V_{OUTx}).



7.3.3 Output Stages (ENx,SEQ_DONE,PWRGD,PULL_UP1 and PULL_UP2)

The output stage's (EN1 to EN4), SEQ_DONE and PWRGD are of push-pull, active high type. The pull-up voltage for the push-pull outputs is externally provided by the user. PULL_UP1 (input) is the pull-up voltage domain for all ENx outputs (EN1 to EN4), while PULL_UP2 (input) is the pull-up voltage domain for the SEQ_DONE and PWRGD outputs.

注

There are no sequencing requirements for IN, PULL_UP1, and PULL_UP2, however, both must be biased before commanding a sequence up and down.

注

TI recommends to decouple PULL_UPx inputs with a $1\mu F$ ceramic capacitor as close to the pins as possible. This is to ensure clean voltages signals at the outputs (ENx, PWRGD, and SEQ_DONE).

Each output stage consists of a PMOS/NMOS (CMOS) pair. Each leg has an output resistance of typically 7Ω for $V_{PULL_UPx} > 3.3V$. PULL_UP1 and PULL_UP2, have a voltage range of 1.6V to 7V, and can be independently biased or tied to the same voltage rail, however both most be biased. The output resistance of the PMOS leg has a PULL_UPx voltage dependency. The lower the PULL_UPx voltage, the higher the PMOS resistance.

When $V_{IN} < V_{POR_IN}$ and $V_{PULL_UPx} > V_{POR_PULL_UPx}$ (1.4V maximum) the output will be in a known pull-down state. At this condition the outputs have reduced sinking capabilities with $V_{OL} \le 320$ mV when the device is sinking 100µA of current into the outputs:

- ENx
- PWRGD
- · SEQ DONE

Once the input voltage range is withing the recommended input voltage range of 3V to 14 V, the output will have the full strength capabilities of ±10mA, per output.




図 7-5. ENx Push-Pull Output Stages

図 7-6. SEQ_DONE Push-Pull Output Stage




図 7-7. PWRGD Push-Pull Output Stage

Copyright © 2024 Texas Instruments Incorporated



7.3.4 User-Programmable TIMERS

The TPS7H3014 has two global (or common to all SENSEx channels) adjustable timers:

- DLY_TMR
- REG_TMR

Both timers are programmed via a single resistor from the DLY_TMR and REG_TMR pin to GND. The resistors are used to program the internal oscillator frequency of the timers. Leaving the DLY_TMR or the REG_TMR pin floating will disable the timer, respectively. The range for both timers is 250µs to 25ms.

注

Timers conditions must be valid at power up and must not be dynamically changed.

☑ 7-8 shows a sequence up and down assuming no faults and UP/DOWN pins tied together. The DLY_TMR is shown in orange and the REG_TMR time is shown with arrows (starting from ENx going high).




図 7-8. Sequence UP and DOWN

- A. It's important to notice the t_{pd_ENx}, t_{pd_PWRGD}, and t_{pD_SEQ_DONE} in blue. This is a propagation delay in the outputs (ENx,PWRGD and SEQ_DONE). If no DLY_TMR (floating) is used, the output signals will change to the valid state after this delay. When using the DLY_TMR, then this time has to be added to the programmed timer time.
- B. The REG_TMR is only valid during sequence up.



7.3.4.1 DLY TMR

The TPS7H3014 includes an adjustable time delay. A single resistor connected between the DLY_TMR pin and GND will program the delay. Possible resistor (R_{DLY}) values are between 10.5k Ω and 1.18M Ω for a 268 μ s to 23.63ms delay, respectively. During sequence up, this delay holds the EN_{x+1}, SEQ_DONE, and PWRGD low after the monitored voltage crosses the "on" voltage ($V_{OUTx} > V_{ONx}$) for the user programmed time. During sequence down, the EN_{x-1} and SEQ_DONE are held high for the programmed delay time after the monitored voltage crosses the "off" voltage ($V_{OUTx} < V_{OFFx}$).

During sequence down, PWRGD goes low immediately after the $V_{\overline{DOWN}} < V_{TH}$ \overline{DOWN} .


If no delay is preferred for the system, the pin (DLY_TMR) can be left floating. When no delay is preferred, an inherent propagation delay of 6.5µs (max) will be observed during sequence up, between V_{OUTx} crossing the V_{ONx} and EN_{x+1} going high. The propagation delay is also observed during sequence down when V_{OUTx} cross the V_{OFFx} and the EN_{x-1} is forced low. SEQ_DONE and PWRGD also have this propagation delay during $V_{OUT4} > V_{ON4}$ during sequence up. During sequence down, SEQ_DONE will go low after the propagation delay when $V_{OUT1} < V_{OFF1}$ and PWRGD will go low after the propagation delay when the sequence down is commanded. \boxtimes 7-8 shows the propagation delay in blue (t_{pd_ENx} , $t_{pd_SEQ_DONE}$, t_{pd_PWRGD}) and the programmed delay (t_{DLY_TMR}) in orange. The DLY_TMR resistor can be selected using \rightrightarrows 15. \boxtimes 7-9 shows the linear trend between the DLY TMR resistor and the delay time.

$$R_{DLY\ TMR}(k\Omega) = [50.61 \times t_{DLY\ TMR}(ms)] - 6.422$$
 (15)

表 7-1 shows nominal resistors value for different delay times.

表 7-1. Typical DLY_TMR Resistors

| St. 1. Typical DEI_TMR (Resistors | | | | |
|-----------------------------------|------------------------------|--|--|--|
| Delay (ms) | R_{DLY_TMR} (k Ω) | | | |
| 0.268 | 10.5 | | | |
| 12.5 | 619 | | | |
| 23 37 | 1180 | | | |



☑ 7-9. R_{DLY_TMR} vs t_{DLY_TMR} Across Full Oscillator Range



7.3.4.2 REG TMR

The REG_TMR (for regulation timer) is an adjustable time monitor that monitors the time it takes to $V_{OUTx} > V_{ONx}$. The user can program the REG_TMR using a single resistor between REG_TMR and GND. The range of the resistor (R_{REG}) is between 10.5k Ω to 1.18M Ω , for a 264 μ s to 23.63ms, respectively. If the user does not want the REG_TMR to be active, the pin can be left floating. In this case, V_{OUTx} has infinite time to cross the V_{ONx} voltage. The REG_TMR is only active during the sequence up.

沣

If the REG_TMR is left floating and the V_{ONx} voltage is never crossed, the state machine will stay waiting indefinitely.

If active, the REG_TMR will monitor the time a V_{OUTx} takes to cross the V_{ONx} voltage once the ENx signal is forced high. In the case the REG_TMR is expired and V_{OUTx} has not crossed the V_{ONx} voltage, a reverse sequence down from the previously sequenced rail will be started as described in the State Machine section. \boxtimes 7-8 shows the REG_TMR active during sequence up, from the time ENx is forced high (V_{OUTx} starts rising). In this case, V_{OUTx} always crosses V_{ON} before the timer is expired. The REG_TMR resistor can be selected using \rightrightarrows 16. \boxtimes 7-10 shows the linear trend between the REG_TMR resistor and the regulation time allowed for the rail to be in regulation ($V_{OUTx} > V_{ONx}$).

$$R_{\text{DLY TMR}}(k\Omega) = \left[50.05 \times t_{\text{DLY TMR}}(ms)\right] - 2.369 \tag{16}$$

表 7-2 shows typical resistor values for different allowed regulation times.

表 7-2. Typical REG_TMR Resistors

| Allowed Regulation Time (ms) | R _{REG_TMR} (kΩ) |
|------------------------------|---------------------------|
| 0.264 | 10.5 |
| 12.4 | 619 |
| 23.63 | 1180 |




図 7-10. R_{REG TMR} vs t_{REG TMR} Across Full Oscillator Range

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



7.3.5 UP and DOWN

The UP and \overline{DOWN} pins are the inputs that initiate a sequence up or down. Both pins incorporate an accurate comparator with a threshold voltage of V_{TH_UP} = 599mV (for UP) and V_{TH_DOWN} = 498mV (for \overline{DOWN}) with an accuracy of ±3% for both inputs.

A fixed hysteresis of 100mV is incorporated in both comparators for noise stability. The edges on these pins are used to initiate the command as:

- · Rising edge on UP starts a sequence up.
- Falling edge on DOWN starts a sequence down.

The UP voltage is also used in the state machine as a latch method to prevent oscillations during a FAULT. In order to move away from the Fault state, the UP voltage has to be logic low. As UP is a comparator with 100 mV of hysteresis, depending on whether the V_{UP} have been previously above the V_{TH} UP, the logic low level is:

- V_{TH UP} ≤ 599mV (typ) if UP has not previously been above V_{TH UP}.
- V_{UP TH} (typically 600mV) 100mV ≤ 500mV (typ) if UP has previously crossed V_{UP TH}.

These inputs can be driven externally by a house-keeping controller or via a resistive divider connected to a voltage source.

As these inputs are edge sensitive, is important to have a stable input voltage (UVLO_{RISE} < V_{IN} < 14V) for at least 2.8ms ($t_{Start_up_delay}$) before sending the sequence up command. This is due to internal time constants in the device. During sequence down, it's important to maintain a stable input voltage until the SEQ_DONE flag is set low to allow all rails to be properly sequenced down.

As both the UP and $\overline{\text{DOWN}}$ pins have accurate undervoltage comparators, the user can program the voltage at which the system will automatically start the sequence up and down when monitoring a main power rail (V_{MAIN}) via a resistive divider. However, in this case it is important to make sure the rising and falling edge are sent when V_{IN} is stable, as mentioned before. A capacitor can be added from UP to GND to delay the signal when the slew rate at V_{MAIN} is fast.

Usually the designer knows the voltages at which it's desired to start the sequence up (referred to as V_{UP_IDEAL}) and down (referred to as $V_{\overline{DOWN}_IDEAL}$). With that information we can calculate the resistive divider values using \pm 17 and \pm 18. Usually the top resistor is fixed to a 10kΩ value.

$$R_{BOTTOM_UP} = R_{TOP_UP} \times \frac{V_{TH_UP}}{V_{UP\ IDEAL} - V_{TH\ UP}}$$
(17)

$$R_{BOTTOM_\overline{DOWN}} = R_{TOP_\overline{DOWN}} \times \frac{V_{TH_\overline{DOWN}}}{V_{\overline{DOWN_IDEAL}} - V_{TH_\overline{DOWN}}}$$
(18)

where:

- V_{TH UP}= 598mV (typical)
- V_{TH} DOWN= 498mV (typical)

Once the designer knows the actual (real) resistive divider values, $\not \equiv 19$ and $\not \equiv 20$ can be used to calculate the sequence up and down nominal voltages as:

$$V_{\text{UP_NOMINAL}} \left(V \right) = \left(1 + \frac{R_{\text{TOP_UP}}}{R_{\text{BOTTOM_UP}}} \right) \times V_{\text{TH_UP}}$$
 (19)

$$V_{\overline{DOWN}_NOMINAL} \left(V \right) = \left(1 + \frac{R_{\overline{TOP}_\overline{DOWN}}}{R_{\overline{BOTTOM}_\overline{DOWN}}} \right) \times V_{\overline{TH}_\overline{DOWN}}$$
 (20)

English Data Sheet: SNVSCE7



If desired, to select the capacitance (C_{DELAY}) for the UP pin we can use $\gtrsim 21$.

$$C_{\text{DELAY}}\left(F\right) > \frac{t_{\text{DELAY}}(s)}{R_{\text{TH}}\left(\Omega\right) \times \ln\left(-\frac{V_{\text{TH}}(V)}{V(t) - V_{\text{TH}}(V)}\right)}$$
(21)

where:

- t_{DELAY} (s) is the desired delay time in seconds (at least 2.8ms after $V_{IN} > UVLO_{RISE}$).
- R_{TH} is the Thévenin equivalent resistance. In this case the parallel between R_{TOP} and R_{BOTTOM} in ohms.

$$- R_{TH}\left(\Omega\right) = \frac{R_{TOP}\left(\Omega\right) \times R_{BOTTOM}(\Omega)}{R_{TOP}\left(\Omega\right) + R_{BOTTOM}(\Omega)}$$
(22)

• V_{TH} is the Thévenin equivalent voltage. In this case the voltage at V_{UP} during steady state operation in volts.

$$- V_{TH}\left(V\right) = \left(\frac{R_{BOTTOM}(\Omega)}{R_{TOP}(\Omega) + R_{BOTTOM}(\Omega)}\right) \times V_{MAIN}\left(V\right)$$
(23)

• V(t) is the voltage at UP (V_{UP}) which will start the sequence up. In this case 598mV ±3%, in volts.




図 7-11. Monitor a Main Rail to Automatically Start the Sequence UP and DOWN



7.3.6 FAULT

The $\overline{\text{FAULT}}$ pin is an open-drain output that the user can use to monitor if an internal fault has been induced by the state machine. Is recommended to pull this pin to the VLDO output via a $10\text{k}\Omega$ resistor. Another voltage source can be used if needed, but is important that this voltage is stable and greater than 1V at all times. The maximum voltage at this pin is 7V. For proper operation this voltage must be stable before attempting a sequence up/down and must never go below 1V during the device operation. The open-drain FET is forced low when the internal state machine of the sequencer detects a fault as described in State Machine .

7.3.7 State Machine

The TPS7H3014 incorporates a comprehensive state machine engine. Three possible outcomes are possible depending on the detected inputs states.

- 1. A reverse sequence down from previously deemed-good (forced high) ENx signals, is started if:
 - V_{OUTx} fails to reach the V_{ONx} voltage during sequence up within the time establish by the REG_TMR, when ENx is high.
 - Any V_{OUTx} crosses the V_{OFFx} after previously crossing the V_{ONx} and the V_{OUTx+1} has not yet crossed the V_{ONx+1}.
 - The users command a sequence down in the middle of a sequence up.
- 2. All outputs (ENx, SEQ DONE and PWRGD) are forced low if an out-of-order is detected, this means:
 - A previously deemed-good rail V_{OUTx} drops below V_{OFFx} when at least the V_{OUTx+1} is already in regulation (deemed-good).
 - Any V_{OUTx} > V_{ONx} when EN_x is not high. Valid only during sequence up.

注

It is typical in sequencers to set V_{ONx} as some percentage of the nominal voltage to be monitored (E.g. V_{ONx} = 0.8 × V_{OUTx}). There is a period of time during sequence down at which the $V_{OUTx} \ge V_{ONx}$. As the discharge rate of the rail (V_{OUTx}) is unknown to the TPS7H3014, this feature is only valid during sequence up.

- 3. A sequence up from previously forced low ENx signals, after the DLY_TMR is expired is started if:
 - The users command a sequence up in the middle of a sequence down.




図 7-12. TPS7H3014 State Machine Diagram



7.4 Daisy Chain

The TPS7H3014 incorporates four input channels to sequence/monitor up to four voltage rails. However, in the case where more than four channels are needed in the application, multiple devices can be daisy chained as needed. The daisy chain configuration is shown in $\boxed{2}$ 7-13. In this case, only two devices are shown, however multiple IC can be configured as needed by the application.




図 7-13. Daisy Chain Configuration



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS7H3014 is a radiation hardened 4-channel sequencer. It can be used to sequence FPGAs, ASICs, AFEs, and various power systems

8.2 Typical Application

8.2.1 Self Contained - Sequence UP and DOWN

In many modern systems (or sub-systems), multiple voltage rails are often needed (we refer to this as the power tree). Often these power trees have a specified sequencing up order and reverse sequence down needed to guarantee reliable system operation. Is not uncommon for these systems to also have timing specifications which cannot be infringed for correct operation. In this example, four voltage rails are sequenced and monitored via the ENx outputs and SENSEx inputs, respectively. Detailed design procedure and component selection is provided below. The design is summarized in \boxtimes 8-1.




図 8-1. Self Contained Sequence UP/DOWN Design for a Four Voltage Rail Power Tree

Copyright © 2024 Texas Instruments Incorporated



8.2.1.1 Design Requirements

This design requires voltage sequencing of four voltage rails. The nominal TPS7H3014 input voltage is 12V and the sequencer is set to start the sequence up and down automatically when the voltage reaches the desired target voltage levels. All the voltage regulators are powered by a nominal 5V voltage rail. The system housekeeping microcontroller can monitor a fault via the voltage at the FAULT pin, which is pulled-up to VLDO. The PWRGD is the flag to be connected to the non-maskable interrupt of the system if it exists, or monitored by the MCU to know the status of the power tree. The SEQ_DONE can also be monitored to know if the sequence up/down are completed. All design conditions are defined in $\frac{1}{8}$ 8-1.

表 8-1. Design Conditions

| PARAMETER | DESIGN REQUIREMENT | DESIGN RESULT |
|---|--|---|
| System nominal voltage | Monitor the 12V input voltage and start the sequence up when the voltage is greater than 10.7V (88%) for at least 3.7ms. When the voltage decrements below 6V (or 50%) a sequence down is started. | The TPS7H3014 can monitor a voltage and start a sequence up and down automatically via a resistive divider. The internal reference in UP and DOWN have an accuracy of 3%. For minimal error, it is recommended to use 0.1% tolerance resistors. |
| V _{OUT1} | 3.3V nominal with: V _{ON} = 90% and V _{OFF} = 10% | V _{ON} = 2.978V ±29.97mV V _{OFF} = 0.338V ±84.61mV Using 0.1% tolerance resistors |
| V _{OUT2} | 0.8V nominal with: V _{ON} = 90% and V _{OFF} = 10% | V _{ON} = 0.722V ±7.22 mV V _{OFF} = 0.081V ±20.54mV Using 0.1% tolerance resistors |
| V _{OUT3} | 1.5V nominal with: V _{ON} = 90% and V _{OFF} = 10% | V _{ON} = 1.343V ±13.47mV V _{OFF} = 0.145V ±38.35mV Using 0.1% tolerance resistors |
| V _{OUT4} | 0.88V nominal with: V _{ON} = 90% and V _{OFF} = 10% | V_{ON} = 0.793V ±7.93mV V_{OFF} = 0.087V ±22.6mV Using 0.1% tolerance resistors |
| ENx delay during sequence up and down | Delay of 0.268ms nominal | $R_{DLY_TMR} = 10.4k\Omega$ |
| Allowed time for a rail to reach the V _{ONx} | Allow 10.3ms (nominal) for the rail to reach the V _{ONx} | $R_{REG_TMR} = 511k\Omega$ |

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Input Power Supplies and Decoupling Capacitors

The TPS7H3014 has three input power supplies:

- 1. IN, the input supply to provide power to the TPS7H3014 IC. It is recommended to decouple this power supply with at least 1μ F as close to the pin as possible. In this application, V_{IN} = 12V.
- 2. PULL_UP1, which is the input supply to program the output voltage high (V_{OH}) of all the enable outputs (ENx). These outputs are connected to the regulator enable inputs to control the sequence up and down. It is recommended to decouple this power supply with at least 1µF as close to the pin as possible. In this application, the V_{PULL_UP1} = 3.3V. This is a typical voltage used in electronic systems and satisfies the logic inputs of most regulators in the market.
- 3. PULL_UP2, which is the input supply to program the output voltage high (V_{OH}) of PWRGD and SEQ_DONE outputs. These outputs are typically connected to the system controller (typically an FPGA or ASIC) and/or to the house-keeping controller. In daisy chain configurations, SEQ_DONE is connected to UP of subsequent TPS7H3014 I.C. as shown in ☑ 7-13. It is recommended to decouple this power supply with at least 1µF as close to the pin as possible. In this application, the V_{PULL_UP1} = 3.3V. This is a typical voltage of controller I/Os.

The TPS7H3014 also has two regulated voltage outputs that need to be decoupled for good electrical and radiation performance. These are:



- 1. REFCAP, the 1.2V reference, used internally in the device to generate all ratiometric voltage reference such as:
 - V_{TH} SENSEX
 - I_{HYS SENSEx}
 - V_{TH UP}
 - V_{TH} DOWN

Decouple this reference with a 470nF ceramic capacitor as close to the pin as possible. Do not load this pin externally.

- 2. VLDO, this is the output of the internal regulator used to provide power to the internal circuits on the TPS7H3014. Is recommended to decouple this regulator with at least 1µF as close to the pin as possible. The valid loading of this regulator is:
 - To turn-off channels 2-4 as needed.
 - To pull-up the FAULT open-drain output.

8.2.1.2.2 UP and DOWN Thresholds

In this application the UP and $\overline{\text{DOWN}}$ pins are used to monitored the input voltage supply of 12V. A sequence up is started when the rail voltage is greater than 10.7 (typ) and down when the voltage is lower than 6V (typ). As the TPS7H3014 has an internal time constant ($t_{Start_up_delay}$) of 2.8ms (max), a delay capacitor of 3.3µF is added to UP pin. This capacitor is added to introduce a delay in the UP pin when V_{IN} is rising. This capacitor adds a second condition to start the sequence up, if $V_{IN} \ge 10.7V$ (typ) for at least 2.8ms then the sequence up is commanded.

Fixing the upper resistor for the resistive divider in UP and $\overline{\text{DOWN}}$, we can calculate the bottom resistor per our design requirements. The upper resistor is fixed to $10\text{k}\Omega$ for both cases. Using the equations in \pm 17 and \pm 18, the bottom resistors for up and down are calculated as:

$$R_{BOTTOM_UP} = 10 \text{ k}\Omega \times \frac{0.598 \text{ V}}{10.7 \text{ V} - 0.589 \text{ V}} \cong 594 \Omega$$
 (24)

$$R_{\text{BOTTOM_DOWN}} = 10 \text{ k}\Omega \times \frac{0.498 \text{ V}}{6 \text{ V} - 0.498 \text{ V}} \cong 905 \Omega$$
 (25)

Now that the reference resistors are calculated, we can select the actual (or real) resistors. In this case 0.1% tolerance resistors are used to select the closest value as:

- $R_{BOTTOM\ UP} = 619\Omega$
- R_{BOTTOM} DOWN = 909Ω

With the actual resistor values, we can back-calculate the nominal voltage to start the sequence up and down using \pm 19 and \pm 20 as:

$$V_{UP_NOMINAL}(V) = \left(1 + \frac{10 \text{ k}\Omega}{619 \Omega}\right) \times 12 \text{ V} \cong 10.66 \text{ V}$$
 (26)

$$V_{\overline{DOWN}_NOMINAL}(V) = \left(1 + \frac{10 \text{ k}\Omega}{909 \Omega}\right) \times 12 \text{ V} \cong 5.97 \text{ V}$$
 (27)

The delay capacitor is calculated using 式 21, 式 22, and 式 23 as:

$$R_{TH}\left(\Omega\right) = \frac{10 \text{ k}\Omega \times 619 \Omega}{10 \text{ k}\Omega + 619 \Omega} = 582.9 \Omega \tag{28}$$

$$V_{TH}(\Omega) = \left(\frac{619 \Omega}{10 k\Omega + 619 \Omega}\right) \times 12 V = 0.7 V$$
 (29)

$$C_{\text{DELAY}}\left(F\right) \ge \frac{0.0028 \,\text{s}}{582.9 \,\Omega \times \ln\left(-\frac{0.7 \,\text{V}}{0.598 \,\text{V} - 0.7 \,\text{V}}\right)} = 2.49 \,\mu\text{F}$$
(30)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



The delay capacitor is selected as 3.3µF.

8.2.1.2.3 SENSEx Thresholds

The SENSEx inputs are used to monitor the voltage rails to be sequenced up and down. For this design the output voltages to be sequenced and monitored are:

- 1. $V_{OUT1} = 3.3V$
- 2. $V_{OUT2} = 0.8V$
- 3. $V_{OUT3} = 1.5V$
- 4. $V_{OUT4} = 0.88V$

The V_{ON} and V_{OFF} are selected to be 90% and 10% of the nominal voltage rail, for all the rails. Using $\stackrel{\prec}{\rightrightarrows}$ 13 and $\stackrel{\prec}{\rightrightarrows}$ 14 we can calculate the top and bottom reference resistors and select the closest resistor values using 0.1% resistor values. $\stackrel{\prec}{\rightleftarrows}$ 8-2 shows the reference (or calculated) top and bottom resistors. $\stackrel{\prec}{\rightleftarrows}$ 8-3 shows the selected resistors for the application.

表 8-2. SENSEx Reference Nominal Resistors

| Channel # | V _{ON} (V) | V _{OFF} (V) | $R_{TOP} (k\Omega)^{(1)}$ | R _{BOTTOM} (kΩ) ⁽¹⁾ |
|-----------|---------------------|----------------------|---------------------------|---|
| 1 | 2.970 | 0.330 | 110.0 | 27.8 |
| 2 | 1.350 | 0.150 | 50.0 | 39.9 |
| 3 | 0.720 | 0.080 | 26.7 | 132.0 |
| 4 | 0.792 | 0.088 | 29.3 | 91.0 |

(1) Values are rounded to one decimal place.

An example of how the top and bottom resistors for channel 1 (or SENSE1) were calculated are shown below:

$$\frac{2.970 \text{ V} - 0.330 \text{ V}}{24 \,\mu\text{A}} = 110 \,\text{k}\Omega \tag{31}$$

$$\frac{110 \text{ k}\Omega \times 0.599 \text{ V}}{2.970 \text{ V} - 0.599 \text{ V}} = 39.88 \text{ k}\Omega$$
 (32)

表 8-3. SENSEx Selected Resistors Using 0.1 % Tolerance Resistors

| Channel # | R _{TOP} (kΩ) | R _{BOTTOM} (kΩ) |
|-----------|-----------------------|--------------------------|
| 1 | 110 | 27.7 |
| 2 | 49.9 | 40.2 |
| 3 | 26.7 | 130 |
| 4 | 29.4 | 90.9 |

Now that the actual resistors are known, we can calculate the actual on and off nominal voltages and the error voltages by using \pm 1, \pm 2, \pm 3, \pm 6, \pm 7, and \pm 12. Using the errors, we can calculate the upper and lower voltages and normalize the values with respect to the nominal output voltage.

表 8-4. V_{ON} Nominal Values With Statistics in Volts and Percentage

| Channel # | V _{ON_NOMINAL} (V) ⁽¹⁾ | V _{ON_NOMINAL} (%) ⁽¹⁾ (4) | V _{ON_ERROR} (mV) ⁽¹⁾ | V _{ON_LSL} (V) ⁽¹⁾ | V _{ON_LSL} (%) ⁽¹⁾ | V _{ON_USL} (V) ⁽¹⁾ | V _{ON_USL} (%) ⁽¹⁾ |
|-----------|--|--|---|--|--|--|--|
| 1 | 2.978 | 90.232 | 29.966 | 2.948 | 89.325 | 3.008 | 91.141 |
| 2 | 1.343 | 89.502 | 13.466 | 1.329 | 88.605 | 1.356 | 90.400 |
| 3 | 0.722 | 90.253 | 7.222 | 0.715 | 89.350 | 0.729 | 91.156 |
| 4 | 0.793 | 90.084 | 7.932 | 0.785 | 89.182 | 0.801 | 90.985 |

- (1) Values are rounded to three decimal places.
- (2) LSL stands for lower specification limit or the min.
- (3) USL stands for upper specification limit or the max.
- (4) Values are normalized to the nominal output voltage for that rail.

English Data Sheet: SNVSCE7



表 8-5. V_{OFF} Nominal Values with Statistics in Volts and Percentage

| Channel # | V _{OFF_NOMINAL} (V) ⁽¹⁾ | V _{OFF_NOMINAL} (%) ⁽¹⁾ (4) | V _{OFF_ERROR} (mV) ⁽¹⁾ | V _{OFF_LSL} (V) ⁽¹⁾ | V _{OFF_LSL} (%) ⁽¹⁾ | V _{OFF_USL} (V) ⁽¹⁾ | V _{OFF_USL} (%) ⁽¹⁾ (3) (4) |
|-----------|---|---|--|---|---|---|---|
| 1 | 0.338 | 10.233 | 84.613 | 0.253 | 7.669 | 0.422 | 12.797 |
| 2 | 0.145 | 9.662 | 38.354 | 0.107 | 7.105 | 0.183 | 12.219 |
| 3 | 0.081 | 10.153 | 20.535 | 0.061 | 7.586 | 0.102 | 12.720 |
| 4 | 0.087 | 9.902 | 22.604 | 0.065 | 7.333 | 0.110 | 12.470 |

- Values are rounded to three decimal places. (1)
- (2) LSL stands for lower specification limit.
- USL stands for upper specification limit.
- (3) (4) Values are normalized to the nominal output voltage for that rail.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



8.2.1.3 Application Curves




図 8-2. V_{IN} vs Time During Sequence UP




図 8-3. EN1 and V_{OUT1} vs Time During Sequence UP




図 8-4. EN2 and V_{OUT2} vs Time During Sequence UP




図 8-5. EN3 and V_{OUT3} vs Time During Sequence UP




図 8-6. EN4 and V_{OUT4} vs Time During Sequence UP




図 8-7. PWRGD and SEQ_DONE vs Time During Sequence UP

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

41






図 8-8. V_{IN} vs Time During Sequence DOWN




図 8-9. PWRGD and SEQ_DONE vs Time During Sequence DOWN




図 8-10. EN4 and V_{OUT4} vs Time During Sequence DOWN




図 8-11. EN3 and V_{OUT3} vs Time During Sequence DOWN





図 8-12. EN2 and V_{OUT2} vs Time During Sequence DOWN



 ${\color{orange} oxed{\boxtimes}}$ 8-13. EN1 and ${\color{orange} V_{OUT1}}$ vs Time During Sequence DOWN

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



8.3 Power Supply Recommendations

The TPS7H3014 is designed to operate from an input supply (V_{IN}) with a voltage range between 3V to 14V. It is recommended to add at least one 1 μ F ceramic capacitor from V_{IN} to GND as close to the pin as possible.

The PULL_UP1 and PULL_UP2 are also considered power inputs in this case for the push-pull outputs. The voltage range on these inputs are 1.6V to 7V. For these inputs, it is also recommend to add at least one 1μ F ceramic capacitor from PULL_UP1 to GND and from PULL_UP2 to GND. This capacitor must be placed as close to the pins as possible.

8.4 Layout

8.4.1 Layout Guidelines

- Make sure that the connection to the V_{IN} pin is low impedance. Place a greater than 1μF ceramic capacitor as near as possible to the V_{IN} pin.
- Make sure that the connection to the V_{PULL_UP1} and V_{PULL_UP2} pins are low impedance. Place a greater than 1μF ceramic capacitor as near as possible to the pins.
- If needed, place a small capacitor between the SENSEx pins and GND to reduce the sensitivity to transient voltages on the monitored signal.

8.4.2 Layout Example




図 8-14. Printed Circuit Board Layout Example: Top Layer






図 8-15. Printed Circuit Board Layout Example: Bottom Layer




図 8-16. Printed Circuit Board Layout Example: Top Layer 3D View






図 8-17. Printed Circuit Board Layout Example: Bottom Layer 3D View



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

The following related documents are available for download at www.ti.com:

TPS7H3014EVM-CVAL EVM User Guide, SLVUCT9

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| DATE | REVISION | NOTES |
|--------------|----------|-----------------|
| January 2024 | * | Initial Release |

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS7H3014-SP*




HFT0022A



PACKAGE OUTLINE

CFP - 2.428mm max height

CERAMIC FLATPACK



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- This drawing is subject to change without notice.
 This package is hermetically sealed with a metal lid. The lid is not connected to any lead.
- The leads are gold plated.
 Metal lid is connected to backside metalization






EXAMPLE BOARD LAYOUT

HFT0022A

CFP - 2.428mm max height

CERAMIC FLATPACK





重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 24-Jan-2024

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------|-------------------------------|---------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| PTPS7H3014HFT/EM | ACTIVE | CFP | HFT | 22 | 1 | TBD | Call TI | Call TI | 25 to 25 | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



CERAMIC FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. This package is hermetically sealed with a metal lid. The lid is not connected to any lead.

- 4. The leads are gold plated.
- 5. Metal lid is connected to backside metalization



CERAMIC FLATPACK



| | | REVISION | ONS | | | | |
|-----|-------------------------------------|----------|------|---------|------------|---------------|-----------------|
| REV | | | | ECR | DATE | ENGINEER / | |
| Α | RELEASE NEW DRAWING | | | 2186323 | 03/13/2020 | R. RAZAK / Al | |
| В | ADD LAND PATTERN VIEW / SHEET | | | 2190485 | 10/22/2020 | R. RAZAK / AI | |
| С | UPDATE TOTAL LEAD LENGTH TO 27± 0.5 | | : | 2192775 | 01/28/2021 | R. RAZAK / Al | NIS FAUZI |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | SCALE S | SIZE | | 400E70 | 24 | REV PAGE 4 OF 4 |
| | | | A | | 422579 | ا ك | 4 of 4 |

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated