

TPS92630-Q1 3チャンネル・リニアLEDドライバ、アナログおよびPWM調光機能付き

1 特長

- 車載アプリケーション用に認定済み
- 下記内容でAEC-Q100認定済み:
 - デバイス温度グレード1: 動作時周囲温度範囲 $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$
 - デバイスHBM ESD分類レベルH2
 - デバイスCDM ESD分類レベルC3B
- アナログおよびPWM調光機能を持つ3チャンネルのLEDドライバ
- 広い入力電圧範囲: $5\text{V} \sim 40\text{V}$
- 基準抵抗を使用して定出力電流を調整可能
 - 最大電流: チャンネルごとに 150mA
 - 並列動作モードでの最大電流: 450mA
 - 精度: チャンネルごとに $\pm 1.5\%$ ($I_{\text{IOUTX}} > 30\text{mA}$ のとき)
 - 精度: デバイスごとに $\pm 2.5\%$ ($I_{\text{IOUTX}} > 30\text{mA}$ のとき)
- 複数のICまたは単一ICの複数チャンネルを使用した並列出力によってさらに高い電流を供給可能
- 低いドロップアウト電圧
 - 最大ドロップアウト: 60mA でチャンネルごとに 400mV
 - 最大ドロップアウト: 150mA でチャンネルごとに 0.9V
- チャンネルごとに独立したPWM調光
- グリッチ除去タイマを備えたオープン/短絡LED検出
- チャンネルごとのLEDストリング電圧帰還による単一LEDの短絡検出
- 単一LED短絡障害専用の独立したフォルト・ピン

- オープン、短絡、サーマル・シャットダウンの障害通知用のフォルト・ピンに15までのデバイスを並列にバス接続可能
- 入力電圧の dV/dt が低い場合(0.5V/min)にも問題なく対応
- 動作時の接合部温度範囲: $-40^{\circ}\text{C} \sim 150^{\circ}\text{C}$
- パッケージ: 放熱特性の優れた16ピンPWPパッケージ(HTSSOP)

2 アプリケーション

次のような車載用LED照明アプリケーション

- 昼間走行灯
- 車幅灯
- フォグランプ
- 尾灯
- ストップ/テールランプ
- 室内照明

3 概要


TPS92630-Q1デバイスは、アナログおよびPWM調光制御を備えた3チャンネル・リニアLEDドライバです。完全な診断機能および内蔵保護機能により、中電力範囲までの可変輝度LED照明アプリケーションに最適な選択肢となります。

製品情報⁽¹⁾

型番	パッケージ(ピン)	本体サイズ(公称)
TPS92630-Q1	HTSSOP (16)	4.40mm×5.00mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

代表的なアプリケーションの回路図



目次

1	特長	1	9.2	Functional Block Diagram	14
2	アプリケーション	1	9.3	Feature Description	14
3	概要	1	9.4	Device Functional Modes	22
4	改訂履歴	2	10	Applications and Implementation	24
5	概要(続き)	4	10.1	Application Information	24
6	Pin Configuration and Functions	4	10.2	Typical Applications	24
7	Specifications	6	11	Power Supply Recommendations	32
7.1	Absolute Maximum Ratings	6	12	Layout	33
7.2	ESD Ratings	6	12.1	Layout Guidelines	33
7.3	Recommended Operating Conditions	6	12.2	Layout Example	33
7.4	Thermal Information	6	13	デバイスおよびドキュメントのサポート	34
7.5	Electrical Characteristics	7	13.1	ドキュメントのサポート	34
7.6	Timing Requirements	9	13.2	ドキュメントの更新通知を受け取る方法	34
7.7	Typical Characteristics	10	13.3	コミュニティ・リソース	34
8	Parameter Measurement Information	13	13.4	商標	34
9	Detailed Description	14	13.5	静電気放電に関する注意事項	34
9.1	Overview	14	13.6	Glossary	34
			14	メカニカル、パッケージ、および注文情報	34

4 改訂履歴

Revision D (January 2018) から Revision E に変更

Page

• 「代表的なアプリケーションの回路図」で出力にコンデンサを追加	1
• Changed V_{IH} and V_{IL} logic-level values for the PWMx pins	7
• Changed parameter description for $I_{(pullup)}$ from strong to weak pullup current	8
• Added capacitors to the outputs on Figure 26	24
• Added the <i>Input and Output Capacitors</i> section	25
• Added capacitors to the outputs on Figure 28	26
• Added the <i>Input and Output Capacitors</i> section	27
• Added capacitors to the outputs on Figure 29	28
• Added the <i>Input and Output Capacitors</i> section	29
• Added capacitors to the outputs on Figure 30	30
• Added the <i>Input and Output Capacitors</i>	31
• Added capacitors to the outputs on Figure 31	31
• Added the <i>Input and Output Capacitors</i> section	32

Revision C (November 2017) から Revision D に変更

Page

• Changed pinout diagram	4
• Changed text for the <i>Thermal pad</i> row in the DESCRIPTON column	5

Revision B (January 2015) から Revision C に変更

Page

• TPS92630-Q1の型番をページ・ヘッダから削除	1
• データシート・タイトルのTPS9263x-Q1をTPS92630-Q1に変更	1
• 「2つのオプション」項目を特長のリストから削除	1
• TPS92631-Q1デバイスを製品情報の表から削除	1
• Changed pinout diagram	4

• Deleted the COMMENT column and moved the comment text to the DESCRIPTION column.....	4
• Added a row for thermal pad information	5
• Deleted specifications pertaining to the TPS92631-Q1 device	8
• Changed figure reference in the <i>FAULT</i> Diagnostics section to Figure 19	15
• ドキュメントの更新通知を受け取る方法 および コミュニティ・リソースのセクションを追加	34

Revision A (December 2014) から Revision B に変更
Page

• Changed pin numbers for IOUT1 and IOUT3 in <i>Pin Functions</i> table	4
---	---

2014年2月発行のものから更新
Page

• Changed pin numbers and comments in <i>Pin Functions</i> table for pins 14 and 16	4
• Changed the <i>Handling Ratings</i> table to <i>ESD Ratings</i> and moved storage temperature to the <i>Absolute Maximum Ratings</i> table	6
• Changed the MAX value for the EN internal pulldown parameter from 2.5 to 5 μ A in the <i>Electrical Characteristics</i> table	7
• Added MAX value for $T_{(shutdown)}$	8
• Changed Figure 24	22
• Changed Figure 25	22
• Changed voltage on pullup resistor from 3 V to 3.3 V	22
• Changed board layout diagram	33

5 概要(続き)


このデバイスの設計は、その電力容量の範囲内で単一または複数のストリングとして構成されたLEDを駆動するのに適しています。1つのデバイスで最大3つのストリング(各ストリングに1～3個のLED)を駆動でき、1チャンネルあたりの合計電流は最大150mAです。出力を並列に接続することで、さらに高い電流駆動能力(最大450mA)を実現できます。

複数ストリングのアプリケーションでは、LEDストリングをカソード・コモンで接続できるという利点があります。そのため、(ローサイド電流センスのシステムのように) LEDストリングごとに1本のリターン線を設ける代わりに、アプリケーション全体で1本のリターン線だけで済みます。

単一LEDの短絡コンパレータにより、短絡障害が発生した単一のLEDを検出できます。障害出力では、複数デバイス間のバス接続トポロジをサポートできます。

内蔵の温度監視機能により、デバイスの接合部温度がスレッシュホルドを超えた場合に、LEDの駆動電流を低減します。温度スレッシュホルドは、外付け抵抗を使用してプログラミングできます。TEMPピンをグラウンドに接続すると、温度電流監視機能をディスエーブルにできます。出荷時設定オプションとして、接合部温度のアナログ電圧出力も用意されています。

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	2	I	Enable and shut down
FAULT	6	I/O	Fault pin. Leave floating if not used.
FAULT_S	7	I/O	Single-LED short fault. Leave floating if not used.
GND	10	—	Ground
IOUT1	16	O	Current output pin. Connect to VSNS1 if not used.
IOUT2	15	O	Current output pin. Connect to VSNS2 if not used.
IOUT3	14	O	Current output pin. Connect to VSNS3 if not used.
PWM1	3	I	PWM input and channel ON or OFF. Tie to GND if this channel is not used.
PWM2	4	I	PWM input and channel ON or OFF. Tie to GND if this channel is not used.
PWM3	5	I	PWM input and channel ON or OFF. Tie to GND if this channel is not used.
REF	9	O	Reference resistor pin for normal current setting
TEMP	8	I/O	Temperature foldback threshold program. Tie to GND if not used.

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
VIN	1	—	Input pin – VBAT supply
VSNS1	11	I	String voltage sense. Connect to IOUT1 if not used.
VSNS2	12	I	String voltage sense. Connect to IOUT2 if not used.
VSNS3	13	I	String voltage sense. Connect to IOUT3 if not used.
Thermal pad	—	—	Connect to GND

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
VIN, IOUTx, PWMx, EN, VSNSx	Unregulated input ⁽²⁾ ⁽³⁾ ⁽⁴⁾	−0.3	45	V
FAULT, FAULT_S	See ⁽²⁾	−0.3	22	V
Others	See ⁽²⁾	−0.3	7	V
Virtual junction temperature, T _J		−40	150	°C
Operating ambient temperature, T _A		−40	125	°C
Storage temperature, T _{stg}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND.
- (3) Absolute maximum voltage 45 V for 200 ms
- (4) V_{IOUTx} must be less than V_{VIN} + 0.3 V

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	Charged-device model (CDM), per AEC Q100-011	±750	
	Other pins	±500	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
VIN		5	40	V
PWMx, EN, VSNSx		0	40	V
FAULT, FAULT_S		0	20	V
Others		0	5	V
T _J	Operating junction temperature range	−40	150	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS92630-Q1	UNIT
		PWP (HTSSOP)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	41.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	29.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	24	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	23.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.4	°C/W

- (1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).
- (2) The thermal data is based on JEDEC standard high-K profile – JESD 51-7. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.

7.5 Electrical Characteristics

 $V_{(VIN)} = 14\text{ V}$, $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE AND CURRENT (VIN)						
V _I	Input voltage		5		40	V
I _(quiescent)	Quiescent current	All PWMx = high, I _(IOUTx) = 100 mA, Not including I _{ref}	0.5	0.6	0.85	mA
I _{O(sd)}	Shutdown current	V _(EN) = 0 V			10	μA
I _(fault)	Shutdown current in fault mode (device to GND)	PWM = EN = high, $\overline{\text{FAULT}}$ = low, V _(VIN) = 5 V–40 V, I = 100 mA	0.5	0.6	0.85	mA
	Shutdown current in fault mode (from V _(VIN))	PWM = EN = high, $\overline{\text{FAULT}}$ = low, V _(VIN) = 5 V–40 V, I = 100 mA			2	
PWMx AND EN						
V _{IL(EN)}	Logic input, low level	IOUTx disabled	0		0.7	V
V _{IH(EN)}	Logic input, high level	IOUTx enabled	2			V
I _(EN-pd)	EN internal pulldown	V _(EN) = 0 V to 40 V	0.35		5	μA
V _{IL(PWMx)}	Logic input, low level	IOUTx disabled	1.135	1.195	1.255	V
V _{IH(PWMx)}	Logic input, high level	IOUTx enabled	1.161	1.222	1.283	V
V _{hys(PWM)}	Hysteresis			44		mV
I _(PWM-pd)	PWMx internal pulldown current	V _(PWMx) = 40 V	100	180	250	nA
CURRENT REGULATION (IOUTx)						
I _(IOUTx)	Regulated output current range	Each channel	10		150	mA
		Three channels in parallel mode	30		450	
ΔI _{O(channel)}	Channel accuracy	10 mA < I _(IOUTx) < 30 mA, V _(VIN) = 5 V–40 V Channel accuracy = $\frac{I_{(IOUTx)} - I_{(avg)}}{I_{(avg)}}$ (1)	–3%		3%	
		30 mA ≤ I _(IOUTx) < 150 mA, Vin = 5 V–40 V Channel accuracy = $\frac{I_{(IOUTx)} - I_{(avg)}}{I_{(avg)}}$ (1)	–1.5%		1.5%	
ΔI _{O(device)}	Device accuracy	10 mA < I _(IOUTx) < 30 mA, V _(VIN) = 5 V to 20 V ⁽²⁾ Device accuracy = $\frac{I_{(IOUTx)} - I_{(setting)}}{I_{(setting)}}$ (3)	–4%		4%	
		30 mA ≤ I _{OUT} < 150 mA, V _(VIN) = 5 V to 20 V ⁽²⁾ Device accuracy = $\frac{I_{(IOUTx)} - I_{(setting)}}{I_{(setting)}}$ (3)	–2.5%		2.5%	
V _{ref}	Reference voltage		1.198	1.222	1.246	V
K _(I)	Ratio of I _(IOUTx) to reference current			100		
V _(DROP)	Dropout voltage	At 150 mA load per channel		0.6	0.9	V
		At 60 mA load per channel		0.24	0.4	
SR	Current rise and fall slew rates	Current rising from 10% to 90% or falling from 90% to 10% at I _(IOUTx) = 60 mA. ⁽⁴⁾	4	8	15	mA/μs
		Current rising from 10% to 90% or falling from 90% to 10% at I _(IOUTx) = 150 mA. ⁽⁴⁾	7	14	25	mA/μs

(1) $I_{(AVG)} = [I_{(IOUT1)} + I_{(IOUT2)} + I_{(IOUT3)}] / 3$

(2) For $V_{(VIN)}$ voltages higher than 20 V, see Figure 2 and Figure 3.

(3) $I_{(setting)}$ is the target current set by R_{ref} .

(4) See Figure 17 for the load model for the slew-rate test and delay-time test.

Electrical Characteristics (continued)

 $V_{(VIN)} = 14\text{ V}$, $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise stated)







PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
FAULT ($\overline{\text{FAULT}}$)						
V_{IL}	Logic input low threshold				0.7	V
V_{IH}	Logic input high threshold		2			V
V_{OL}	Logic output low level	Tested with 500- μA external pullup			0.7	V
V_{OH}	Logic output high level	Tested with 1- μA external pulldown	2			V
$I_{(\text{pulldown})}$	Strong pulldown current		500	750	1000	μA
$I_{(\text{pullup})}$	Weak pullup current		4	8	16	μA
COMPARATOR (V_{SNSx})						
$V_{(V_{SNSx})}$	Internal comparator reference (for short circuit detection)	$V_{(VIN)} > V_{(th)}$	1.198	1.222	1.246	V
I_{lkq}	Leakage current	$V_{(V_{SNSx})} = 3\text{ V}$			500	nA
$V_{(th)}$	Voltage at which the chip enables the single-short alarm function	Single-short detection enabled	8		9	V
	$V_{(th)}$ hysteresis			145		mV
PROTECTION						
$V_{(OLV)}$	Open-load detection voltage	$V_{(OLV)} = V_{(VIN)} - V_{(IOUTx)}$	50	100	150	mV
$V_{(OL-hys)}$	Open-load detection hysteresis		100	200	300	mV
$V_{(SV)}$	Short-detection voltage		0.846	0.89	0.935	V
	Short-detection hysteresis		318	335	352	mV
	Short-detection deglitch		1	2	3	ms
		During PWM, count the number of continuous cycles when $V_{(IOUTx)} < V_{(SV)}$	7		8	Cycles
$R_{(REF_open)}$	REF pin resistor open detection	$\overline{\text{FAULT}}$ goes low	15	23	57	k Ω
$R_{(REF_short)}$	REF pin resistor short detection	$\overline{\text{FAULT}}$ goes low	350	470	800	Ω
THERMAL MONITOR						
$T_{(\text{shutdown})}$	Thermal shutdown		155	170	170	$^{\circ}\text{C}$
$T_{(\text{hys})}$	Thermal shutdown hysteresis			15		$^{\circ}\text{C}$
$T_{(th)}$	Thermal foldback activation temperature	90% of $I_{(IOUTx)}$ normal (TEMP pin floating)	95	110	125	$^{\circ}\text{C}$
$I_{(TFCmin)}$	Minimum foldback current		40%	50%	60%	
$V_{(T-disable)}$	Thermal-foldback-function disable voltage			0	0.2	V

7.6 Timing Requirements

			MIN	NOM	MAX	UNIT
$t_{\text{(startup)}}$	Start-up time	$V_{\text{(VIN)}} > 5 \text{ V}$, $I_{\text{(IOUTx)}} = 50\%$, $I_{\text{(setting)}} = 60 \text{ mA}$ ⁽¹⁾			200	μs
$t_{\text{d(on)}}$	Delay time between PWM rising edge to 10% of $I_{\text{(IOUTx)}}$	Two LEDs in series, 10-k Ω resistor in parallel		14	30	μs
$t_{\text{d(off)}}$	Delay time between PWM falling edge to 90% of $I_{\text{(IOUTx)}}$	Two LEDs in series, 10-k Ω resistor in parallel		25	45	μs
	Single-short detection deglitch		1	2	3	ms
		During PWM, count the number of continuous cycles when $V_{\text{(VSNSx)}} < 1.24 \text{ V}$	7		8	Cycles
	Open-load detection deglitch		1	2	3	ms
		During PWM, count the number of continuous cycles when $V_{\text{(VIN)}} - V_{\text{(IOUTx)}} < V_{\text{(OLV)}}$	7		8	Cycles
	Short-detection deglitch		1	2	3	ms
		During PWM, count the number of continuous cycles when $V_{\text{(IOUTx)}} < V_{\text{(SV)}}$	7		8	Cycles

(1) Start-up is considered complete when $I_{\text{(setting)}}$ increases to 30 mA.

7.7 Typical Characteristics



Typical Characteristics (continued)




Figure 7. Output Current vs Ambient Temperature




Figure 8. Reference Voltage vs Junction Temperature With Thermal Foldback




Figure 9. PWM Dimming




Figure 10. PWM Dimming




Figure 11. PWM Dimming




Figure 12. PWM Dimming

Typical Characteristics (continued)




Figure 13. PWM Dimming




Figure 14. PWM Dimming




Figure 15. Fast Power-Up Waveform




Figure 16. Slow Power-Up Waveform

8 Parameter Measurement Information




Figure 17. Load Model for Slew-Rate and Delay-Time Tests

9 Detailed Description


9.1 Overview

The TPS92630-Q1 device is a three-channel constant-current regulator with individual PWM dimming, designed for high brightness red or white LEDs in automotive lighting applications. Each channel has up to 150-mA current capability, giving a combined 450-mA current capability when paralleled. The device provides excellent current matching between channels and devices. A high-side current source allows LED common-cathode connections. The advanced control loop allows high accuracy between channels, even when different numbers of LEDs are connected on the output. Use of a separate PWM channel dims or disables each channel.

The TPS92630-Q1 device monitors fault conditions on the output and reports its status on the $\overline{\text{FAULT}}$ and $\overline{\text{FAULT_S}}$ pins. It features single-short-LED detection, output short-to-ground detection, open-load detection, and thermal shutdown. Two separate fault pins allow maximum flexibility of fault-mode reporting to the MCU in case of an error. In case there is no MCU, one can connect multiple TPS92630-Q1 devices in a bus mode.

Integrated thermal foldback protects the devices from thermal shutdown by reducing the output current linearly when reaching a preset threshold. Use an external resistor to program the temperature foldback threshold. Tying the TEMP pin to ground disables this function.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Constant LED-Current Setting

Control of the three LED output channels is through separate linear current regulators. A common external resistor sets the current in each channel. The device also features two current levels with external circuitry, intended for stop- and tail-light applications.

See [Equation 1](#) on how to set the current:

Feature Description (continued)

$$\begin{aligned}
 I_{(IOUTx)} &= \frac{V_{ref} \times K_{(I)}}{R_{(REF)}} \\
 R_{(REF)} &= \frac{V_{ref} \times K_{(I)}}{I_{(IOUTx)}}
 \end{aligned}
 \tag{1}$$

9.3.2 PWM Control

The device features a separate PWM dimming control pin for each output channel. PWM inputs also function as shutdown pin when an output is unused. Tying PWM to ground disables the corresponding output. The PWM signal has a precise threshold, which one can use to define the start-up voltage of LED as an undervoltage-lockout (UVLO) function with the divider resistor from the VIN pin.

9.3.3 FAULT Diagnostics

The TPS92630-Q1 device has two fault pins, $\overline{\text{FAULT}}$ and $\overline{\text{FAULT_S}}$. $\overline{\text{FAULT_S}}$ is a dedicated fault pin for single-LED short failure and $\overline{\text{FAULT}}$ is for general faults, that is, short, open, and thermal shutdown. The dual pins allow maximum flexibility based on all requirements and application conditions.

The device fault pins can be connected to an MCU for fault reporting. Both fault pins are open-drain transistors with a weak internal pullup. See [Figure 19](#).

Feature Description (continued)




Figure 18. Detailed Timing Diagram

In case there is no MCU, one can connect up to 15 TPS92630-Q1 $\overline{\text{FAULT}}$ and $\overline{\text{FAULT_S}}$ pins together. When one or more devices have errors, the respective $\overline{\text{FAULT}}$ pins go low, pulling the connected $\overline{\text{FAULT}}$ bus down and shutting down all device outputs. [Figure 19](#) shows the fault-line bus connection.

Feature Description (continued)




Figure 19. Fault-Line Bus Connection

The device releases the FAULT bus when external circuitry pulls the $\overline{\text{FAULT}}$ pin high, on toggling of the EN pin, or on a power cycle of the device. In case there is no MCU, only a power cycle clears the fault. See [Figure 20](#).

Feature Description (continued)




Figure 20. Detailed Timing Diagram

The following faults result in the $\overline{\text{FAULT}}$ or $\overline{\text{FAULT_S}}$ pin going low: thermal shutdown, open load, output short circuit, single LED short, and REF open or shorted. For thermal shutdown or LED open, release of the $\overline{\text{FAULT}}$ pin occurs when the thermal-shutdown or LED-open condition no longer exists. For other faults, the $\overline{\text{FAULT}}$ and $\overline{\text{FAULT_S}}$ pins stay low even if the condition does not exist. Clearing the faults requires a power cycle of the device.

Feature Description (continued)

9.3.4 Short-Circuit Detection

The device includes three internal comparators for LED forward-voltage measurement. With external resistor dividers, the device compares total LED forward voltage with the internal reference voltage. This feature enables the detection of one or more shorted LEDs. Any LED cathode or IOUTx pin shorted to ground results in a short-circuit condition. The external resistor dividers control the detection-threshold-voltage setting.

Figure 21 illustrates different short-circuit conditions.




Figure 21. Short-Circuit Conditions

A short in one or more LEDs in a string (A and B as illustrated) registers as only a single-LED short when $V_{(VIN)} > 9\text{ V}$.

- The device reports the failure to the MCU. The faulted channel continues sourcing current until the MCU takes actions to turn off channels through the EN or PWMx pin.
- No MCU: with $\overline{\text{FAULT_S}}$ floating, no action results. With $\overline{\text{FAULT_S}}$ tied to $\overline{\text{FAULT}}$, all output channels shut down together.

When an entire string of LEDs is shorted (C as illustrated), the device pulls $\overline{\text{FAULT}}$ low to shut down all channels. With the $\overline{\text{FAULT}}$ pin tied high, only the faulted channel turns off.

- $V_{F(\text{max})}$ – maximum forward voltage of LED used
- $V_{F(\text{min})}$ – minimum forward voltage of LED used
- N – Number of LEDs used in a string
- R – resistor divider ratio
- $V_{(VSNSx)}$ – internal reference voltage of comparators

When selecting R, observe the following relationship to avoid false triggering.

$$R = (R_{xa} + R_{xb}) / R_{xb} \quad (2)$$

$$(N - 1) \times V_{F(\text{max})} < V_{(VSNSx)} \times R < N \times V_{F(\text{min})} \quad (3)$$

Feature Description (continued)




Figure 22. Single-LED Short-Trigger Calculation

9.3.5 Open-Load Detection

Detection of an open-load condition occurs when the voltage across the channel, $V_{(VIN)} - V_{(IOUTX)}$, is less than the open-load detection voltage, $V_{(OLV)}$. When this condition is present for more than the open-load-detection deglitch (2 ms when PWM is 100% on or one PWM on-time is more than 2 ms, or seven continuous PMW duty cycles when in PWM dimming mode), the $\overline{\text{FAULT}}$ pin goes low, keeping the open channel on and turning the other channel off. With the $\overline{\text{FAULT}}$ pin tied high, all channels remain turned on. The channel recovers on removal of the open condition. Note that the device can detect an open load if the sum of the forward voltages of the LEDs in a string is close to or greater than the supply voltage on VIN.

Table 1. Fault Table^{(1) (2)}

FAILURE MODE	JUDGMENT CONDITION			DIAGNOSTIC OUTPUT PINS	ACTION	$\overline{\text{FAULT}}$ AND $\overline{\text{FAULT_S}}$ ⁽³⁾	DEVICE REACTION	FAILURE REMOVED	SELF-CLEARING
	DETECTION VIN VOLTAGE	CHANNEL STATUS	DETECTION MECHANISM						
Short circuit: 1 or several LED strings	$V_{(VIN)} > 5\text{ V}$	ON	$V_{(IOUTX)} < 0.9\text{ V}$	$\overline{\text{FAULT}}$	Pulled low	Externally pulled high	Failing strings turned off, other channels on	Toggle EN, power cycle	No
						Floating	All strings turned OFF	Toggle EN, power cycle	
Single-LED short circuit: 1 or several LED strings	$V_{(VIN)} > 9\text{ V}$	ON	$V_{(VSNsx)} < 1.222\text{ V}$	$\overline{\text{FAULT_S}}$	Pulled low	Externally pulled high	All strings stay ON	Toggle EN, power cycle	No
						Floating	All strings stay ON	Toggle EN, power cycle	
Open load: 1 or several LED strings	$V_{(VIN)} > 5\text{ V}$	ON	$V_{(VIN)} - V_{(IOUTX)} < 100\text{ mV}$	$\overline{\text{FAULT}}$	Pulled low	Externally pulled high	All strings stay ON		Yes
						Floating	Failing string stays ON, other channels turned OFF		
Short to battery: 1 or several LED strings	$V_{(VIN)} > 5\text{ V}$	ON or OFF	$V_{(VIN)} - V_{(IOUTX)} < 100\text{ mV}$	$\overline{\text{FAULT}}$	Pulled low	Externally pulled high	All strings stay ON		Yes
						Floating	Failing string stays ON, other channels turned OFF		
Thermal shutdown	$V_{(VIN)} > 5\text{ V}$	ON or OFF	Temperature $> 170^{\circ}\text{C}$	$\overline{\text{FAULT}}$	Pulled low	Externally pulled high	All strings turned OFF	Temperature $< 155^{\circ}\text{C}$	Yes
						Leave open			
Thermal foldback	$V_{(VIN)} > 5\text{ V}$	ON or OFF	Temperature $> 110^{\circ}\text{C}$	N/A	None	N/A	All strings with reduced current	Temperature $< 100^{\circ}\text{C}$	Yes

(1) With diagnostic pins $\overline{\text{FAULT}}$ and $\overline{\text{FAULT_S}}$ tied high externally, pullup must be strong enough to override internal pulldown.

(2) To achieve single-LED short circuit to turn off all strings, $\overline{\text{FAULT_S}}$ and $\overline{\text{FAULT}}$ pins must be connected together.

(3) Pulling $\overline{\text{FAULT}}$ and $\overline{\text{FAULT_S}}$ high externally changes the behavior of the device reaction. If not externally forced high, the device pulls the pins low based on the failure mode.

Feature Description (continued)

Table 1. Fault Table^{0 0} (continued)

FAILURE MODE	JUDGMENT CONDITION			DIAGNOSTIC OUTPUT PINS	ACTION	FAULT AND FAULT_S ⁽³⁾	DEVICE REACTION	FAILURE REMOVED	SELF-CLEARING
	DETECTION VIN VOLTAGE	CHANNEL STATUS	DETECTION MECHANISM						
Reference resistor open or shorted	$V_{(VIN)} > 5\text{ V}$	ON or OFF	$R_{(REF)} > 57\text{ k}\Omega$ or $R_{(REF)} < 350\text{ }\Omega$	FAULT	Pulled low	N/A	All strings turned OFF	Toggle EN, power cycle	No

9.3.6 Thermal Foldback

The TPS92630-Q1 device integrates thermal shutdown protection to prevent the device from overheating. In addition, to prevent LEDs from flickering because of rapid thermal changes, the device includes a programmable thermal current-foldback feature to reduce power dissipation at high junction temperatures.

The TPS92630-Q1 device reduces the LED current as the silicon junction temperature of the TPS92630-Q1 device increases (see Figure 23). By mounting the TPS92630-Q1 device on the same thermal substrate as the LEDs, use of this feature can also limit the dissipation of the LEDs. As the junction temperature of the TPS92630-Q1 device increases, the device reduces the regulated current, reducing the dissipated power in the TPS92630-Q1 device and in the LEDs. The current reduction is from the 100% level at typically 2% of $I_{(setting)}$ per °C until the point at which the current drops to 50% of the full value.





Figure 23. Thermal Foldback

Above this temperature, the current continues to decrease at a lower rate until the temperature reaches the overtemperature shutdown threshold temperature, $T_{(shutdown)}$. Changing the voltage on the TEMP pin adjusts the temperature at which the current reduction begins. With TEMP floating, the definition of thermal monitor activation temperature, $T_{(th)}$, is the temperature at which the current reduction begins. The specification of $T_{(th)}$ in the characteristics table is at the 90% current level. $T_{(th)}$ increases as the voltage at the TEMP pin, $V_{(TEMP)}$, declines and is defined as approximately:

$$T_{(th)} = -121.7 V_{(TEMP)} + 228.32 \quad (4)$$


Figure 24. TEMP Pin Voltage vs Temperature

A resistor connected between TEMP and GND reduces $V_{(TEMP)}$ and increases $T_{(th)}$. A resistor connected between TEMP and a reference supply greater than 1 V increases $V_{(TEMP)}$ and reduces $T_{(th)}$.



Figure 25. Pullup and Pulldown Resistors vs $T_{(th)}$

Figure 25 shows how the nominal value of the thermal-monitor activation temperature varies with the voltage at TEMP and with either a pulldown resistor to GND or with a pullup resistor to 3.3 V or 5 V.

In extreme cases, if the junction temperature exceeds the overtemperature limit, $T_{(shutdown)}$, the device disables all channels. Temperature monitoring continues, and channel reactivation occurs when the temperature drops below the threshold provided by the specified hysteresis.

Note the possibility of the TPS92630-Q1 device transitioning rapidly between thermal shutdown and normal operation. This can happen if the thermal mass attached to the exposed thermal pad is small and $T_{(th)}$ is increased to close to the shutdown temperature. The period of oscillation depends on $T_{(th)}$, the dissipated power, the thermal mass of any heatsink present, and the ambient temperature.

9.4 Device Functional Modes

9.4.1 Thermal Information

This device operates a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal-shutdown trip point, the output turns on again.

Calculate the power dissipated by the device according to the following formula:

Device Functional Modes (continued)

$$P_T = V_{(VIN)} \times I_{(VIN)} - n_1 \times V_{(LED1)} \times I_{(LED1)} - n_2 \times V_{(LED2)} \times I_{(LED2)} - n_3 \times V_{(LED3)} \times I_{(LED3)} - V_{ref}^2 / R_{(REF)} \quad (5)$$

where:

P_T = Total power dissipation of the device

n_x = Number of LEDs for channel x

$V_{(LEDx)}$ = Voltage drop across one LED for channel x

V_{ref} = Reference voltage, typically 1.222 V

$I_{(LEDx)}$ = Average LED current for channel x

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

$$T_J = T_A + R_{\theta JA} \times P_T \quad (6)$$

9.4.2 Operation With $V_{(VIN)} < 5$ V (Minimum $V_{(VIN)}$)

The devices operate with input voltages above 5 V. The devices start working when $V_{(VIN)} > 4$ V, but while 4 V $< V_{(VIN)} < 5$ V, the devices shield all the fault status. With fault status shielded, if any fault occurs the devices may not report the fault and take the correct action.

9.4.3 Operation With 5 V $< V_{(VIN)} < 9$ V (Lower-Than-Normal Automotive Battery Voltage)

The devices operate with input voltages above 5 V. When the input voltage is lower than normal automotive 9 V, the devices shield single-LED-short fault status. With fault status shielded, if a single-LED-short fault occurs the devices do not report the fault with the `FAULT_S` pin.

10 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The following discussion includes several applications showing how to implement the TPS92630-Q1 device for automotive lighting such as stop lights and taillights. Some of the examples demonstrate implementation of the fault bus function or detail use of the device for higher-current applications.

10.2 Typical Applications

10.2.1 Stoplight and Taillight Application With PWM Generator

Another easy way to achieve the different brightness is dimming by pulse-width modulation (PWM), which holds the color spectrum of the LED over the whole brightness range. The maximum current that passes through the LED is programmable by sense resistor R_{REF} .

Figure 26 shows the application circuit of the stoplight and taillight including an automotive-qualified timer, TLC555-Q1, the duty cycle of which is programmable by two external resistors. One can see that driving the STOP signal high pulls the PWM pin constantly high, creating 100% duty cycle. Thus the LEDs operate at full brightness. When the TAIL signal is high, the LEDs operate at 50% brightness because the TLC555-Q1 timer is programmed at a fixed duty cycle of 50%.




Figure 26. Two-Level Brightness Adjustment Using the TPS92630-Q1 With PWM

Typical Applications (continued)

10.2.1.1 Design Requirements

For this design example, use the following as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$I_{(tail)}$	75
$I_{(stop)}$	150

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Step-by-Step Design Procedure

To begin the design process, one must decide on a few parameters. The designer must know the following:

- $I_{(tail)}$ – Taillight current
- $I_{(stop)}$ – Stop-light current

10.2.1.2.1.1 $R_{(REF)}$

$$R_{(REF)} = V_{ref} \times K_{(I)} / I_{(stop)} = 1.222 \times 100 / 0.15 = 814 \, \Omega \quad (7)$$

10.2.1.2.1.2 Duty Cycle

$$\text{Duty cycle} = I_{(tail)} / I_{(stop)} = 75 / 150 = 50\% \quad (8)$$

10.2.1.2.1.3 Input and Output Capacitors

TI recommends to add capacitors at VIN and IOUTx. TI recommends an input capacitor of at least 1 μF close to the VIN pin, and output capacitors of 10 nF close to the IOUTx pins. Larger capacitors are helpful for EMC and ESD; however, it takes a longer time to charge up the capacitor and could affect PWM dimming performance.

10.2.1.3 PWM Dimming Application Curve




Figure 27. PWM Dimming Application Curve

10.2.2 Simple Stop-Light and Taillight Application

For many automobiles, the same set of LEDs illuminates both taillights and stop lights. Thus, the LEDs must operate at two different brightness levels. Figure 28 shows two-level brightness adjustment using the TPS92630-Q1 device with minimum external components. Set the dimming level with a parallel resistor in REF through an external MOS. See Equation 9 for details.

$$I_{(IOUTx)} = \frac{V_{ref} \times K_{(I)}}{R_{(REF)} \times R_{(Stop)} / (R_{(REF)} + R_{(Stop)})} \quad (9)$$

TPS92630-Q1

JAJSC31E – FEBRUARY 2014 – REVISED MAY 2018

www.ti.com




Figure 28. Two-Level Brightness Adjustment Using the TPS92630-Q1 Device With Minimum External Components

10.2.2.1 Design Requirements

For this design example, use the following as the input parameters.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$I_{(Tail)}$	30 mA
$I_{(Stop)}$	70 mA

10.2.2.2 Detailed Design Procedure

10.2.2.2.1 Step-by-Step Design Procedure

To begin the design process, one must decide on a few parameters. The designer must know the following:

- $I_{(Tail)}$ – Taillight current
- $I_{(Stop)}$ – Stop-light current

10.2.2.2.1.1 $R_{(REF)}$

$$R_{(REF)} = V_{ref} \times K_{(I)} / I_{(tail)} = 1.222 \times 100 / 0.03 = 4.072 \text{ k}\Omega \quad (10)$$

10.2.2.2.1.2 $R_{(Stop)}$

$$R_{(Stop)} = V_{ref} \times K_{(I)} / (I_{(stop)} - I_{(tail)}) = 1.222 \times 100 / (0.07 - 0.03) = 3.055 \text{ k}\Omega \quad (11)$$

10.2.2.2.1.3 Input and Output Capacitors

TI recommends to add capacitors at VIN and IOUTx. TI recommends an input capacitor of at least 1 μ F close to the VIN pin, and output capacitors of 10 nF close to the IOUTx pins. Larger capacitors are helpful for EMC and ESD; however, it takes a longer time to charge up the capacitor and could affect PWM dimming performance.

10.2.3 Parallel Connection

This device can drive up to three strings with one to three LEDs in each string, at a total current up to 150 mA per channel. Outputs can be paralleled to provide higher current drive up to 450 mA. For example, if the load current is up to 2 times the device rating, connect the outputs of two devices in parallel as shown in [Figure 29](#).

TPS92630-Q1

JAJSC31E – FEBRUARY 2014 – REVISED MAY 2018

www.ti.com




Figure 29. Two TPS92630-Q1 Devices in Parallel for Large Loads

10.2.3.1 Design Requirements

For this design example, use the following as the input parameters.

Table 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$I_{(LED)}$ per string	200 mA

10.2.3.2 Detailed Design Procedure

10.2.3.2.1 Step-by-Step Design Procedure

To begin the design process, one must decide on a few parameters. The designer must know the following:

$I_{(LED)}$ per string

10.2.3.2.1.1 $R_{(REF)}$

$$R_{(REF)} = V_{ref} \times K_{(I)} / (I_{(LED)} / \text{Channel}) = 1.222 \times 100 / (200 / 2) = 1.222 \text{ k}\Omega \quad (12)$$

10.2.3.2.1.2 Input and Output Capacitors

TI recommends to add capacitors at VIN and IOUtx. TI recommends an input capacitor of at least 1 μ F close to the VIN pin, and output capacitors of 10 nF close to the IOUtx pins. Larger capacitors are helpful for EMC and ESD; however, it takes a longer time to charge up the capacitor and could affect PWM dimming performance.

10.2.4 Alternate Parallel Connection

An alternate method of connecting two devices in parallel drives six LEDs while getting better thermal performance (see [Figure 30](#)).

TPS92630-Q1

JAJSC31E – FEBRUARY 2014 – REVISED MAY 2018

www.ti.com




Figure 30. Two TPS92630-Q1 Devices in Parallel for Large Loads

10.2.4.1 Design Requirements

For this design example, use the following as the input parameters.

Table 5. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$I_{(LED)}$ per string	300 mA

10.2.4.2 Detailed Design Procedure

10.2.4.2.1 Step-by-Step Design Procedure

To begin the design process, one must decide on a few parameters. The designer must know the following:

$I_{(LED)}$ per string

10.2.4.2.1.1 $R_{(REF)}$

$$R_{(REF)} = V_{ref} \times K_{(I)} / (I_{(LED)} / \text{channel}) = 1.222 \times 100 / (300 / 3) = 1.222 \text{ k}\Omega \quad (13)$$

10.2.4.2.1.2 Input and Output Capacitors

TI recommends to add capacitors at VIN and IOUTx. TI recommends an input capacitor of at least 1 μF close to the VIN pin, and output capacitors of 10 nF close to the IOUTx pins. Larger capacitors are helpful for EMC and ESD; however, it takes a longer time to charge up the capacitor and could affect PWM dimming performance.

10.2.5 High-Side PWM Dimming




Figure 31. High-Side PWM Dimming

10.2.5.1 Design Requirements

For this design example, use the following as the input parameters.

Table 6. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$V_{(VIN-low)}$	7 V

10.2.5.2 Detailed Design Procedure

If the system has no MCU or PWM, one can use the high-side driver to do the dimming directly. When using the high-side driver to do PWM dimming, a resistor divider must be put in the PWM pin in case of current overshoot on the PWM rising edge. The resistor divider is needed to turn off the channel before the next PWM rising edge.

10.2.5.2.1 Step-by-Step Design Procedure

To begin the design process, one must decide on a parameter. The designer must know the value for $V_{(VIN-low)}$.

10.2.5.2.1.1 Ratio of Resistors, $R1 / R2$

First, measure the voltage on the VIN pin when the high-side dimming voltage is at a low level. Then calculate the ratio of $R1 / R2$ using the formula of [Equation 14](#).

$$\frac{R1}{R2} = \frac{V_{(VIN-low)} + 0.1}{1.178 \times 0.95} \quad (14)$$

Assuming that the measured voltage was 7 V, the $R1 / R2$ ratio would be 5.25.

10.2.5.2.1.2 $R1$ and $R2$ Selection

Select $R1 = 105 \text{ k}\Omega$ and $R2 = 20 \text{ k}\Omega$.

10.2.5.2.1.3 Input and Output Capacitors

TI recommends to add capacitors at VIN and IOUTx. TI recommends an input capacitor of at least 1 μF close to the VIN pin, and output capacitors of 10 nF close to the IOUTx pins. Larger capacitors are helpful for EMC and ESD; however, it takes a longer time to charge up the capacitor and could affect PWM dimming performance.

11 Power Supply Recommendations

The TPS92630-Q1 device is qualified for automotive applications. The normal power supply connection is therefore to an automobile electrical system that provides a voltage within the range specified in the [Recommended Operating Conditions](#).

12 Layout

12.1 Layout Guidelines

In order to prevent thermal shutdown, T_J must be less than 150°C. If the input voltage is very high, the power dissipation might be large. The devices are currently available in the TSSOP-EP package, which has good thermal impedance. However, the PCB layout is also very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board, because the major heat-flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when the design does not include heat sinks attached to the PCB on the other side of the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should be either plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85 percent.

12.2 Layout Example




Figure 32. TPS92630-Q1 Board Layout Diagram

13 デバイスおよびドキュメントのサポート

13.1 ドキュメントのサポート

13.1.1 関連資料

関連資料については、以下を参照してください。

- 『車外照明アプリケーションにおけるTPS92630-Q1の最大出力電流の計算方法』
- 『降圧+リニアLEDドライバ・ベース・システム向けCISPR25車載テールランプのリファレンス・デザイン』
- 『昇圧+リニアLEDドライバ・ベース・システム向けCISPR25テスト済み車載テールランプのリファレンス・デザイン』
- 『車載照明アプリケーション向けリニアLEDドライバのリファレンス・デザイン』
- 『車載ハイサイド調光リアライトのリファレンス・デザイン』
- 『車載リアライトEMCのリファレンス・デザイン』

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

13.4 商標

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

13.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.6 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS92630QPWPRQ1	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	92630
TPS92630QPWPRQ1.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	92630

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92630QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92630QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4223595/B 12/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT



PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4223595/B 12/2023

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
8. Size of metal pad may vary due to creepage requirement.
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.75 X 3.97
0.125	2.46 X 3.55 (SHOWN)
0.15	2.25 X 3.24
0.175	2.08 X 3.00

4223595/B 12/2023

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月