

TRS202E 5V デュアル RS-232 ラインドライバ/レシーバ、±15kV IEC ESD 保護機能搭載

1 特長

- RS-232 バスピンに対する IEC61000-4-2 (Level 4) ESD 保護機能:
 - ±8kV 接触放電
 - ±15kV 気中放電
 - ±15kV 人体モデル
- TIA/EIA-232-F および ITU v.28 規格の要件に適合またはそれを上回る性能
- 5V V_{CC} 電源で動作
- 最大 120kbit/s で動作
- 外付けコンデンサ: 4 × 0.1μF または 4 × 1μF
- JESD 78, Class II 準拠で 100mA を超えるラッチアップ性能

2 アプリケーション

- バッテリー駆動システム
- ノート PC
- ノート PC
- セットトップ ボックス
- ハンドヘルド機器


3 概要

TRS202E は、2 つのラインドライバ、2 つのラインレシーバ、1 つのデュアルチャージポンプ回路で構成されています。TRS202E は、ピン間 (シリアルポート接続ピン、GND を含む) で IEC61000-4-2 (レベル 4) の ESD 保護機能を備えています。このデバイスは、TIA/EIA-232-F の要件を満たし、非同期通信コントローラとシリアルポートコネクタの間の電気的インターフェイスとして機能します。チャージポンプと 4 つの小さな外付けコンデンサにより、5V の単一電源で動作できます。本デバイスは最大 120kbit/s のデータ信号速度、最大 30V/μs のドライバ出力スlewレートを動作します。

パッケージ情報

部品番号	パッケージ (1)	パッケージサイズ (2)
TRS202E	SOIC (D) (16)	9.9mm × 6mm
	SOIC (DW) (16)	10.4mm × 10.3mm
	PDIP (N) (16)	19.3mm × 9.4mm
	TSSOP (PW) (16)	5mm × 6.4mm

- 詳細については、[セクション 10](#) を参照してください。
- パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



Copyright © 2016, Texas Instruments Incorporated


論理図 (正論理)



Table of Contents

1 特長	1	6.2 Functional Block Diagram.....	9
2 アプリケーション	1	6.3 Feature Description.....	9
3 概要	1	6.4 Device Functional Modes.....	9
4 Pin Configuration and Functions	3	7 Application and Implementation	11
5 Specifications	4	7.1 Application Information.....	11
5.1 Absolute Maximum Ratings.....	4	7.2 Typical Application.....	11
5.2 ESD Ratings.....	4	7.3 Power Supply Recommendations.....	12
5.3 Recommended Operating Conditions.....	4	7.4 Layout.....	13
5.4 Thermal Information.....	5	8 Device and Documentation Support	14
5.5 Electrical Characteristics.....	5	8.1 ドキュメントの更新通知を受け取る方法.....	14
5.6 Electrical Characteristics: Driver.....	5	8.2 サポート・リソース.....	14
5.7 Electrical Characteristics: Receiver.....	5	8.3 Trademarks.....	14
5.8 Switching Characteristics: Driver.....	6	8.4 静電気放電に関する注意事項.....	14
5.9 Switching Characteristics: Receiver.....	6	8.5 用語集.....	14
5.10 Typical Characteristics.....	7	9 Revision History	14
Parameter Measurement Information	8	10 Mechanical, Packaging, and Orderable Information	15
6 Detailed Description	9		
6.1 Overview.....	9		

4 Pin Configuration and Functions




4-1. D, DW, N or PW Package, 16-Pin SOIC or TSSOP (Top View)

表 4-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	C1+	—	Positive lead of C1 capacitor
2	V+	O	Positive charge pump output for storage capacitor only
3	C1–	—	Negative lead of C1 capacitor
4	C2+	—	Positive lead of C2 capacitor
5	C2–	—	Negative lead of C2 capacitor
6	V–	O	Negative charge pump output for storage capacitor only
7	DOUT2	O	RS-232 line data output (to remote RS-232 system)
8	RIN2	I	RS-232 line data input (from remote RS-232 system)
9	ROUT2	O	Logic data output (to UART)
10	DIN2	I	Logic data input (from UART)
11	DIN1	I	Logic data input (from UART)
12	ROUT1	O	Logic data output (to UART)
13	RIN1	I	RS-232 line data input (from remote RS-232 system)
14	DOUT1	O	RS-232 line data output (to remote RS-232 system)
15	GND	—	Ground
16	V _{CC}	—	Supply voltage, connect to external 5-V power supply

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
Supply voltage, V_{CC} ⁽²⁾		-0.3	6	V
Positive charge pump voltage, $V+$ ⁽²⁾		$V_{CC} - 0.3$	14	V
Negative charge pump voltage, $V-$		-14	0.3	V
Input voltage, V_I	Drivers	-0.3	$V+ + 0.3$	V
	Receivers		± 30	
Output voltage, V_O	Drivers	$V- - 0.3$	$V+ + 0.3$	V
	Receivers	-0.3	$V_{CC} + 0.3$	
Short-circuit duration, D_{OUT}		Continuous		
Operating virtual junction temperature, T_J			150	°C
Storage temperature, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network GND.

5.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Pins 7, 8, 13, 14, 15	± 15000	V	
		All other pins	± 2000		
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		All pins		± 1500
	IEC 61000-4-2 contact discharge		Pins 7, 8, 13, 14, 15		± 8000
	IEC 61000-4-2 air-gap discharge		Pins 7, 8, 13, 14, 15		± 15000

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

see [Figure 7-1](#) ⁽¹⁾

		MIN	NOM	MAX	UNIT
Supply voltage		4.5	5	5.5	V
V_{IH}	Driver high-level input voltage (D_{IN})	2			V
V_{IL}	Driver low-level input voltage (D_{IN})			0.8	V
V_I	Driver input voltage (D_{IN})	0		5.5	V
	Receiver input voltage	-30		30	
T_A	Operating free-air temperature	TRS202EC		70	°C
		TRS202EI	-40	85	

- (1) Test conditions are $C1$ to $C4 = 0.1\mu F$ at $V_{CC} = 5V \pm 0.5V$.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		D (SOIC)	DW (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	84.6	77.1	44.1	107.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	43.5	39.9	30.8	38.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	43.2	41.8	24.2	53.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	10.4	12.9	15.2	3.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	42.8	41.3	24	53.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted; see [Figure 7-1](#))⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I _{CC}	Supply current	No load, V _{CC} = 5V			
			8	15	mA

(1) Test conditions are C1 to C4 = 0.1μF at V_{CC} = 5V + 0.5V.

(2) All typical values are at V_{CC} = 5V and T_A = 25°C.

5.6 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 7-1](#))⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	D _{OUT} at R _L = 3kΩ to GND, D _{IN} = GND			V
V _{OL}	Low-level output voltage	D _{OUT} at R _L = 3kΩ to GND, D _{IN} = V _{CC}			V
I _{IH}	High-level input current	V _I = V _{CC}			μA
I _{IL}	Low-level input current	V _I at 0V			μA
I _{OS} ⁽³⁾	Short-circuit output current	V _{CC} = 5.5V and V _O = 0V			mA
r _o	Output resistance	V _{CC} , V ₊ , V ₋ = 0V, and V _O = ±2V			Ω

(1) Test conditions are C1 to C4 = 0.1μF at V_{CC} = 5V + 0.5V.

(2) All typical values are at V_{CC} = 5V and T_A = 25°C.

(3) Short-circuit durations must be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output must be shorted at a time.

5.7 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted; see [Figure 7-1](#))⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1mA			V
V _{OL}	Low-level output voltage	I _{OL} = 1.6mA			V
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 5V and T _A = 25°C			V
V _{IT-}	Negative-going input threshold voltage	V _{CC} = 5V and T _A = 25°C			V
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})				V
r _i	Input resistance	V _I = ±3V to ±25V			kΩ

(1) Test conditions are C1 to C4 = 0.1μF at V_{CC} = 5V + 0.5V.

(2) All typical values are at V_{CC} = 5V and T_A = 25°C.

5.8 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted; see [7-1](#))⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
	Maximum data rate	$C_L = 50$ to 1000pF , one D_{OUT} switching, and $R_L = 3\text{k}\Omega$ to $7\text{k}\Omega$ (see 6-1)	120			kbit/s
$t_{PLH(D)}$	Propagation delay time, low- to high-level output	$C_L = 2500\text{pF}$, all drivers loaded, and $R_L = 3\text{k}\Omega$ (see 6-1)		2		μs
$t_{PHL(D)}$	Propagation delay time, high- to low-level output	$C_L = 2500\text{pF}$, all drivers loaded, and $R_L = 3\text{k}\Omega$ (see 6-1)		2		μs
$t_{sk(p)}$	Pulse skew ⁽³⁾	$C_L = 150$ to 2500pF and $R_L = 3\text{k}\Omega$ to $7\text{k}\Omega$ (see 6-2)		300		ns
SR(tr)	Slew rate, transition region	$C_L = 50$ to 1000pF , $V_{CC} = 5\text{V}$, and $R_L = 3\text{k}\Omega$ to $7\text{k}\Omega$ (see 6-1)	3	6	30	$\text{V}/\mu\text{s}$

- (1) Test conditions are C_1 to $C_4 = 0.1\mu\text{F}$ at $V_{CC} = 5\text{V} + 0.5\text{V}$.
- (2) All typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.
- (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

5.9 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted; see [6-3](#))⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
$t_{PLH(R)}$	Propagation delay time, low- to high-level output	$C_L = 150\text{pF}$		0.5	10	μs
$t_{PHL(R)}$	Propagation delay time, high- to low-level output	$C_L = 150\text{pF}$		0.5	10	μs
$t_{sk(p)}$	Pulse skew ⁽³⁾			300		ns

- (1) Test conditions are C_1 to $C_4 = 0.1\mu\text{F}$ at $V_{CC} = 5\text{V} + 0.5\text{V}$.
- (2) All typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.
- (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

5.10 Typical Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-1. Receiver V_{OL} vs Output Current




图 5-2. Receiver V_{OH} vs Output Current




图 5-3. Driver V_{OL} vs Output Current




图 5-4. Driver V_{OH} vs Output Current






图 5-5. Driver and Receiver Loopback Waveforms

Parameter Measurement Information





$$SR(t_f) = \frac{6 \text{ V}}{t_{\text{THL(D)}} \text{ or } t_{\text{TLH(D)}}$$

NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 120 kbit/s, $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.



6-1. Driver Slew Rate



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 120 kbit/s, $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.

6-2. Driver Pulse Skew



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.


6-3. Receiver Propagation Delay Times

6 Detailed Description

6.1 Overview

The TRS202E device is a dual driver and receiver that includes a capacitive voltage generator using four capacitors to supply TIA/EIA-232-F voltage levels from a single 5V supply. All RS-232 pins have 15kV HBM and IEC61000-4-2 Air-Gap discharge protection. RS-232 pins also have 8-kV IEC61000-4-2 contact discharge protection. Each receiver converts TIA/EIA-232-F inputs to 5V TTL/CMOS levels. These receivers have shorted and open fail safe. The receiver can accept up to $\pm 30\text{V}$ inputs and decode inputs as low as $\pm 3\text{V}$. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels. Outputs are protected against shorts to ground.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Power

The power block increases and inverts the 5V supply for the RS-232 driver using a charge pump that requires four 0.1 μF or 1 μF external capacitors.

6.3.2 RS-232 Driver

Two drivers interface standard logic levels to RS-232 levels. The driver inputs do not have internal pullup resistors. Do not float the driver inputs.

6.3.3 RS-232 Receiver

Two Schmitt trigger receivers interface RS-232 levels to standard logic levels. Each receiver has an internal 5-k Ω load to ground. An open input results in a high output on R_{OUT} .

6.4 Device Functional Modes

6.4.1 V_{CC} Powered by 5V

The device is in normal operation when powered by 5V.

6.4.2 V_{CC} Unpowered

When TRS202E is unpowered, it can be safely connected to an active remote RS-232 device.

6.4.3 Truth Tables

表 6-1 and 表 6-2 list the function for each driver and receiver (respectively).

表 6-1. Function Table for Each Driver

INPUT DIN ⁽¹⁾	OUTPUT DOUT
L	H
H	L

(1) H = high level, L = low level

表 6-2. Function Table for Each Receiver

INPUT RIN ⁽¹⁾	OUTPUT ROUT
L	H
H	L
Open	H

(1) H = high level, L = low level,
Open = input disconnected or connected driver off

7 Application and Implementation

注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

For proper operation, add capacitors as shown in [図 7-1](#). Pins 9 through 12 connect to UART or general purpose logic lines. RS-232 lines on pins 7, 8, 13, and 14 connect to a connector or cable.

7.2 Typical Application

Two driver and two receiver channels are supported for full duplex transmission with hardware flow control. The two 5k Ω -resistors are internal to the TRS202E.



[†] C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

Copyright © 2016, Texas Instruments Incorporated

図 7-1. Typical Operating Circuit and Capacitor Values

7.2.1 Design Requirements

- V_{CC} minimum is 4.5V and maximum is 5.5V.
- Maximum recommended bit rate is 120kbps.


7.2.2 Detailed Design Procedure

7.2.2.1 Capacitor Selection

The capacitor type used for C1 through C4 is not critical for proper operation. The TRIS202E requires 0.1 μ F capacitors. 1- μ F capacitors are also acceptable. TI recommends ceramic dielectrics. When using the minimum recommended capacitor values, ensure the capacitance value does not degrade excessively as the operating temperature varies. If in doubt, use capacitors with a larger (for example, 2 \times) nominal value. The capacitors' effective series resistance (ESR), which usually rises at low temperatures, influences the amount of ripple on V+ and V-.

Bypass V_{CC} to ground with at least 0.1 μ F. In applications sensitive to power-supply noise generated by the charge pumps, decouple V_{CC} to ground with a capacitor the same size as (or larger than) the charge-pump capacitors (C1 to C4).

7.2.3 Application Curves



7-2. Driver and Receiver Loopback Signal

7.3 Power Supply Recommendations


The V_{CC} voltage must be connected to the same power source used for logic device connected to DIN and ROUT pins. V_{CC} must be between 4.5V and 5.5V.

7.4 Layout

7.4.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times. Make the impedance from TRS202E ground pin and circuit boards ground plane as low as possible for best ESD performance. Use wide metal and multiple vias on both sides of ground pin.

7.4.2 Layout Example



☒ 7-3. TRS202E Layout

8 Device and Documentation Support

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision E (November 2016) to Revision F (February 2024)	Page
• 「パッケージ情報」表を変更.....	1
• Changed the <i>Thermal Information</i> table.....	5
<hr/>	
Changes from Revision D (November 2012) to Revision E (November 2016)	Page
• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。.....	1
• 「注文情報」表を削除 (このデータシートの末尾にある「パッケージ オプションについての付録」を参照).....	1
• Changed Package thermal impedance, $R_{\theta JA}$, values in Thermal Information table From: 73°C/W To: 76.7°C/W (D), From: 57°C/W To: 77.1°C/W (DW), From: 67°C/W To: 44.1°C/W (N), and From: 108°C/W To: 101.7°C/W (PW).....	5
<hr/>	
Changes from Revision C (May 2010) to Revision D (November 2012)	Page
• Fixed I_{OS} values in <i>Electrical Characteristics</i> table, changed – to \pm	5

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TRS202ECD	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	0 to 70	TRS202EC
TRS202ECDR	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	0 to 70	TRS202EC
TRS202ECDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS202EC
TRS202ECDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS202EC
TRS202ECN	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TRS202ECN
TRS202ECN.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TRS202ECN
TRS202ECPV	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	0 to 70	RU02EC
TRS202ECPWR	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	0 to 70	RU02EC
TRS202EID	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	TRS202EI
TRS202EIDR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS202EI
TRS202EIDR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS202EI
TRS202EIDW	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS202EI
TRS202EIDW.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS202EI
TRS202EIDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS202EI
TRS202EIDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS202EI
TRS202EIN	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	TRS202EIN
TRS202EIN.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	TRS202EIN
TRS202EIPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RU02EI
TRS202EIPWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RU02EI
TRS202EIPWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RU02EI
TRS202EIPWRG4.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RU02EI

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS202ECDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TRS202EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS202EIDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TRS202EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS202EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS202EIPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS202ECDWR	SOIC	DW	16	2000	350.0	350.0	43.0
TRS202EIDR	SOIC	D	16	2500	340.5	336.1	32.0
TRS202EIDWR	SOIC	DW	16	2000	350.0	350.0	43.0
TRS202EIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TRS202EIPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TRS202EIPWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TRS202ECN	N	PDIP	16	25	506	13.97	11230	4.32
TRS202ECN.A	N	PDIP	16	25	506	13.97	11230	4.32
TRS202EIDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
TRS202EIDW.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
TRS202EIN	N	PDIP	16	25	506	13.97	11230	4.32
TRS202EIN.A	N	PDIP	16	25	506	13.97	11230	4.32

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height


7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4224780/A



DW0016A

PACKAGE OUTLINE SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - $\triangle D$ The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月