

# TRIS3243 $\pm 15\text{kV}$ ESD (HBM) 保護機能搭載、 3V~5.5V マルチチャンネル RS-232 ライン・ドライバ/レシーバ

## 1 特長

- 3V~5.5V の  $V_{CC}$  電源で動作
- IBM® PC/AT™ シリアル・ポート用のシングルチップおよび単一電源インターフェイス
- 人体モデル (HBM) で  $\pm 15\text{kV}$  の RS-232 バス・ピン ESD 保護
- TIA/EIA-232-F および ITU V.28 規格の要件に適合
- 3 つのドライバと 5 つのレシーバ
- 最高 250kbps で動作
- 小さいアクティブ電流: 300 $\mu\text{A}$  (標準値)
- 小さいスタンバイ電流: 1 $\mu\text{A}$  (標準値)
- 外付けコンデンサ:  $4 \times 0.1\mu\text{F}$
- 3.3V 電源で 5V ロジック入力を許容
- 常時アクティブの非反転レシーバ出力 (ROUT2B)
- 動作温度範囲
  - TRIS3243C:  $0^{\circ}\text{C} \sim 70^{\circ}\text{C}$
  - TRIS3243I:  $-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$
- シリアルマウス駆動可能
- 有効な RS-232 信号が検出されない場合、自動パワー・ダウン機能によりドライバ出力をディスエーブル

## 2 アプリケーション

- バッテリ駆動システム
- タブレット
- ノート PC
- ノート PC
- ハンドヘルド機器


## 3 概要

TRIS3243 デバイスは、3 つのライン・ドライバと 5 つのライン・レシーバで構成されており、DE-9 DTE インターフェイスに理想的です。 $\pm 15\text{kV}$  のピン間 (シリアル・ポート接続ピン、GND を含む) ESD (HBM) 保護機能を備えています。フレキシブルな電源機能は自動的に電力を節約します。リング・インジケータと有効な RS232 入力をチェックできるように、特別な出力 (ROUT2B、INVALID) は常に有効化されています。

### パッケージ情報

部品番号	パッケージ (1)	本体サイズ (公称)
TRIS3243	SSOP (28)	10.20mm $\times$ 5.30mm
	TSSOP (28)	9.70mm $\times$ 4.40mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>11</b>
<b>2 アプリケーション</b> .....	<b>1</b>	8.1 Overview.....	11
<b>3 概要</b> .....	<b>1</b>	8.2 Functional Block Diagram.....	11
<b>4 Revision History</b> .....	<b>2</b>	8.3 Feature Description.....	12
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.4 Device Functional Modes.....	13
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Application and Implementation</b> .....	<b>14</b>
6.1 Absolute Maximum Ratings.....	4	9.1 Application Information.....	14
6.2 ESD Ratings.....	4	9.2 Typical Application.....	14
6.3 Recommended Operating Conditions.....	4	9.3 Power Supply Recommendations.....	15
6.4 Thermal Information.....	5	9.4 Layout.....	15
6.5 Electrical Characteristics—Power and Status.....	5	<b>10 Device and Documentation Support</b> .....	<b>17</b>
6.6 Electrical Characteristics—Driver.....	6	10.1 サポート・リソース.....	17
6.7 Electrical Characteristics—Receiver.....	6	10.2 Trademarks.....	17
6.8 Switching Characteristics—Power and Status.....	7	10.3 静電気放電に関する注意事項.....	17
6.9 Switching Characteristics—Driver.....	7	10.4 用語集.....	17
6.10 Switching Characteristics—Receiver.....	7	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>17</b>
6.11 Typical Characteristics.....	8		
<b>7 Parameter Measurement Information</b> .....	<b>9</b>		


## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision B (June 2015) to Revision C (October 2022)</b>	<b>Page</b>
• Changed the <i>Thermal Information</i> table.....	5
• Changed the MAX value of I <sub>CC</sub> Supply current auto-powerdown disabled from 1 mA to 1.2 mA in <i>Electrical Characteristics—Power and Status</i> .....	5

<b>Changes from Revision A (September 2011) to Revision B (June 2015)</b>	<b>Page</b>
• 「端子機能」表、「ESD 定格」表、「熱に関する情報」表、「代表的特性」セクション、「詳細説明」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1
• Deleted <i>Ordering Information</i> table.....	3

## 5 Pin Configuration and Functions



**图 5-1. DB, PW Packages, 28-Pin SSOP, TSSOP (Top View)**

**表 5-1. Pin Functions**

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	C2+	—	Positive terminal of the voltage-doubler charge-pump capacitor
2	C2-	—	Negative terminal of the voltage-doubler charge-pump capacitor
3	V-		Negative charge pump output voltage
4	RIN1	I	RS-232 receiver inputs
5	RIN2		
6	RIN3		
7	RIN4		
8	RIN5		
9	DOUT1	O	RS-232 driver outputs
10	DOUT2		
11	DOUT3		
12	DIN3	I	Driver inputs
13	DIN2		
14	DIN1		
15	ROUT5	O	Receiver outputs
16	ROUT4		
17	ROUT3		
18	ROUT2		
19	ROUT1		
20	ROUT2B	—	Always-active noninverting receiver output;
21	INVALID	O	Invalid Output Pin
22	FORCEOFF	I	Auto Powerdown Control input (Refer to Truth Table)
23	FORCEON	I	Auto Powerdown Control input (Refer to Truth Table)
24	C1-	—	Negative terminal of the voltage-doubler charge-pump capacitor
25	GND	—	Ground
26	V <sub>CC</sub>	—	3-V to 5.5-V supply voltage
27	V+	—	Positive charge pump output voltage
28	C1+	—	Positive terminal of the voltage-doubler charge-pump capacitor

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	-0.3	6	V	
V <sub>+</sub>	Positive output supply voltage <sup>(2)</sup>	-0.3	7	V	
V <sub>-</sub>	Negative output supply voltage <sup>(2)</sup>	0.3	-7	V	
V <sub>+</sub> - V <sub>-</sub>	Supply voltage difference <sup>(2)</sup>		13	V	
V <sub>I</sub>	Input voltage	Driver, FORCEOFF, FORCEON	-0.3	6	V
		Receiver	-25	25	
V <sub>O</sub>	Output voltage	Driver	-13.2	13.2	V
		Receiver, INVALID	-0.3	V <sub>CC</sub> + 0.3	
T <sub>J</sub>	Operating virtual junction temperature		150	°C	
T <sub>stg</sub>	Storage temperature	-65	150	°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network GND.

### 6.2 ESD Ratings

		VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 RIN, DOUT, and GND pins <sup>(1)</sup>	±15000	V
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 All other pins <sup>(1)</sup>	±3000	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

(see [9-1](#))<sup>(1)</sup>

		MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	V <sub>CC</sub> = 3.3 V	3	3.3	3.6	V
		V <sub>CC</sub> = 5 V	4.5	5	5.5	
V <sub>IH</sub>	Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON	V <sub>CC</sub> = 3.3 V	2	5.5	V
			V <sub>CC</sub> = 5 V	2.4	5.5	
V <sub>IL</sub>	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON	0	0.8	V	
V <sub>I</sub>	Driver and control input voltage	DIN, FORCEOFF, FORCEON	0	5.5	V	
V <sub>I</sub>	Receiver input voltage		-25	25	V	
T <sub>A</sub>	Operating free-air temperature	TRS3243C	0	70	°C	
		TRS3243I	-40	85		

- (1) Test conditions are C1–C4 = 0.1 μF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		{DB} (SSOP)	{PW} (TSSOP)	UNIT
		16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	76.1	70.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	35.8	21.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	37.4	29.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	7.4	1.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	37.0	28.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).

## 6.5 Electrical Characteristics—Power and Status

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup> (see [9-1](#))

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current Automatic power down disabled	No load, FORCEOFF and FORCEON at V <sub>CC</sub> . T <sub>A</sub> = 25°C		0.3	1.2	mA
	Supply current Powered off	No load, FORCEOFF at GND. T <sub>A</sub> = 25°C		1	10	μA
	Supply current Automatic power down enabled	No load, FORCEOFF at V <sub>CC</sub> , FORCEON at GND, All RIN are open or grounded, All DIN are grounded. T <sub>A</sub> = 25°C		1	10	
I <sub>I</sub>	Input leakage current of FORCEOFF, FORCEON	V <sub>I</sub> = V <sub>CC</sub> or V <sub>I</sub> at GND		±0.01	±1	μA
V <sub>IT+</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>			2.7	V
V <sub>IT-</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-2.7			V
V <sub>T</sub>	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-0.3		0.3	V
V <sub>OH</sub>	INVALID high-level output voltage	I <sub>OH</sub> = -1 mA, FORCEON = GND, FORCEOFF = V <sub>CC</sub>	V <sub>CC</sub> - 0.6			V
V <sub>OL</sub>	INVALID low-level output voltage	I <sub>OL</sub> = 1.6 mA, FORCEON = GND, FORCEOFF = V <sub>CC</sub>			0.4	V

(1) Test conditions are C1–C4 = 0.1 μF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

(2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

## 6.6 Electrical Characteristics—Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup> (see [9-1](#))

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	All DOUT at R <sub>L</sub> = 3 kΩ to GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	All DOUT at R <sub>L</sub> = 3 kΩ to GND	–5	–5.4		V
V <sub>O</sub>	Output voltage (mouse driveability)	DIN1 = DIN2 = GND, DIN3 = V <sub>CC</sub> , 3 kΩ to GND at DOUT3, DOUT1 = DOUT2 = 2.5 mA	±5			V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = V <sub>CC</sub>		±0.01	±1	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND		±0.01	±1	μA
V <sub>hys</sub>	Input hysteresis				±1	V
I <sub>OS</sub>	Short-circuit output current <sup>(3)</sup>	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 0 V		±35	±60	mA
		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V				
r <sub>o</sub>	Output resistance	V <sub>CC</sub> = 0 V, V <sub>+</sub> = 0 V, and V <sub>–</sub> = 0 V, V <sub>O</sub> = ±2 V	300	10M		Ω
I <sub>off</sub>	Output leakage current	FORCEOFF = GND, V <sub>O</sub> = ±12 V, V <sub>CC</sub> = 3 to 3.6 V			±25	μA
			V <sub>O</sub> = ±10 V, V <sub>CC</sub> = 4.5 to 5.5 V			

(1) Test conditions are C1–C4 = 0.1 μF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

(2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(3) Short-circuit durations must be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

## 6.7 Electrical Characteristics—Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup> (see [9-1](#))

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = –1 mA	V <sub>CC</sub> – 0.6	V <sub>CC</sub> – 0.1		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OH</sub> = 1.6 mA			0.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3 V		1.6	2.4	V
		V <sub>CC</sub> = 5 V		1.9	2.4	
V <sub>IT–</sub>	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.1		V
		V <sub>CC</sub> = 5 V	0.8	1.4		
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> )			0.5		V
I <sub>off</sub>	Output leakage current (except ROUT2B)	FORCEOFF = 0 V		±0.05	±10	μA
r <sub>I</sub>	Input resistance	V <sub>I</sub> = ±3 V or ±25 V	3	5	7	kΩ

(1) Test conditions are C1–C4 = 0.1 μF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

(2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

## 6.8 Switching Characteristics—Power and Status

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [7-5](#))

PARAMETER		TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
$t_{\text{valid}}$	Propagation delay time, low- to high-level output	$V_{\text{CC}} = 5 \text{ V}$	1	$\mu\text{s}$
$t_{\text{invalid}}$	Propagation delay time, high- to low-level output	$V_{\text{CC}} = 5 \text{ V}$	30	$\mu\text{s}$
$t_{\text{en}}$	Supply enable time	$V_{\text{CC}} = 5 \text{ V}$	100	$\mu\text{s}$

(1) All typical values are at  $V_{\text{CC}} = 3.3 \text{ V}$  or  $V_{\text{CC}} = 5 \text{ V}$ , and  $T_{\text{A}} = 25^{\circ}\text{C}$ .

## 6.9 Switching Characteristics—Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup> (see [9-1](#))  
TRS3243C, TRS3243I

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Maximum data rate	$R_{\text{L}} = 3 \text{ k}\Omega$ One DOUT switching, $C_{\text{L}} = 1000 \text{ pF}$ See <a href="#">7-1</a>	150	250		kbps
$t_{\text{sk(p)}}$	Pulse skew <sup>(3)</sup>	$R_{\text{L}} = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$ $C_{\text{L}} = 150 \text{ pF}$ to $2500 \text{ pF}$ See <a href="#">7-3</a>		100		ns
SR(tr)	Slew rate, transition region (see <a href="#">7-1</a> )	$V_{\text{CC}} = 3.3 \text{ V}$ , $R_{\text{L}} = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$	$C_{\text{L}} = 150 \text{ pF}$ to $1000 \text{ pF}$	6	30	$\text{V}/\mu\text{s}$
			$C_{\text{L}} = 150 \text{ pF}$ to $2500 \text{ pF}$	4	30	

(1) Test conditions are  $C1-C4 = 0.1 \mu\text{F}$  at  $V_{\text{CC}} = 3.3 \text{ V} + 0.3 \text{ V}$ ;  $C1 = 0.047 \mu\text{F}$ ,  $C2-C4 = 0.33 \mu\text{F}$  at  $V_{\text{CC}} = 5 \text{ V} \pm 0.5 \text{ V}$ .

(2) All typical values are at  $V_{\text{CC}} = 3.3 \text{ V}$  or  $V_{\text{CC}} = 5 \text{ V}$ , and  $T_{\text{A}} = 25^{\circ}\text{C}$ .

(3) Pulse skew is defined as  $|t_{\text{PLH}} - t_{\text{PHL}}|$  of each channel of the same device.

## 6.10 Switching Characteristics—Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
$t_{\text{PLH}}$	Propagation delay time, low- to high-level output	$C_{\text{L}} = 150 \text{ pF}$ , See <a href="#">7-3</a>	150	ns
$t_{\text{PHL}}$	Propagation delay time, high- to low-level output		150	ns
$t_{\text{en}}$	Output enable time	$C_{\text{L}} = 150 \text{ pF}$ , $R_{\text{L}} = 3 \text{ k}\Omega$ , See <a href="#">7-4</a>	200	ns
$t_{\text{dis}}$	Output disable time		200	ns
$t_{\text{sk(p)}}$	Pulse skew <sup>(3)</sup>	See <a href="#">7-3</a>	50	ns



(1) Test conditions are  $C1-C4 = 0.1 \mu\text{F}$  at  $V_{\text{CC}} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ;  $C1 = 0.047 \mu\text{F}$ ,  $C2-C4 = 0.33 \mu\text{F}$  at  $V_{\text{CC}} = 5 \text{ V} \pm 0.5 \text{ V}$ .

(2) All typical values are at  $V_{\text{CC}} = 3.3 \text{ V}$  or  $V_{\text{CC}} = 5 \text{ V}$ , and  $T_{\text{A}} = 25^{\circ}\text{C}$ .

(3) Pulse skew is defined as  $|t_{\text{PLH}} - t_{\text{PHL}}|$  of each channel of the same device.


## 6.11 Typical Characteristics

$V_{CC} = 3.3\text{ V}$






## 7 Parameter Measurement Information



TEST CIRCUIT


$$SR(tr) = \frac{6 V}{t_{THL} \text{ or } t_{TLH}}$$




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbps, (MAX3243C/I) and 1 Mbit/s (MAX3243FC/I),  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ .

### 7-1. Driver Slew Rate




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbps, (MAX3243C/I) and 1 Mbit/s (MAX3243FC/I),  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ .

### 7-2. Driver Pulse Skew




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ .

### 7-3. Receiver Propagation Delay Times




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ .
- C.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- D.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .


**7-4. Receiver Enable and Disable Times**



TEST CIRCUIT



VOLTAGE WAVEFORMS



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 5 kbps,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ .
- C. Automatic power down disables drivers and reduces supply current to  $1 \mu\text{A}$ .


**7-5. INVALID Propagation Delay Times and Supply Enabling Time**

## 8 Detailed Description

### 8.1 Overview

The TRS3243 device consists of three line drivers, five line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV ESD (HBM) protection pin-to-pin (serial-port connection pins, including GND). The TRS3243 device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. This combination of drivers and receivers matches what is needed for the typical serial port used in an IBM PC, AT, or compatible device. The charge pump and four small external capacitors allow operation from one 3-V to 5.5-V supply. In addition, the device includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to transmit data while the device is powered down. Flexible control options for power management are available when the serial port is inactive. The automatic power-down feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1  $\mu$ A. Disconnecting the serial port or turning off the peripheral drivers causes the automatic power-down condition to occur. Automatic power down can be disabled when FORCEON and FORCEOFF are high and must be done when driving a serial mouse. With automatic power down enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V, is less than  $-2.7$  V, or has been between  $-0.3$  V and 0.3 V for less than 30  $\mu$ s. INVALID is low (invalid data) if all receiver input voltages are between  $-0.3$  V and 0.3 V for more than 30  $\mu$ s.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Automatic Power Down

Automatic power down can be used to automatically save power when the receivers are unconnected or when they are connected to a powered down remote RS232 port. FORCEON being high overrides automatic power down and the drivers are active. FORCEOFF being low overrides FORCEON and powers down all outputs except for ROUT2B and INVALID.

### 8.3.2 Charge Pump

The charge pump increases, inverts, and regulates voltage at V+ and V– pins. The charge pump requires four external capacitors.

### 8.3.3 RS232 Driver

Three drivers interface standard logic level to RS232 levels. All DIN inputs must be valid high or low.

### 8.3.4 RS232 Receiver

Five receivers interface RS232 levels to standard logic levels. An open input results in a high output on ROUT. Each RIN input includes an internal standard RS232 load.

### 8.3.5 ROUT2B Receiver

ROUT2B is an always-active, noninverting output of RIN2 input, which allows applications using the ring indicator to transmit data while the device is powered down.

### 8.3.6 Invalid Input Detection

The INVALID output goes active low when all RIN inputs are unpowered. The INVALID output goes inactive high when any RIN input is connected to an active RS232 voltage level.

## 8.4 Device Functional Modes

**表 8-1. Each Driver<sup>(1)</sup>**

INPUTS				OUTPUT	DRIVER STATUS
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	
X	X	L	X	Z	Powered off
L	H	H	X	H	Normal operation with automatic power down disabled
H	H	H	X	L	
L	L	H	YES	H	Normal operation with automatic power down enabled
H	L	H	YES	L	
X	L	H	NO	Z	Power off by automatic power down feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance, YES = any RIN valid, NO = all RIN invalid

**表 8-2. Each Receiver<sup>(1)</sup>**

INPUTS			OUTPUTS	RECEIVER STATUS
RIN	FORCEON	FORCEOFF	ROUT	
X	X	L	Z	Powered off
L	X	H	H	Normal operation
H	X	H	L	
Open	X	H	H	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

**表 8-3. INVALID and ROUT2B Outputs<sup>(1)</sup>**

INPUTS				OUTPUTS		OUTPUT STATUS
VALID RIN RS-232 LEVEL	RIN2	FORCEON	FORCEOFF	INVALID	ROUT2B	
YES	L	X	X	H	L	Always Active
YES	H	X	X	H	H	
YES	OPEN	X	X	H	L	Always Active
NO	OPEN	X	X	L	L	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), OPEN = input disconnected or connected driver off, YES = any RIN valid, NO = all RIN invalid

## 9 Application and Implementation

### 注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The TRS3243 device is designed to convert single-ended signals into RS232-compatible signals, and vice-versa.

This device can be used in any application where RS232 line driver or receiver is required. One benefit of this device is its ESD protection, which helps protect other components on the board when the RS232 lines are tied to a physical connector. The device also features an automatic power-down circuit.

### 9.2 Typical Application



- A. C3 can be connected to  $V_{CC}$  or GND.
- B. Resistor values shown are nominal.
- C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they must be connected as shown.

**図 9-1. Typical Operating Circuit and Capacitor Values**

### 9.2.1 Design Requirements

- $V_{CC}$  minimum is 3 V and maximum is 5.5 V
- Maximum recommended bit rate is 250 kbps

表 9-1.  $V_{CC}$  versus Capacitor Values

$V_{CC}$	C1	C2, C3, C4
3.3 V $\pm$ 0.3 V	0.1 $\mu$ F	0.1 $\mu$ F
5 V $\pm$ 0.5 V	0.047 $\mu$ F	0.33 $\mu$ F
3 V to 5.5 V	0.1 $\mu$ F	0.47 $\mu$ F

### 9.2.2 Detailed Design Procedure

It is recommended to add capacitors as shown in 图 9-1.

All DIN, FORCEOFF and FORCEON inputs must be connected to valid low or high logic levels.

Select capacitor values based on  $V_{CC}$  level for best performance.

### 9.2.3 Application Curve

$V_{CC}$  = 3.3 V




图 9-2. Driver to Receiver Loopback Timing Waveform

## 9.3 Power Supply Recommendations

$V_{CC}$  must be between 3 V and 5.5 V. Charge pump capacitors must be chosen using 表 9-1.


## 9.4 Layout

### 9.4.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times.

图 9-3 shows only critical layout sections. Input and output traces will vary in shape and size depending on the customer application. FORCEON and FORCEOFF must be pulled up to  $V_{CC}$  or GND through a pullup resistor, depending on which configuration is desired upon powerup.

### 9.4.2 Layout Example



**9-3. Layout Diagram**



## 10 Device and Documentation Support

### 10.1 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#) を参照してください。

### 10.2 Trademarks

PC/AT™ is a trademark of IBM.

TI E2E™ is a trademark of Texas Instruments.

IBM® is a registered trademark of IBM.

すべての商標は、それぞれの所有者に帰属します。

### 10.3 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.4 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TRS3243CDBR</a>	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3243C
TRS3243CDBR.A	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3243C
TRS3243CDBR.B	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3243C
<a href="#">TRS3243IDBR</a>	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3243I
TRS3243IDBR.A	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3243I

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3243CDBR	SSOP	DB	28	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
TRS3243IDBR	SSOP	DB	28	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3243CDBR	SSOP	DB	28	2000	353.0	353.0	32.0
TRS3243IDBR	SSOP	DB	28	2000	353.0	353.0	32.0


# DB0028A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214853/B 03/2018

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT

DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月