

0.9Ω のデュアル SPST アナログ・スイッチ 5V / 3.3V の 2 チャンネル・アナログ・スイッチ

1 特長

- 電源オフ・モード、 $V_+ = 0$ 時に絶縁
- 低いオン抵抗(0.9Ω)
- 制御入力は5.5V許容
- 低い電荷注入
- 低い全高調波歪(THD)
- 1.65V~5.5Vの単電源で動作
- JESD 78, Class II準拠で100mA超のラッチアップ性能
- ESD性能はJESD 22に準拠しテスト済み
 - 2000V、人体モデル (A114-B, Class II)
 - 1000V、荷電デバイス・モデル (C101)

2 アプリケーション

- 携帯電話
- PDA
- ポータブル機器
- オーディオおよびビデオ信号のルーティング
- 低電圧のデータ収集システム
- 通信用回路
- モデム
- ハードディスク
- コンピュータ・ペリフェラル
- ワイヤレス端末およびペリフェラル

3 概要


TS5A23167 はデュアルの単極単投(SPST) アナログ・スイッチで、1.65V ~ 5.5V で動作するよう設計されており、オン抵抗が低い特徴があります。このデバイスは全高調波歪み(THD)特性が非常に優れており、極めて低消費電力です。これらの特長から、このデバイスは携帯用オーディオ・アプリケーションに適しています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TS5A23167	VSSOP (8)	2.30mm×2.00mm
	DSBGA (8)	1.25mm × 2.25mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

概略回路図



目次

1	特長	1	7	Parameter Measurement Information	15
2	アプリケーション	1	8	Detailed Description	19
3	概要	1	8.1	Overview	19
4	改訂履歴	2	8.2	Functional Block Diagram	19
5	Pin Configuration and Functions	3	8.3	Feature Description	19
6	Specifications	4	8.4	Device Functional Modes	19
6.1	Absolute Maximum Ratings	4	9	Application and Implementation	20
6.2	ESD Ratings	4	9.1	Application Information	20
6.3	Recommended Operating Conditions	4	9.2	Typical Application	20
6.4	Thermal Information	4	10	Power Supply Recommendations	21
6.5	Electrical Characteristics for 5-V Supply	5	11	Layout	21
6.6	Electrical Characteristics for 5-V Supply (continued)	6	11.1	Layout Guidelines	21
6.7	Electrical Characteristics for 3.3-V Supply	7	11.2	Layout Example	21
6.8	Electrical Characteristics for 3.3-V Supply (continued)	8	12	デバイスおよびドキュメントのサポート	22
6.9	Electrical Characteristics for 2.5-V Supply	9	12.1	デバイス・サポート	22
6.10	Electrical Characteristics for 2.5-V Supply (continued)	10	12.2	ドキュメントの更新通知を受け取る方法	23
6.11	Electrical Characteristics for 1.8-V Supply	11	12.3	コミュニティ・リソース	23
6.12	Electrical Characteristics for 1.8-V Supply (continued)	12	12.4	商標	23
6.13	Typical Characteristics	13	12.5	静電気放電に関する注意事項	23
			12.6	Glossary	23
			13	メカニカル、パッケージ、および注文情報	23

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (September 2012) から Revision B に変更

Page



• 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• Changed the DSBGA package pin numbers	3

2005年5月発行のものから更新

Page

• パッケージ・オプションの情報を更新	1
---------------------------	----------

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		TYPE	DESCRIPTION
	DCU NO.	DSBGA NO.		
NC1	1	A1	I/O	Normally closed
COM1	2	B1	I/O	Common
IN2	3	C1	GND	Digital control pin to connect COM to NC
GND	4	D1	I	Digital ground
NC2	5	D2	I	Normally closed
COM2	6	C2	I/O	Common
IN1	7	B2	I/O	Digital control pin to connect COM to NC
V+	8	A2	PWR	Power Supply

6 Specifications

6.1 Absolute Maximum Ratings^{(1) (2)}

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_+	Supply voltage range ⁽³⁾	-0.5	6.5	V
V_{NC} V_{COM}	Analog voltage range ^{(3) (4) (5)}	-0.5	$V_+ + 0.5$	V
I_K	Analog port diode current $V_{NC}, V_{COM} < 0$	-50		mA
I_{NC} I_{COM}	On-state switch current On-state peak switch current ⁽⁶⁾ $V_{NC}, V_{COM} = 0$ to V_+	-200 -400	200 400	mA
V_I	Digital input voltage range ^{(3) (4)}	-0.5	6.5	V
I_{IK}	Digital clamp current $V_I < 0$	-50		mA
I_+	Continuous current through V_+		100	mA
I_{GND}	Continuous current through GND	-100	100	mA
T_{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration < 10% duty cycle.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge		
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	+2000	V
Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	+1000		

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{I/O}$	Input/output voltage	0	V_+	V
V_+	Supply voltage	1.65	5.5	V
V_I	Control Input Voltage	0	5.5	V
T_A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS5A23166		UNIT
		DCU (VSSOP)	YZP (DSBGA)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	212.2	98.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	77.6	1.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.7	26.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.1	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	91.1	26.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics for 5-V Supply⁽¹⁾

 $V_+ = 4.5\text{ V to }5.5\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT	
Analog Switch									
Analog signal range	V_{COM}, V_{NC}				0		V_+	V	
Peak ON resistance	r_{peak}	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	4.5 V	0.9	1.1	Ω	
				Full			1.2		
ON-state resistance	r_{on}	$V_{NC} = 2.5\text{ V}$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	4.5 V	0.75	0.9	Ω	
				Full			1		
ON-state resistance match between channels	Δr_{on}	$V_{NC} = 2.5\text{ V}$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	4.5 V	0.04	0.1	Ω	
				Full			0.1		
ON-state resistance flatness	$r_{on(flat)}$	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	4.5 V	0.2		Ω	
				25°C		0.15	0.25		
				Full		0.25			
NC OFF leakage current	$I_{NC(OFF)}$	$V_{NC} = 1\text{ V}$, $V_{COM} = 4.5\text{ V}$, or $V_{NC} = 4.5\text{ V}$, $V_{COM} = 1\text{ V}$,	Switch OFF, See Figure 14	25°C	5.5 V	0 V	4	20	nA
				Full			-150	150	
	$I_{NC(PWROFF)}$	$V_{NC} = 0\text{ to }5.5\text{ V}$, $V_{COM} = 5.5\text{ V to }0$,	Switch OFF, See Figure 14	25°C	0 V	-10	0.2	10	μA
				Full			-50	50	
COM OFF leakage current	$I_{COM(OFF)}$	$V_{COM} = 1\text{ V}$, $V_{NC} = 4.5\text{ V}$, or $V_{COM} = 4.5\text{ V}$, $V_{NC} = 1\text{ V}$,	Switch OFF, See Figure 14	25°C	5.5 V	0 V	4	20	nA
				Full			-150	150	
	$I_{COM(PWROFF)}$	$V_{COM} = 0\text{ to }5.5\text{ V}$, $V_{NC} = 5.5\text{ V to }0$,	Switch OFF, See Figure 14	25°C	0 V	-10	0.2	10	μA
				Full			-50	50	
NC ON leakage current	$I_{NC(ON)}$	$V_{NC} = 1\text{ V}$, $V_{COM} = \text{Open}$, or $V_{NC} = 4.5\text{ V}$, $V_{COM} = \text{Open}$,	Switch ON, See Figure 15	25°C	5.5 V	-5	0.4	5	nA
				Full			-50	50	
COM ON leakage current	$I_{COM(ON)}$	$V_{COM} = 1\text{ V}$, $V_{NC} = \text{Open}$, or $V_{COM} = 4.5\text{ V}$, $V_{NC} = \text{Open}$,	Switch ON, See Figure 15	25°C	5.5 V	-5	0.4	5	nA
				Full			-50	50	
Digital Control Inputs (IN1, IN2)⁽²⁾									
Input logic high	V_{IH}		Full		2.4		5.5	V	
Input logic low	V_{IL}		Full		0		0.8	V	
Input leakage current	I_{IH}, I_{IL}	$V_I = 5.5\text{ V or }0$	25°C	5.5 V	-2	0.3	2	nA	
			Full			-20	20		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.6 Electrical Characteristics for 5-V Supply⁽¹⁾ (continued)

 $V_+ = 4.5 \text{ V to } 5.5 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT	
Dynamic									
Turn-on time	t_{ON}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	5 V	1	4.5	7.5	ns
				Full	4.5 V to 5.5 V	1		9	
Turn-off time	t_{OFF}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	5 V	4.5	8	11	ns
				Full	4.5 V to 5.5 V	3.5		13	
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, See Figure 21	25°C	5 V		6	pC	
NC OFF capacitance	$C_{NC(OFF)}$	$V_{NC} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V		19	pF	
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V		18	pF	
NC ON capacitance	$C_{NC(ON)}$	$V_{NC} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5	pF	
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		35.5	pF	
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	5 V		2	pF	
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	5 V		150	MHz	
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch OFF, See Figure 19	25°C	5 V		-62	dB	
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch ON, See Figure 20	25°C	5 V		-85	dB	
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 22	25°C	5 V		0.00 5	%	
Supply									
Positive supply current	I_+	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	5.5 V	0.01	0.1	μA	
				Full			1		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6.7 Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_+ = 3\text{ V to }3.6\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT	
Analog Switch									
Analog signal range	V_{COM}, V_{NC}				0		V_+	V	
Peak ON resistance	r_{peak}	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	3 V	1.3	1.6	Ω	
				Full		1.8			
ON-state resistance	r_{on}	$V_{NC} = 2\text{ V}$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	3 V	1.1	1.5	Ω	
				Full		1.7			
ON-state resistance match between channels	Δr_{on}	$V_{NC} = 2\text{ V}, 0.8\text{ V}$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	3 V	0.04	0.1	Ω	
				Full		0.1			
ON-state resistance flatness	$r_{on(Flat)}$	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	3 V	0.3		Ω	
				25°C		0.15	0.25		
				Full		0.25			
NC OFF leakage current	$I_{NC(OFF)}$	$V_{NC} = 1\text{ V}$, $V_{COM} = 3\text{ V}$, or $V_{NC} = 3\text{ V}$, $V_{COM} = 1\text{ V}$,	Switch OFF, See Figure 14	25°C	3.6 V	-5	0.5	5	nA
				Full		-50	50		
	$I_{NC(PWROFF)}$	$V_{NC} = 0\text{ to }3.6\text{ V}$, $V_{COM} = 3.6\text{ V to }0$,	Switch OFF, See Figure 14	25°C	0 V	-5	0.1	5	μA
				Full		-25	25		
COM OFF leakage current	$I_{COM(OFF)}$	$V_{COM} = 1\text{ V}$, $V_{NC} = 3\text{ V}$, or $V_{COM} = 3\text{ V}$, $V_{NC} = 1\text{ V}$,	Switch OFF, See Figure 14	25°C	3.6 V	-5	0.5	5	nA
				Full		-50	50		
	$I_{COM(PWROFF)}$	$V_{COM} = 0\text{ to }3.6\text{ V}$, $V_{NC} = 3.6\text{ V to }0$,	Switch OFF, See Figure 14	25°C	0 V	-5	0.1	5	μA
				Full		-25	25		
NC ON leakage current	$I_{NC(ON)}$	$V_{NC} = 1\text{ V}$, $V_{COM} = \text{Open}$, or $V_{NC} = 3\text{ V}$, $V_{COM} = \text{Open}$,	Switch ON, See Figure 15	25°C	3.6 V	-2	0.3	2	nA
				Full		-20	20		
COM ON leakage current	$I_{COM(ON)}$	$V_{COM} = 1\text{ V}$, $V_{NC} = \text{Open}$, or $V_{COM} = 3\text{ V}$, $V_{NC} = \text{Open}$,	Switch ON, See Figure 15	25°C	3.6 V	-2	0.3	2	nA
				Full		-20	20		
Digital Control Inputs (IN1, IN2)⁽²⁾									
Input logic high	V_{IH}		Full		2		5.5	V	
Input logic low	V_{IL}		Full		0		0.8	V	
Input leakage current	I_{IH}, I_{IL}	$V_I = 5.5\text{ V or }0$	25°C	3.6 V	-2	0.3	2	nA	
			Full		-20	20			

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.8 Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

 $V_+ = 3\text{ V to }3.6\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = V_+$, $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$, See Figure 17	25°C	3.3 V	1.5	5	9.5	ns
			Full	3 V to 3.6 V	1.0		10	
Turn-off time	t_{OFF}	$V_{COM} = V_+$, $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$, See Figure 17	25°C	3.3 V	4.5	8.5	11	ns
			Full	3 V to 3.6 V	3		12.5	
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1\text{ nF}$, See Figure 21	25°C	3.3 V		6		pC
NC OFF capacitance	$C_{NC(OFF)}$	$V_{NC} = V_+$ or GND, Switch OFF, See Figure 16	25°C	3.3 V		19.5		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF, See Figure 16	25°C	3.3 V		18.5		pF
NC ON capacitance	$C_{NC(ON)}$	$V_{NC} = V_+$ or GND, Switch ON, See Figure 16	25°C	3.3 V		36		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON, See Figure 16	25°C	3.3 V		36		pF
Digital input capacitance	C_I	$V_I = V_+$ or GND, See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50\ \Omega$, Switch ON, See Figure 18	25°C	3.3 V		150		MHz
OFF isolation	O_{ISO}	$R_L = 50\ \Omega$, $f = 1\text{ MHz}$, Switch OFF, See Figure 19	25°C	3.3 V		-62		dB
Crosstalk	X_{TALK}	$R_L = 50\ \Omega$, $f = 1\text{ MHz}$, Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600\ \Omega$, $C_L = 50\text{ pF}$, $f = 20\text{ Hz to }20\text{ kHz}$, See Figure 22	25°C	3.3 V		0.01		%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND, Switch ON or OFF	25°C	3.6 V	0.001	0.05		μA
			Full			0.3		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6.9 Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT	
Analog Switch									
Analog signal range	V_{COM}, V_{NC}			2.3 V	0		V_+	V	
Peak ON resistance	r_{peak}	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 13	25°C Full	2.3 V	1.8	2.4 2.6	Ω	
ON-state resistance	r_{on}	$V_{NC} = 2 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 13	25°C Full	2.3 V	1.2	2.1 2.4	Ω	
ON-state resistance match between channels	Δr_{on}	$V_{NC} = 2 \text{ V}, 0.8 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 13	25°C Full	2.3 V	0.04	0.15 0.15	Ω	
ON-state resistance flatness	$r_{on(Flat)}$	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 13	25°C Full	2.3 V	0.7	0.4 0.6 0.6	Ω	
NC OFF leakage current	$I_{NC(OFF)}$	$V_{NC} = 1 \text{ V}$, $V_{COM} = 3 \text{ V}$, or $V_{NC} = 3 \text{ V}$, $V_{COM} = 1 \text{ V}$,	Switch OFF, See Figure 14	25°C	2.7 V	-5	0.3	5	nA
				Full					
	$I_{NC(PWROFF)}$	$V_{NC} = 0 \text{ to } 3.6 \text{ V}$, $V_{COM} = 3.6 \text{ V to } 0$,	Switch OFF, See Figure 14	25°C	0 V	-2	0.05	2	μA
				Full					
COM OFF leakage current	$I_{COM(OFF)}$	$V_{COM} = 1 \text{ V}$, $V_{NC} = 3 \text{ V}$, or $V_{COM} = 3 \text{ V}$, $V_{NC} = 1 \text{ V}$,	Switch OFF, See Figure 14	25°C	2.7 V	-5	0.3	5	nA
				Full					
	$I_{COM(PWROFF)}$	$V_{COM} = 0 \text{ to } 3.6 \text{ V}$, $V_{NC} = 3.6 \text{ V to } 0$,	Switch OFF, See Figure 14	25°C	0 V	-2	0.05	2	μA
				Full					
NC ON leakage current	$I_{NC(ON)}$	$V_{NC} = 1 \text{ V}$, $V_{COM} = \text{Open}$, or $V_{NC} = 3 \text{ V}$, $V_{COM} = \text{Open}$,	Switch ON, See Figure 15	25°C	2.7 V	-2	0.3	2	nA
				Full					
COM ON leakage current	$I_{COM(ON)}$	$V_{COM} = 1 \text{ V}$, $V_{NC} = \text{Open}$, or $V_{COM} = 3 \text{ V}$, $V_{NC} = \text{Open}$,	Switch ON, See Figure 15	25°C	2.7 V	-2	0.3	2	nA
				Full					
Digital Control Inputs (IN1, IN2)⁽²⁾									
Input logic high	V_{IH}			Full		1.8		5.5	V
Input logic low	V_{IL}			Full		0		0.6	V
Input leakage current	I_{IH}, I_{IL}	$V_I = 5.5 \text{ V or } 0$		25°C	2.7 V	-2	0.3	2	nA
				Full					

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.10 Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)
 $V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = V_+$, $R_L = 50 \Omega$, See Figure 17	25°C	2.5 V	2	6	10	ns
			Full	2.3 V to 2.7 V	1		12	
Turn-off time	t_{OFF}	$V_{COM} = V_+$, $R_L = 50 \Omega$, See Figure 17	25°C	2.5 V	4.5	8	12.5	ns
			Full	2.3 V to 2.7 V	3		15	
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$, See Figure 21	25°C	2.5 V		4		pC
NC OFF capacitance	$C_{NC(OFF)}$	$V_{NC} = V_+$ or GND, Switch OFF, See Figure 16	25°C	2.5 V		19.5		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF, See Figure 16	25°C	2.5 V		18.5		pF
NC ON capacitance	$C_{NC(ON)}$	$V_{NC} = V_+$ or GND, Switch ON, See Figure 16	25°C	2.5 V		36.5		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON, See Figure 16	25°C	2.5 V		36.5		pF
Digital input capacitance	C_I	$V_I = V_+$ or GND, See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON, See Figure 18	25°C	2.5 V		150		MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, Switch OFF, See Figure 19	25°C	2.5 V		-62		dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 22	25°C	2.5 V		0.02		%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND, Switch ON or OFF	25°C	2.7 V	0.001	0.02		μA
			Full			0.25		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6.11 Electrical Characteristics for 1.8-V Supply⁽¹⁾

 $V_+ = 1.65\text{ V to }1.95\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	V_{COM}, V_{NC}				0		V_+	V
Peak ON resistance	r_{peak}	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	1.65 V	4.2	25	Ω
				Full			30	
ON-state resistance	r_{on}	$V_{NC} = 2\text{ V}$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	1.65 V	1.6	3.9	Ω
				Full			4.0	
ON-state resistance match between channels	Δr_{on}	$V_{NC} = 2\text{ V}, 0.8\text{ V}$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	1.65 V	0.04	0.2	Ω
				Full			0.2	
ON-state resistance flatness	$r_{on(Flat)}$	$0 \leq V_{NC} \leq V_+$, $I_{COM} = -100\text{ mA}$,	Switch ON, See Figure 13	25°C	1.65 V	2.8		Ω
				25°C		4.1	22	
				Full			27	
NC OFF leakage current	$I_{NC(OFF)}$	$V_{NC} = 1\text{ V}$, $V_{COM} = 3\text{ V}$, or $V_{NC} = 3\text{ V}$, $V_{COM} = 1\text{ V}$,	Switch OFF, See Figure 14	25°C	1.95 V	-5	5	nA
				Full			-50	
	$I_{NC(PWROFF)}$	$V_{NC} = 0\text{ to }3.6\text{ V}$, $V_{COM} = 3.6\text{ V to }0$,	Switch OFF, See Figure 14	25°C	0 V	-2	2	μA
				Full			-10	
COM OFF leakage current	$I_{COM(OFF)}$	$V_{COM} = 1\text{ V}$, $V_{NC} = 3\text{ V}$, or $V_{COM} = 3\text{ V}$, $V_{NC} = 1\text{ V}$,	Switch OFF, See Figure 14	25°C	1.95 V	-5	5	nA
				Full			-50	
	$I_{COM(PWROFF)}$	$V_{COM} = 0\text{ to }3.6\text{ V}$, $V_{NC} = 3.6\text{ V to }0$,	Switch OFF, See Figure 14	25°C	0 V	-2	2	μA
				Full			-10	
NC ON leakage current	$I_{NC(ON)}$	$V_{NC} = 1\text{ V}$, $V_{COM} = \text{Open}$, or $V_{NC} = 3\text{ V}$, $V_{COM} = \text{Open}$,	Switch ON, See Figure 15	25°C	1.95 V	-2	2	nA
				Full			-20	
COM ON leakage current	$I_{COM(ON)}$	$V_{COM} = 1\text{ V}$, $V_{NC} = \text{Open}$, or $V_{COM} = 3\text{ V}$, $V_{NC} = \text{Open}$,	Switch ON, See Figure 15	25°C	1.95 V	-2	2	nA
				Full			-20	
Digital Control Inputs (IN1, IN2)⁽²⁾								
Input logic high	V_{IH}		Full		1.5		5.5	V
Input logic low	V_{IL}		Full		0		0.6	V
Input leakage current	I_{IH}, I_{IL}	$V_I = 5.5\text{ V or }0$	25°C	1.95 V	-2	0.3	2	nA
			Full			-20	20	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.12 Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)
 $V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT	
Dynamic									
Turn-on time	t_{ON}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	1.8 V	3	9	18	ns
				Full	1.65 V to 1.95 V	1		20	
Turn-off time	t_{OFF}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	1.8 V	5	10	15.5	ns
				Full	1.65 V to 1.95 V	4		18.5	
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, See Figure 21	25°C	1.8 V		2	pC	
NC OFF capacitance	$C_{NC(OFF)}$	$V_{NC} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		19.5	pF	
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18.5	pF	
NC ON capacitance	$C_{NC(ON)}$	$V_{NC} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5	pF	
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5	pF	
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	1.8 V		2	pF	
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.8 V		150	MHz	
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch OFF, See Figure 19	25°C	1.8 V		-62	dB	
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	Switch ON, See Figure 20	25°C	1.8 V		-85	dB	
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$ See Figure 22	25°C	1.8 V		0.05 5	%	
Supply									
Positive supply current	I_+	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	1.95 V	0.00	0.01	μA	
				Full			0.15		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6.13 Typical Characteristics




Figure 1. r_{on} vs V_{COM}




Figure 2. r_{on} vs V_{COM} ($V_+ = 3.3$ V)




Figure 3. r_{on} vs V_{COM} ($V_+ = 5$ V)




Figure 4. Leakage Current vs Temperature ($V_+ = 5.5$ V)




Figure 5. Charge Injection (Q_C) vs V_{COM}




Figure 6. t_{ON} and t_{OFF} vs Supply Voltage

Typical Characteristics (continued)




Figure 7. t_{ON} and t_{OFF} vs Temperature ($V_+ = 5\text{ V}$)




Figure 8. t_{ON} and t_{OFF} vs Temperature ($V_+ = 5\text{ V}$)




Figure 9. Bandwidth ($V_+ = 5\text{ V}$)




Figure 10. OFF Isolation and Crosstalk ($V_+ = 5\text{ V}$)




Figure 11. Total Harmonic Distortion vs Frequency




Figure 12. Total Harmonic Distortion vs Frequency ($V_+ = 5\text{ V}$)

Typical Characteristics (continued)




Figure 13. Power-Supply Current vs Temperature ($V_+ = 5\text{ V}$)

Figure 14. Charge Injection (Q_C) vs V_{COM}




Figure 15. t_{ON} and t_{OFF} vs Supply Voltage

7 Parameter Measurement Information




Figure 16. ON-State Resistance (r_{on})

Parameter Measurement Information (continued)




Figure 17. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NC(OFF)}$, $I_{COM(PWROFF)}$, $I_{NC(PWRFF)}$)




Figure 18. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$)





Figure 19. Capacitance (C_I , $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NC(ON)}$)

Parameter Measurement Information (continued)



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr < 5 ns, tf < 5 ns.
- (2) CL includes probe and jig capacitance.

Figure 20. Turnon (tON) and Turnoff Time (tOFF)




Figure 21. Bandwidth (BW)




Figure 22. OFF Isolation (OISO)

Parameter Measurement Information (continued)






Figure 23. Crosstalk (X_{TALK})



- (1) C_L includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics:
 $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.

Figure 24. Charge Injection (Q_C)



- (1) C_L includes probe and jig capacitance.


Figure 25. Total Harmonic Distortion (THD)

8 Detailed Description

8.1 Overview

The TS5A23167 is a dual single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications. [表 2](#) shows the descriptions of each parameter specified in the datasheet.

8.2 Functional Block Diagram



8.3 Feature Description

Tolerant control inputs allow 5-V logic levels to be present on the IN pin at any value of V_{CC} . Low ON-resistance allows minimal signal distortion through device.

8.4 Device Functional Modes

[Table 1](#) shows the functional modes for TS5A23167.

Table 1. Function Table

IN	NO TO COM, COM TO NO
L	OFF
H	ON

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A23167 dual SPST analog switch is a basic component that could be used in any electrical system design. One example application is a gain selector, which is described in the [Typical Application](#) section.

9.2 Typical Application




Figure 26. Gain-Control Circuit for OP Amplifier

9.2.1 Design Requirements

By selecting values of R_1 and R_2 , such that $R_x \gg r_{on(x)}$, r_{on} of TS5A23167 can be ignored. The gain of op amp can be calculated as follow:

$$V_o / V_i = 1 + R_{||} / R_3 \quad (1)$$

$$R_{||} = (R_1 + r_{on(1)}) || (R_2 + r_{on(2)}) \quad (2)$$

9.2.2 Detailed Design Procedure

Place a switch in series with the input of the op amp. Because the op amp input impedance is very large, a switch on $r_{on(1)}$ is irrelevant.

Typical Application (continued)

9.2.3 Application Curve




Figure 27. Power-Supply Current vs Temperature (V₊ = 5 V)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [Recommended Operating Conditions](#).

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-μF bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01-μF or 0.022-μF capacitor is recommended for each V_{CC} because the VCC pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1-μF bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. [Figure 28](#) shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 28. Trace Example

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 デバイスの項目表記

表 2. パラメータの説明

記号	説明
V_{COM}	COM電圧
V_{NC}	NC電圧
r_{on}	チャンネルがオンのときの COM と NC ポート間の抵抗
r_{peak}	規定電圧範囲内でのピーク・オン抵抗
$r_{on\Delta}$	特定デバイスでのチャンネル間の r_{on} の差
$r_{on(flat)}$	規定の条件の範囲における、チャンネルの r_{on} の最大値と最小値との差
$I_{NC(OFF)}$	対応チャンネル(NCからCOM)がオフ状態のとき、NCポートで測定されるリーク電流、ワーストケースの入力および出力条件
$I_{NC(PWROFF)}$	パワーダウン状況、 $V_+ = 0$ で、NCポートで測定されるリーク電流
$I_{COM(OFF)}$	ワーストケースの入力および出力条件で、対応チャンネル (COM から NC) がオフ状態のとき、COM ポートで測定されるリーク電流
$I_{COM(PWROFF)}$	パワーダウン状況、 $V_+ = 0$ のとき、COMポートで測定されるリーク電流
$I_{NC(ON)}$	対応チャンネル(NCからCOM)がオン状態、出力(COM)がオープンなとき、NCポートで測定されるリーク電流
$I_{COM(ON)}$	対応チャンネル (COM から NC) がオン状態、出力 (NC) がオープンなとき、COM ポートで測定されるリーク電流
V_{IH}	制御入力(IN)の論理HIGHの最小入力電圧
V_{IL}	制御入力(IN)の論理LOWの最大入力電圧
V_I	制御入力(IN)の電圧
I_{IH}, I_{IL}	制御入力(IN)で測定されるリーク電流
t_{ON}	スイッチのターンオン時間。このパラメータは、規定された条件の範囲で、スイッチがオンになるときのデジタル制御(IN)信号とアナログ出力(COM、NC)信号との間の伝搬遅延により測定されます。
t_{OFF}	スイッチのターンオフ時間。このパラメータは、規定された条件の範囲で、スイッチがオフになるときのデジタル制御(IN)信号とアナログ出力(COM、NC)信号との間の伝搬遅延により測定されます。
Q_C	電荷注入は、制御(IN)入力からアナログ(NC、COM)出力への、望ましくない信号のカップリングの測定値です。この値はクーロン(C)単位で、制御入力のスイッチングによって誘導される合計電荷により測定されます。電荷注入 $Q_C = C_L \times \Delta V_{COM}$ で、 C_L は負荷容量、 ΔV_{COM} はアナログ出力電圧の変化です。
$C_{NC(OFF)}$	対応チャンネル(NCからCOM)がオフのときのNCポートの容量
$C_{COM(OFF)}$	対応チャンネル(COMからNC)がオフのときのCOMポートの容量
$C_{NC(ON)}$	対応チャンネル(NCからCOM)がオンのときのNCポートの容量
$C_{COM(ON)}$	対応チャンネル(COMからNC)がオンのときのCOMポートの容量
C_I	制御入力(IN)の容量
O_{ISO}	スイッチのオフ絶縁は、オフ状態のスイッチのインピーダンス測定値です。これは、対応チャンネル(NCからCOM)がオフ状態のとき、特定の周波数についてdB単位で測定されます。
X_{TALK}	クロストークは、オンのチャンネルから隣接するオンのチャンネルへ (NC1 から NC2 へ) の、望ましくない信号カップリングの測定値です。この値は、特定の周波数について、dB単位で測定されます。
BW	スイッチの帯域幅。オン状態のチャンネルのゲインがDCゲインより-3dB低くなる周波数です。
THD	全高調波歪は、アナログ・スイッチにより発生する信号の歪みを示します。この値は、2次、3次、およびさらに高次の高調波の二乗平均(RMS)値と、基本波の絶対振幅との比として定義されます。
I_+	制御(IN)ピンが V_+ またはGNDであるときの静的消費電流

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS5A23167DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(JAPQ, JAPR)
TS5A23167DCUR.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAPQ, JAPR)
TS5A23167DCURG4	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR
TS5A23167DCURG4.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR
TS5A23167YZPR	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J8N
TS5A23167YZPR.B	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J8N

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23167DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23167DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0


DCU0008A



PACKAGE OUTLINE

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



4225266/A 09/2014

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

EXAMPLE BOARD LAYOUT


DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 25X

4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4223082/A 07/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4223082/A 07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月