

Switched Mode Controller for DC Motor Drive

FEATURES

- Single or Dual Supply Operation
- $\pm 2.5V$ to $\pm 20V$ Input Supply Range
- $\pm 5\%$ Initial Oscillator Accuracy; $\pm 10\%$ Over Temperature
- Pulse-by-Pulse Current Limiting
- Under-Voltage Lockout
- Shutdown Input with Temperature Compensated 2.5V Threshold
- Uncommitted PWM Comparators for Design Flexibility
- Dual 100mA, Source/Sink Output Drivers

DESCRIPTION

The UC1637 is a pulse width modulator circuit intended to be used for a variety of PWM motor drive and amplifier applications requiring either uni-directional or bi-directional drive circuits. When used to replace conventional drivers, this circuit can increase efficiency and reduce component costs for many applications. All necessary circuitry is included to generate an analog error signal and modulate two bi-directional pulse train outputs in proportion to the error signal magnitude and polarity.

This monolithic device contains a sawtooth oscillator, error amplifier, and two PWM comparators with $\pm 100mA$ output stages as standard features. Protection circuitry includes under-voltage lockout, pulse-by-pulse current limiting, and a shutdown port with a 2.5V temperature compensated threshold.

The UC1637 is characterized for operation over the full military temperature range of $-55^{\circ}C$ to $+125^{\circ}C$, while the UC2637 and UC3637 are characterized for $-25^{\circ}C$ to $+85^{\circ}C$ and $0^{\circ}C$ to $+70^{\circ}C$, respectively.


ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage ($\pm V_s$)	$\pm 20V$
Output Current, Source/Sink (Pins 4, 7)	500mA
Analog Inputs (Pins 1, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15, 16)	$\pm V_s$
Error Amplifier Output Current (Pin 17)	$\pm 20mA$
Oscillator Charging Current (Pin 18)	-2mA
Power Dissipation at $T_A = 25^{\circ}C$ (Note 2)	1000mW
Power Dissipation at $T_c = 25^{\circ}C$ (Note 2)	2000mW
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (Soldering, 10 Seconds)	+300°C

Note 1: Currents are positive into, negative out of the specified terminal.

Note 2: Consult Packaging Section of Databook for thermal limitations and considerations of package.

BLOCK DIAGRAM




Note: Fault latches are reset dominant.

CONNECTION DIAGRAM


DIL-18 (TOP VIEW)

J or N Package



PLCC-20, LCC-20 (TOP VIEW)


Q, L Packages



PACKAGE PIN FUNCTION	
FUNCTION	PIN
+VTH	1
CT	2
-VTH	3
AOUT	4
-Vs	5
N/C	6
+Vs	7
BOUT	8
+BIN	9
-BIN	10
-AIN	11
+AIN	12
+C/L	13
-C/L	14
SHUTDOWN	15
N/C	16
+E/A	17
-E/A	18
E/A OUTPUT	19
ISET	20

SOIC-20 (TOP VIEW)

DW Package



ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ for the UC1637; -25°C to $+85^\circ\text{C}$ for the UC2637; and 0°C to $+70^\circ\text{C}$ for the UC3637; $+Vs = +15\text{V}$, $-Vs = -15\text{V}$, $+VTH = 5\text{V}$, $-VTH = -5\text{V}$, $R_T = 16.7\text{k}\Omega$, $C_T = 1500\text{pF}$, $T_A = T_J$.

PARAMETER	TEST CONDITIONS	UC1637/UC2637			UC3637			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Oscillator								
Initial Accuracy	$T_J = 25^\circ\text{C}$ (Note 6)	9.4	10	10.6	9	10	11	kHz
Voltage Stability	$V_S = \pm 5\text{V}$ to $\pm 20\text{V}$, $V_{PIN\ 1} = 3\text{V}$, $V_{PIN\ 3} = -3\text{V}$		5	7		5	7	%
Temperature Stability	Over Operating Range (Note 3)		0.5	2		0.5	2	%
$+VTH$ Input Bias Current	$V_{PIN\ 2} = 6\text{V}$	-10	0.1	10	-10	0.1	10	μA
$-VTH$ Input Bias Current	$V_{PIN\ 2} = 0\text{V}$	-10	-0.5		-10	-0.5		μA
$+VTH$, $-VTH$ Input Range		$+Vs-2$		$-Vs+2$	$+Vs-2$		$-Vs+2$	V
Error Amplifier								
Input Offset Voltage	$V_{CM} = 0\text{V}$		1.5	5		1.5	10	mV
Input Bias Current	$V_{CM} = 0\text{V}$		0.5	5		0.5	5	μA
Input Offset Current	$V_{CM} = 0\text{V}$		0.1	1		0.1	1	μA
Common Mode Range	$V_S = \pm 2.5$ to 20V	$-Vs+2$		$+Vs$	$-Vs+2$		$+Vs$	V
Open Loop Voltage Gain	$R_L = 10\text{k}$	75	100		80	100		dB
Slew Rate			15			15		$\text{V}/\mu\text{s}$
Unity Gain Bandwidth			2			2		MHz
CMRR	Over Common Mode Range	75	100		75	100		dB
PSRR	$V_S = \pm 2.5$ to $\pm 20\text{V}$	75	110		75	110		dB

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ for the UC1637; -25°C to $+85^\circ\text{C}$ for the UC2637; and 0°C to $+70^\circ\text{C}$ for the UC3637: $V_S = +15\text{V}$, $-V_S = -15\text{V}$, $+V_{TH} = 5\text{V}$, $-V_{TH} = -5\text{V}$, $R_T = 16.7\text{k}\Omega$, $C_T = 1500\text{pF}$, $T_A = T_J$.

PARAMETERS	TEST CONDITIONS	UC1637/UC2637			UC3637			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
Error Amplifier (Continued)									
Output Sink Current	$V_{PIN\ 17} = 0\text{V}$		-50	-20		-50	-20	mA	
Output Source Current	$V_{PIN\ 17} = 0\text{V}$	5	11		5	11		mA	
High Level Output Voltage		13	13.6		13	13.6		V	
Low Level Output Voltage			-14.8	-13		-14.8	-13	V	
PWM Comparators									
Input Offset Voltage	$V_{CM} = 0\text{V}$		20			20		mV	
Input Bias Current	$V_{CM} = 0\text{V}$		2	10		2	10	μA	
Input Hysteresis	$V_{CM} = 0\text{V}$		10			10		mV	
Common Mode range	$V_S = \pm 5\text{V}$ to $\pm 20\text{V}$	- $V_S + 1$		$+V_S - 2$	- $V_S + 1$		$+V_S - 2$	V	
Current Limit									
Input Offset Voltage	$V_{CM} = 0\text{V}$, $T_J = 25^\circ\text{C}$	190	200	210	180	200	220	mV	
Input Offset Voltage T.C.			-0.2			-0.2		$\text{mV}/^\circ\text{C}$	
Input Bias Current		-10	-1.5		-10	-1.5		μA	
Common Mode Range	$V_S = \pm 2.5\text{V}$ to $\pm 20\text{V}$	- V_S		$+V_S - 3$	- V_S		$+V_S - 3$	V	
Shutdown									
Shutdown Threshold	(Note 4)		-2.3	-2.5	-2.7	-2.3	-2.5	-2.7	V
Hysteresis			40			40		mV	
Input Bias Current	$V_{PIN\ 14} = +V_S$ to $-V_S$	-10	-0.5		-10	-0.5		μA	
Under-Voltage Lockout									
Start Threshold	(Note 5)		4.15	5.0		4.15	5.0	V	
Hysteresis			0.25			0.25		mV	
Total Standby Current									
Supply Current			8.5	15		8.5	15	mA	
Output Section									
Output Low Level	$I_{SINK} = 20\text{mA}$		-14.9	-13		-14.9	-13	V	
	$I_{SINK} = 100\text{mA}$		-14.5	-13		-14.5	-13		
Output High Level	$I_{SOURCE} = 20\text{mA}$	13	13.5		13	13.5		V	
	$I_{SOURCE} = 100\text{mA}$	12	13.5		12	13.5			
Rise Time	(Note 3) $C_L = \text{Inf}$, $T_J = 25^\circ\text{C}$		100	600		100	600	ns	
Fall Time	(Note 3) $C_L = \text{Inf}$, $T_J = 25^\circ\text{C}$		100	300		100	300	ns	

Note 3: These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production.

Note 4: Parameter measured with respect to $+V_S$ (Pin 6).

Note 5: Parameter measured at $+V_S$ (Pin 6) with respect to $-V_S$ (Pin 5).

Note 6: R_T and C_T referenced to Ground.

FUNCTIONAL DESCRIPTION

Following is a description of each of the functional blocks shown in the Block Diagram.

Oscillator

The oscillator consists of two comparators, a charging and discharging current source, a current source set terminal, ISET and a flip-flop. The upper and lower threshold of the oscillator waveform is set externally by applying a voltage at pins $+V_{TH}$ and $-V_{TH}$ respectively. The $+V_{TH}$ ter-

minal voltage is buffered internally and also applied to the ISET terminal to develop the capacitor charging current through R_T . If R_T is referenced to $-V_S$ as shown in Figure 1, both the threshold voltage and charging current will vary proportionally to the supply differential, and the oscillator frequency will remain constant. The triangle waveform oscillators frequency and voltage amplitude is determined by the external components using the formulas given in Figure 1.





Figure 1. Oscillator Setup

PWM Comparators

Two comparators are provided to perform pulse width modulation for each of the output drivers. Inputs are uncommitted to allow maximum flexibility. The pulse width of the outputs A and B is a function of the sign and amplitude of the error signal. A negative signal at Pin 10 and 8 will lengthen the high state of output A and shorten the high state of output B. Likewise, a positive error signal reverses the procedure. Typically, the oscillator waveform is compared against the summation of the error signal and the level set on Pin 9 and 11.

MODULATION SCHEMES

Case A Zero Deadtime (Equal voltage on Pin 9 and Pin 11)

In this configuration, maximum holding torque or stiffness and position accuracy is achieved. However, the power input into the motor is increased. Figure 3A shows this configuration.

Case B Small Deadtime (Voltage on Pin 9 > Pin 11)

A small differential voltage between Pin 9 and 11 provides the necessary time delay to reduce the chances of momentary short circuit in the output stage during transitions, especially where power-amplifiers are used. Refer to Figure 3B.

Case C Increased Deadtime and Deadband Mode

(Voltage on Pin 9 > Pin 11)

With the reduction of stiffness and position accuracy, the power input into the motor around the null point of the servo loop can be reduced or eliminated by widening the window of the comparator circuit to a degree of acceptance. Where position accuracy and mechanical stiffness is unimportant, deadband operation can be used. This is shown in Figure 3C.




Figure 2. Comparator Biasing

Output Drivers

Each output driver is capable of both sourcing and sinking 100mA steady state and up to 500mA on a pulsed basis for rapid switching of either POWERFET or bipolar transistors. Output levels are typically $-V_s + 0.2V$ @50mA low level and $+V_s - 2.0V$ @50mA high level.

Error Amplifier

The error amplifier consists of a high slew rate (15V/ μ s) op-amp with a typical 1MHz bandwidth and low output impedance. Depending on the $\pm V_s$ supply voltage, the common mode input range and the voltage output swing is within 2V of the Vs supply.

Under-Voltage Lockout

An under-voltage lockout circuit holds the outputs in the low state until a minimum of 4V is reached. At this point, all internal circuitry is functional and the output drivers are enabled. If external circuitry requires a higher starting voltage, an over-riding voltage can be programmed through the shutdown terminal as shown in Figure 4.




Figure 3. Modulation Schemes Showing (A) Zero Deadtime (B) Deadtime and (C) Deadband Configurations

Shutdown Comparator

The shutdown terminal may be used for implementing various shutdown and protection schemes. By pulling the terminal more than 2.5V below VIN, the output drivers will be enabled. This can be realized using an open collector gate or NPN transistor biased to either ground or the negative supply. Since the threshold is temperature stabilized, the comparator can be used as an accurate low voltage lockout (Figure 4) and/or delayed start as in Figure 5. In the shutdown mode the outputs are held in the low state.




Figure 4. External Under-Voltage Lockout

Current Limit

A latched current limit amplifier with an internal 200mV offset is provided to allow pulse-by-pulse current limiting. Differential inputs will accept common mode signals from




Figure 5. Delayed Start-Up

-Vs to within 3V of the +Vs supply while providing excellent noise rejection. Figure 6 shows a typical current sense circuit.




Figure 6. Current Limit Sensing




Figure 7. Bi-Directional Motor Drive with Speed Control Power-Amplifier




Figure 8. Single Supply Position Servo Motor Drive

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-89957012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-89957012A UC1637L/883B
5962-8995701VA	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8995701VA UC1637J/883B
UC1637J	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1637J
UC1637J.A	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1637J
UC1637J883B	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8995701VA UC1637J/883B
UC1637J883B.A	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8995701VA UC1637J/883B
UC1637L	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1637L
UC1637L.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1637L
UC1637L883B	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-89957012A UC1637L/883B
UC1637L883B.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-89957012A UC1637L/883B
UC2637DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2637DW
UC2637DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2637DW
UC2637DWG4	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2637DW
UC2637DWTR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2637DW
UC2637DWTR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2637DW
UC2637J	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	0 to 0	UC2637J
UC2637J.A	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	0 to 0	UC2637J
UC2637N	Active	Production	PDIP (N) 18	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-25 to 85	UC2637N
UC2637N.A	Active	Production	PDIP (N) 18	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-25 to 85	UC2637N
UC2637NG4	Active	Production	PDIP (N) 18	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-25 to 85	UC2637N

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UC3637DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3637DW
UC3637DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3637DW
UC3637DWTR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3637DW
UC3637DWTR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3637DW
UC3637J	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	0 to 70	UC3637J
UC3637J.A	Active	Production	CDIP (J) 18	20 TUBE	No	SNPB	N/A for Pkg Type	0 to 70	UC3637J
UC3637N	Active	Production	PDIP (N) 18	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3637N
UC3637N.A	Active	Production	PDIP (N) 18	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3637N
UC3637NG4	Active	Production	PDIP (N) 18	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3637N

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1637, UC3637, UC3637M :


- Catalog : [UC3637](#), [UC3637M](#), [UC3637](#)
- Military : [UC1637](#), [UC1637](#)
- Space : [UC1637-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2637DWTR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
UC3637DWTR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2637DWTR	SOIC	DW	20	2000	356.0	356.0	45.0
UC3637DWTR	SOIC	DW	20	2000	356.0	356.0	45.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-89957012A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1637L	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1637L.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1637L883B	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1637L883B.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC2637DW	DW	SOIC	20	25	507	12.83	5080	6.6
UC2637DW.A	DW	SOIC	20	25	507	12.83	5080	6.6
UC2637DWG4	DW	SOIC	20	25	507	12.83	5080	6.6
UC2637N	N	PDIP	18	20	506	13.97	11230	4.32
UC2637N.A	N	PDIP	18	20	506	13.97	11230	4.32
UC2637NG4	N	PDIP	18	20	506	13.97	11230	4.32
UC3637DW	DW	SOIC	20	25	507	12.83	5080	6.6
UC3637DW.A	DW	SOIC	20	25	507	12.83	5080	6.6
UC3637N	N	PDIP	18	20	506	13.97	11230	4.32
UC3637N.A	N	PDIP	18	20	506	13.97	11230	4.32
UC3637NG4	N	PDIP	18	20	506	13.97	11230	4.32

GENERIC PACKAGE VIEW


FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229370VA\

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




PACKAGE OUTLINE

DW0020A



SOIC - 2.65 mm max height

SOIC



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025