TEXAS INSTRUMENTS

UCC57108, UCC57102
JAJSVR2B – JUNE 2024 – REVISED OCTOBER 2024

UCC5710x 高速ローサイド ゲート ドライバ、DESAT 保護付き

1 特長

- 3A シンク、3A ソース出力電流 (標準値)
- プログラマブル遅延による DESAT 保護
- フォルト発生時のソフト ターンオフ
- VDD 電圧の絶対最大値:30 V
- –5V まで耐える入力およびイネーブル ピン
- 厳格な UVLO スレッショルドによりバイアスの柔軟性を確保
- 伝搬遅延時間:26ns (標準値)
- サーマル シャットダウン機能を搭載した自己保護ドライバ
- 広いバイアス電圧範囲
- 5mm × 4mm の SOIC-8 パッケージで供給されます
- 動作時の接合部温度範囲:–40℃〜150℃

2 アプリケーション

- HEV/EV PTC ヒーター
- トラクション インバータ
- 住宅用 EV チャージャ
- モーター ドライブ
- HVAC 用コンプレッサ

3 概要

UCC5710x は、PTC ヒーター、トラクションインバータのアクティブ放電回路、その他の補助サブシステムなどの大電力車載アプリケーション用のシングルチャネル高性能ローサイド IGBT/SiC ゲートドライバです。このデバイスは、低電圧ロックアウト (UVLO)、脱飽和保護 (DESAT)、異常検出出力、サーマルシャットダウン保護などの保護機能を搭載しています。UCC5710x の代表的なピーク ドライブ能力は 3A です。また、入力で -5V を扱えるため、中程度のグランド バウンスが発生するシステムの堅牢性を向上させることができます。これらの入力は電源電圧の影響を受けず、ほとんどのコントローラ出力に接続できるため、制御の柔軟性を最大限に高めることができます。異なるピン構成に応じて、UCC5710xB で供給される、広い電圧範囲のバイアス電源はバイポーラ電圧に対応します。また、個別のハイ / ロードライバ出力 (UCC5710xC) とイネーブル機能 (UCC5710xW) が提供されています。UCC5710xB および UCC5710xC を使用すると、正確な 5V 出力が得られれます。

パッケージ情報

部品番号	パッケージ [1]	パッケージ サイズ [2]	本体サイズ (公称)
UCC5710xB	D (SOIC 8)	4.9mm × 6.0mm	4.90mm × 3.91mm
UCC5710xC	D (SOIC 8)	4.9mm × 6.0mm	4.90mm × 3.91mm
UCC5710xW	D (SOIC 8)	4.9mm × 6.0mm	4.90mm × 3.91mm

(1) 供給されているすべてのパッケージについては、セクション 12 を参照してください。
(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

アプリケーション概略図

Table of Contents

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: *SLUSFL3*

4 Pin Configuration and Functions

図 4-1. UCC5710xB D Package SOIC-8 Top View


図 4-2. UCC5710xC D Package SOIC-8 Top View

図 4-3. UCC5710xW D Package SOIC-8 Top View

表 4-1. Pin Functions

PIN				TYPE[1]	DESCRIPTION
NAME	UCC5710xB	UCC5710xC	UCC5710xW		
IN	1	1	1	I	Non-inverting PWM input
VREF	2	2	NA	O	5V Reference generated within the driver
NC	NA	NA	2		Not Connected
FLTb	3	3	3	O	Active low fault reporting
DESAT	4	4	4	I	Input for detecting the desatuation fault
VDD	5	5	5	P	Driver bias supply
OUT	6	NA	6	O	Output of the driver
OUTH	NA	6	NA	O	Driver high output
EN	NA	NA	6	I	Enable or disable control pin.
OUTL	NA	7	NA	O	Driver low output
GND	7	8	8	G	Driver ground
VEE	8	NA	NA	P	Driver negtive bias supply with respect to GND

(1)   I/O = Digital input/output, IA = Analog input, AO= Analog output, P = Power connection

資料に関するフィードバック(ご意見やお問い合わせ) を送信

3

5 Specifications

5.1 Absolute Maximum Ratings

All the voltages are with respect to GND. Over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
VDD-GND	Positive power supply	−0.3	30	V
VDD-VEE	Differential Power Supply	-0.3	30	V
VEE-GND	Negative Power Supply	-18	0.3	V
OUT	Output signal DC voltage	GND/VEE–0.3	VDD+0.3	V
	Output signal transient voltage for 200-ns	GND/VEE–2	VDD+3	V
V_{DESAT}	Desat voltage	−0.3	VDD+0.3	V
V_{IN}	IN signal DC voltage	−5	30	V
V_{EN}	EN signal DC voltage (W Version)	−5	30	V
$I_{\overline{FLT}}$	FLT current sink		20	mA
$V_{\overline{FLT}}$	External pull-up	-0.3	VDD+0.3	V
T_J	Junction temperature	−40	150	℃
T_{stg}	Storage temperature	−65	150	℃

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 [1]	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 [2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Thermal Information

THERMAL METRIC[1]	THERMAL METRIC[1]	UCC5710X	UNIT
		D	
		8PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	132.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	74.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	76.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	25.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	75.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.4 Recommended Operating Conditions

All voltages are with reference to GND. Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD-GND	Positive Power Supply (8V UVLO Option)	8.5		26	V

5.4 Recommended Operating Conditions (続き)

All voltages are with reference to GND. Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD-GND	Positive Power Supply (12.5V UVLO Option)	14.5		26	V
VDD-VEE	Differential Power Supply			26	V
VEE-GND	Negative Power Supply	-15		0	V
V_{OUT}	Output Voltage	GND/VEE		VDD	V
V_{IN}	IN signal DC voltage	-2		26	V
V_{EN}	EN signal DC voltage (W Version)	-2		26	V
T_J	Junction temperature	–40		150	℃

5.5 Electrical Characteristics

VDD = 15 V, VEE = 0 V, 1-µF capacitor from VDD to GND, 1-µF capacitor from VEE to GND, TJ = –40°C to +150°C, CL = 0 pF, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENTS						
I_{VDDQ}	VDD quiescent supply current	V_{IN} = 3.3V, EN = 5V, VDD = 6.5V			1.4	mA
I_{VDD}	VDD static supply current	V_{IN} = 3.3 V, EN = 5V		1.1	1.5	mA
I_{VDD}	VDD static supply current	V_{IN} = 0 V, EN = 5V		0.8	1.2	mA
I_{VEEQ}	VEE static supply current	V_{IN} = 0 V, EN = 5V, VEE = -10V			1.1	mA
I_{VDDO}	VDD dynamic operating current	f_{SW} = 1 MHz, EN = 5V, VDD=15 V, C_L=1.8nF			35	mA
I_{DIS}	VDD disable current	V_{IN} = 3.3 V, EN = 0 V		0.8	1.1	mA
VDD UNDERVOLTAGE THRESHOLDS AND DELAY						
V_{VDD_ON}	VDD UVLO Rising Threshold	8-V UVLO Option	7.6	8	8.4	V
V_{VDD_OFF}	VDD UVLO Falling Threshold	8-V UVLO Option	6.65	7	7.35	V
V_{VDD_HYS}	VDD UVLO Threshold Hysteresis	8-V UVLO Option		1		V
$t_{UVLO2FLT}$	Propagation delay from UVLO shutdown to $\overline{FLT}$			8.4		us
V_{VDD_ON}	VDD UVLO Rising Threshold	12.5-V UVLO Option	12.8	13.5	14.2	V
V_{VDD_OFF}	VDD UVLO Falling Threshold	12.5-V UVLO Option	11.8	12.5	13.2	V
V_{VDD_HYS}	VDD UVLO Threshold Hysteresis	12.5-V UVLO Option		1.0		V
VREF						
V_{REF}	Voltage Reference	I_{REF}=10mA		5		V
I_{REF}	Reference output current				20	mA
IN, EN						
V_{INH}	Input High Threshold Voltage		1.8	2.2	2.6	V
V_{INL}	Input Low Threshold Voltage		0.8	1.2	1.6	V
V_{IN_HYS}	Input-threshold Hysteresis			1.0		V
R_{IND}	IN Pin Pull Down Resistance	IN=EN= 3.3V		120		kΩ
V_{ENH}	Enable High Threshold Voltage		1.8	2.2	2.6	V
V_{ENL}	Enable Low Threshold Voltage		0.8	1.2	1.6	V
V_{EN_HYS}	Enable Threshold Hysteresis			1		V
R_{ENU}	EN Pin Pull Up Resistance	EN = 0V		400		kΩ
V_{FLTth}	$\overline{FLT}$ threshold voltage	$I_{FLT\text{-}sink}$ = 15mA		0.43	1	V
DESAT DETECTION						
I_{CHG}	Blanking capacitor charge current	V_{DESAT} = 3.25V	200	250	316	µA

資料に関するフィードバック(ご意見やお問い合わせ)を送信   5

5.5 Electrical Characteristics (続き)

VDD = 15 V, VEE = 0 V, 1-µF capacitor from VDD to GND, 1-µF capacitor from VEE to GND, TJ = –40°C to +150°C, CL = 0 pF, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{DCHG}	DESAT pin discharge current	V_{DESAT} = 8V		-20		mA
$V_{DESATTH}$	DESAT Detection Threshold		6.0	6.5	7.0	V
V_{DESLO}	DESAT voltage when OUT=L, referenced to GND				100	mV
$t_{DESLEB1}$ [1]	Leading edge blanking time			150		ns
t_{DESFIL} [1]	DESAT deglitch filter			100	150	ns
$t_{DES2OUT}$ [1]	DESAT propagation delay to 90% of OUT	$V_{DESAT}>V_{DESATTH}$		140	250	ns
$t_{DES2FLT}$ [1]	DESAT propagation delay to $\overline{FLT}$ low	$V_{DESATTH}$ to 90% of $\overline{FLT}$		135	250	ns
SOFT TURN OFF						
R_{STO}	Internal Soft turn-off Pulldown Resistance	DESAT triggered, V_{OUT}=5V		35		Ω
OVERTEMPERATURE PROTECTION						
T_{SD} [1]	Overtemperature threshold			180		C
T_{HYS} [1]	Overtemperature protection hysteresis			30		C
$t_{OTP2FLT}$ [1]	Propagation delay from overtemperature shutdown to $\overline{FLT}$	Over temperature shutdown to 90% of $\overline{FLT}$		8		us
OUTPUT DRIVER STAGE						
I_{SRCPK} [1]	Peak Output Source Current	C_{VDD} = 10 µF, C_L = 0.1 µF, f = 1 kHz		-3		A
I_{SNKPK} [1]	Peak Output Sink Current	C_{VDD} = 10 µF, C_L = 0.1 µF, f = 1 kHz		3		A
R_{OH}	Pull up resistance	I_{OUT} = –500mA		5		Ω
R_{OL}	Pull down resistance	I_{OUT} = 500mA		1		Ω

(1)   Parameters are not tested in production.

5.6 Switching Characteristics

VDD = 15 V, VEE = 0 V, 1-µF capacitor from VDD to GND, 1-µF capacitor from VEE to GND, TJ = –40°C to +150°C, CL = 0 pF, unless otherwise noted. [1]

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{RA}, t_{RB}	Output Rise Time	C_L=1.8nF, 10% to 90%, Vin = 0 to 3.3V		8	18	ns
t_{FA}, t_{FB}	Output Fall Time	C_L=1.8nF, 90% to 10%, Vin = 0 to 3.3V		14	32	ns
t_{D2}	Propagation Delay – Input falling to output falling	C_L=1.8nF, from 1V falling on Vin to 90% of output fall, Vin=0 - 3.3V, Fsw=500kHz, 50% duty cycle		28	50	ns
t_{D1}	Propagation Delay – Input rising to output rising	C_L=1.8nF, from 2V rising on Vin to 10% of output rise, Vin=0 - 3.3V, Fsw=500kHz, 50% duty cycle		26	50	ns
t_{PD_EN}	EN Response Delay (W Version)	C_L=1.8nF, from 2V rising on EN to 10% of output rise, EN=0 - 3.3V, Fsw=500kHz, 50% duty cycle		26	40	ns
t_{PD_DIS}	DIS Response Delay (W Version)	C_L=1.8nF, from 1V falling on EN to 90% of output fall, EN=0 - 3.3V, Fsw=500kHz, 50% duty cycle		27	45	ns
t_{PWmin}	Minimum Input Pulse Width That Passes to Output	C_L=1.8nF, Vin=0 - 3.3V, Fsw=500kHz, Vo >2V		9	15	ns

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: SLUSFL3

5.6 Switching Characteristics (続き)

VDD = 15 V, VEE = 0 V, 1-µF capacitor from VDD to GND, 1-µF capacitor from VEE to GND, TJ = –40°C to +150°C, CL = 0 pF, unless otherwise noted. [(1)]

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PWD}	Pulse Width Distortion	Input Pulse Width = 100ns, 500kHz $t_{D2} - t_{D1}, C_L$=1.8nF	-10		10	ns

(1) Switching parameters are not tested in production.

5.7 Timing Diagrams

図 5-1. Single Input Version, IN = PWM

図 5-2. UVLO Protection Timing Diagram

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: SLUSFL3

図 5-3. DESAT Protection Timing Diagram

図 5-4. Thermal Shutdown Protection Timing Diagram

5.8 Typical Characteristics

Unless otherwise specified, VDD=15V, VEE=0V, IN=3.3V, EN=5V, T_J = 25 °C, No load


V_{DD} = 6.5V

図 5-5. Quiescent Current

図 5-6. Operating Static Supply Current

図 5-7. Disable Current

C_{LOAD} = 1.8 nF

図 5-8. Operating Supply Current


図 5-9. UVLO Threshold

図 5-10. Input Threshold

5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=15V, VEE=0V, IN=3.3V, EN=5V, T_J = 25 °C, No load

図 5-11. Input Pulldown Resistance

図 5-12. Enable Threshold

図 5-13. Enable Up Resistance

図 5-14. Output Pullup Resistance vs VDD

図 5-15. Output Pulldown Resistance

C_{LOAD} = 1.8 nF

図 5-16. Output Rise Time

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: SLUSFL3

5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=15V, VEE=0V, IN=3.3V, EN=5V, T_J = 25 °C, No load

C_{LOAD} = 1.8 nF

図 5-17. Output Fall Time

C_{LOAD} = 1.8 nF

図 5-18. Output Rise and Fall Time

C_{LOAD} = 1.8 nF

図 5-19. Input to Output Rising (Turnon) Propagation Delay

C_{LOAD} = 1.8 nF

図 5-20. Input to Output Falling (Turnoff) Propagation Delay

C_{LOAD} = 1.8 nF

図 5-21. Input Propagation Delay

C_{LOAD} = 1.8 nF

図 5-22. Enable Propagation Delay

5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=15V, VEE=0V, IN=3.3V, EN=5V, T_J = 25 °C, No load

図 5-23. Vref Voltage vs VDD

図 5-24. Vref Voltage vs Temperature

図 5-25. Soft Turn Off Pulldown Resistance vs VDD

図 5-26. DESAT Charge Current vs Temperature

図 5-27. DESAT Threshold vs Temperature

C_{LOAD} = 100 nF

図 5-28. Peak Source and Sink Current

English Data Sheet: SLUSFL3

## 5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=15V, VEE=0V, IN=3.3V, EN=5V, T_J = 25 °C, No load

I_{FLTb_sink} = 15mA

図 5-29. FLTb vs Temperature

6 Detailed Description

6.1 Overview

The UCC5710x device is a single-channel, high-speed, gate driver capable of effectively driving MOSFET, SiC MOSFET, and IGBT power switches with 3-A source and 3-A sink (symmetrical drive) peak current. The driver has a good transient handling capability on its output due to reverse currents, as well as rail-to-rail drive capability and small propagation delay, typically 26ns. The device has the state-of-art DESAT detection time and fault reporting function to the low voltage side DSP/MCU. Soft turn off is triggered when the DESAT fault is detected, minimizing the short circuit energy while reducing the overshoot voltage on the switch.

The input threshold of the UCC5710x is compatible to TTL low-voltage logic, which is fixed and independent of VDD supply voltage. The driver can also work with CMOS based controllers as long as the threshold requirement is met. The 1-V typical hysteresis offers excellent noise immunity.

In the UCC5710xW, the driver has an EN pin with fixed TTL compatible threshold. EN is internally pulled up. Pulling EN low disables the driver, while leaving EN open provides normal operation. The UCC5710xB and UCC5710xC offer an additional 5V output (VREF) that source up to 20mA function.

6.2 Functional Block Diagram

図 6-1. UCC5710xB Simplified Functional Block Diagram

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: SLUSFL3

図 6-2. UCC5710xC Simplified Functional Block Diagram

図 6-3. UCC5710xW Simplified Functional Block Diagram

6.3 Feature Description

6.3.1 Input Stage

The inputs of the UCC5710x devices are compatible with TTL based threshold logic and the inputs are independent of the VDD supply voltage. With typical high threshold of 2.2 V and typical low threshold of 1.2 V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3-V or 5-V logic. Wider hysteresis (typically 1 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. This device also features tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature. The very low input capacitance, typically less than 8 pF, on these pins reduces loading and increases switching speed.

The device features an important protection function wherein, whenever the input pin is in a floating condition, the output is held in the low state. This is achieved with internal pullup or pulldown resistors on the input pins as shown in the simplified functional block diagrams. In some applications, due to difference in bias supply sequencing, different ICs power-up at different times. This may cause output of the controller to be in tri-state. This output of the controller is connected to the input of the driver IC. If the driver IC does not have a pulldown resistor then the output of the driver may go high erroneously and damage the switching power device.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly varying input signals, especially in situations where the device is located on a separate daughter board or PCB layout has long input connection traces:

- High dI/dt current from the driver output coupled with board layout parasitics can cause ground bounce. Because the device features just one GND pin which may be referenced to the power ground, this may interfere with the differential voltage between input pins and GND and trigger an unintended change of output state. Because of a fast 26-ns propagation delay, this can ultimately result in high-frequency oscillations, which increases power dissipation and poses risk of damage.

- 1-V Input threshold hysteresis boosts noise immunity compared to most other industry standard drivers.

An external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This also limits the rise or fall times to the power device which reduces EMI. The external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

Finally, because of the unique input structure that allows negative voltage capability on the input and enable pins, caution must be used in the following applications:

- Input or enable pins are switched to amplitude > 15 V.
- Input or enable pins are switched at dV/dt > 2 V/ns.

If both of these conditions occur, add a series 150-Ω resistor for the pin(s) being switched to limit the current through the input structure.

6.3.2 Enable Function

The enable (EN) pin of the UCC5710xW device also has TTL compatible input thresholds with wide hysteresis. The typical turnon threshold is 2.2V and the typical turnoff threshold is 1.2V with typical hysteresis of 1V. The enable (EN) pin of the UCC5710xW has an internal pullup resistor to an internal reference voltage. Thus, leaving the enable pin floating turns on the driver and allows it to send output signals properly. If desired, the enable pin can also be driven by low-voltage logic to enable and disable the driver. There is minimum delay from the enable block to the output for fast system response time. Similar to the input pins, the enable pin can also handle significant negative voltage and therefore provides system robustness. The enable pin can withstand a wide range of slew rates such as 1V/ns to 1V/ms. The enable signal is independent of VDD voltage and stable across the full operating temperature range.

6.3.3 Driver Stage

The device has a ±3-A peak drive strength and is suitable for driving IGBT/SiC. The driver features an important safety function wherein, when the input pins are in a floating condition, the output is held in the LOW state. The driver has rail-to-rail output by implementing an NMOS pull-up with intrinsic bootstrap gate drive. Under DC conditions, a PMOS is used to keep OUT tied to VDD as shown in the following figure. The low pullup impedance of the NMOS results in strong drive strength during the turn-on transient, which shortens the charging time of the input capacitance of the power semiconductor and reduces the turn on switching loss.

図 6-4. Gate Driver Output Stage

6.3.4 Desaturation (DESAT) Protection

The UCC5710x-Q1 implements a fast overcurrent and short circuit protection feature to protect the MOSFET/IGBT from catastrophic breakdown during a fault. The DESAT pin has a typical 6.5 V threshold with respect to GND, the source or emitter of the power semiconductor. When the input is in a floating condition or the output is held in the LOW state, the DESAT pin is pulled down by an internal MOSFET and held in the LOW state, which prevents the overcurrent and short circuit fault from false triggering. The internal current source of the DESAT pin is activated only during the driver ON state, which means the overcurrent and short circuit protection feature only works when the power semiconductor is in the ON state. The internal pulldown MOSFET helps to discharge the voltage of the DESAT pin when the power semiconductor is turned off. The device features a 150-ns internal leading edge blanking time after OUT switches to the HIGH state. The UCC5710x internal current source is activated to charge the external blanking capacitor after the internal leading edge blanking time. The typical value of the internal current source is 250 μA. More details about the DESAT circuit design can be found in Applications and Benefits of UCC5710x-Q1.

図 6-5. DESAT Protection

6.3.5 Fault ($\overline{FLT}$)

The $\overline{FLT}$ pin of the UCC5710x can report a fault signal to the DSP/MCU when a fault is detected through the DESAT pin, internal TSD, or the UVLO. The $\overline{FLT}$ pin is pulled down to GND after the fault is detected and is held low until the fault is cleared. It can be pull up to external voltage rail up to VDD level with the considersion that the maximum sink current on the $\overline{FLT}$ is 20mA. Also a 100pF capacitor between $\overline{FLT}$ and GND is recommened.

6.3.6 VREF

The UCC5710x devices provides the 5V bias intergrated in to the gate driver. This output is capable of sourcing up to 20mA. for voltage sensing modulators, current-sensing modulators or other external comparator interface. A 100nF bypass capacitor is required on the VREF pin even it is bias any external functions. The detail performance for VREF pin can be found in the Typical Characteristics.

6.3.7 Thermal Shutdown

The UCC5710x devices provides the thermal shutdown function that can protect the driver when the internal temperature goes above threshold. When the it excess the overtemperature threshold, the $\overline{FLT}$ will be pulled low

after the 8us propagation delay. The device will active again once the temperature falls below the threshold. More information can be found in the セクション 5.7.

6.4 Device Functional Modes

The UCC5710x devices operate in normal mode and UVLO mode (see セクション 7.2.2.1 for information on UVLO operation). In normal mode, the output state is dependent on the states of the device and the input pins.

The UCC5710xW features a single, noninverting input, but also contains enable and disable functionality through the EN pin. Setting the EN pin to logic HIGH enables the noninverting input to output on the IN pin.

表 6-1. UCC5710xB Truth Table

IN	DESAT	INTERNAL TSD	FLT	OUT
H	L	L	Open drain	H
L	L	L	Open drain	L
H	H	L	L	L
X	X	H	L	L

表 6-2. UCC5710xC Truth Table

IN	DESAT	INTERNAL TSD	FLT	OUTH	OUTL
H	L	L	Open drain	H	High-impedance
L	L	L	Open drain	High-impedance	L
H	H	L	L	High-impedance	L
X	X	H	L	High-impedance	L

表 6-3. UCC5710xW Truth Table

IN	EN	DESAT	INTERNAL TSD	FLT	OUT
L	H	L	L	Open drain	L
H	H	L	L	Open drain	H
X	L	X	X	X	L
H	H	H	L	L	L
X	H	X	H	L	L

7 Applications and Implementation

注

以下のアプリケーションに関するセクションの情報は、TI の部品仕様の一部ではなく、TI はこれらの情報の正確性や完全性を保証しません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. To enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver can be employed between the PWM output of controllers or signal isolation devices and the gates of the power semiconductor devices. Further, gate drivers are indispensable when sometimes it is just not feasible to have the PWM controller directly drive the gates of the switching devices. The situation is often encountered because the PWM signal from a digital controller or signal isolation device is often a 3.3-V or 5-V logic signal which is not

capable of effectively turning on a power switch. Level-shifting circuitry is needed to boost the logic-level signal to the gate-drive voltage in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar (or P- N-channel MOSFET) transistors in a totem-pole arrangement, being emitter follower configurations, prove inadequate for this because they lack level-shifting capability and low-drive voltage protection. Gate drivers effectively combine both the level-shifting, buffer drive, and UVLO functions. Gate drivers also find other needs such as minimizing the effect of switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into itself.

The UCC5710x is very flexible in this role with a strong drive current capability and wide recommended supply voltage range of UVLO to 26 V. This allows the driver to be used in 5-V bias logic level very high frequency MOSFET applications, 12-V MOSFET applications, 20-V and -5-V (relative to source) SiC FET applications, 15-V and -8-V (relative to emitter) IGBT applications and many others.

These requirements, coupled with the need for low propagation delays and availability in compact, and low-inductance packages with good thermal capability, make gate driver devices such as the UCC5710x extremely important components in switching power combining benefits of high-performance, low cost, low component count, board space reduction and simplified system design.

7.2 Typical Application

図 7-1. UCC57108C Used in a PTC Heater Application

7.2.1 Design Requirements

When selecting the gate driver device for an end application, some design considerations must be evaluated in order to make the most appropriate selection. Following are some of the design parameters that should be used when selecting the gate driver device for an end application: input-to-output configuration, the input threshold type, bias supply voltage levels, peak source and sink currents, availability of independent enable and disable functions, propagation delay, power dissipation, and package type. Example design parameters and requirements are listed in 表 7-1.

表 7-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input to output logic	Noninverting

表 7-1. Design Parameters (続き)

DESIGN PARAMETER	EXAMPLE VALUE
Input threshold type	TTL
Bias supply voltage levels	+18 V
Negative output low voltage	N/A
dV_{DS}/dt[1]	100 V/ns
Enable function	Yes
Disable function	N/A
Propagation delay	<30 ns
Power dissipation	<1 W
Package type	SON-8 or SOIC-8

(1) dV_{DS}/dt is a typical requirement for a given design. This value can be used to find the peak source/sink currents needed as shown in .

7.2.2 Detailed Design Procedure

7.2.2.1 VDD Undervoltage Lockout

The UCC57108 device offers an undervoltage lockout threshold of 8 V and the UCC57102 provides an undervoltage lockout threshold of 12V. The device's hysteresis range helps to avoid any chattering due to the presence of noise on the bias supply. 1V of typical UVLO hysteresis is expected. There is no significant driver output turnon delay due to the UVLO feature, and 4 µs of UVLO delay is expected. The UVLO turn-off delay is also minimized as much as possible. The UVLO delay is designed to minimize chattering that may occur due to very fast transients that may appear on VDD. When the bias supply is below UVLO thresholds, the outputs are held actively low irrespective of the state of the input pins and enable pin. The device accepts a wide range of slew rates on its VDD pin, and VDD noise within the hysteresis range does not affect the output state of the driver (neither ON nor OFF).


図 7-2. Power Up

7.2.3 Application Curves

The figures below show the typical switching characteristics of the UCC57108 device with a 1nF capacitor load.

Product Folder Links: UCC57108 UCC57102

English Data Sheet: SLUSFL3

図 7-3. UCC57108 Rising (Turn-On) Propagation Delay

図 7-4. UCC57108 Falling (Turn-Off) Propagation Delay

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: *SLUSFL3*

8 Power Supply Recommendations

The bias supply voltage range for which the UCC5710x devices are recommended to operate is from UVLO to 26 V. The lower end of this range is governed by the internal UVLO protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition when the VDD pin voltage is below the $V_{(ON)}$ supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 26-V recommended maximum voltage rating of the VDD pin of the device. The absolute maximum voltage for the VDD pin is 30 V.

The UVLO protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and the device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification. Therefore, ensuring that, while operating at or near the UVLO range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown.

During system shutdown, device operation continues until the VDD pin voltage has dropped below the VDD UVLO falling threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up, the device does not begin operation until the VDD pin voltage has exceeded the VDD UVLO rising threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUT pin is also supplied through the same VDD pin is important. As a result, every time a current is sourced out of the output pin (OUT), a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that local bypass capacitors are provided between the VDD and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low-ESR, ceramic surface-mount capacitor is needed. TI recommends having two capacitors; a 100-nF ceramic surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surface-mount capacitor of a few microfarads added in parallel.

The UCC5710x is a high current gate driver. If the gate driver is placed far from a switching power device such as a MOSFET then that may create a large inductive loop. A large inductive loop may cause excessive ringing on any and all pins of the gate driver. This may result in stress exceeding device recommended ratings. Therefore, it is recommended to place the gate driver as close to the switching power device as possible. It is also advisable to use an external gate resistor to damp any ringing due to high switching currents and board parasitic elements.

9 Layout

9.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current, fast-switching circuit to provide appropriate device operation and design robustness. The UCC5710x gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of a power switch to facilitate voltage transitions very quickly. Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are recommended when designing with these high-speed drivers.

- Place the driver device as close as possible to power device to minimize the length of high-current traces between the driver output pins and the gate of the power switch device.
- Place the bypass capacitors between the VDD pin and the GND pin and as close to the driver pins as possible to minimize the trace length for improved noise filtering. TI recommends having two capacitors; a 100-nF ceramic surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surface-mount capacitor of a few microfarads added in parallel. These capacitors support high peak current being drawn from VDD during turnon of the power switch. The use of low inductance surface-mount components such as chip capacitors is highly recommended.
- The turnon and turn-off current loop paths (driver device, power switch, and VDD bypass capacitor) should be minimized as much as possible in order to keep stray inductance to a minimum. High di/dt is established in these loops at two instances – during turnon and turn-off transients, which induces significant voltage transients on the output pins of the driver device and gate of the power switch.
- Wherever possible, parallel the source and return traces of a current loop, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- To minimize switch node transients and ringing, adding some gate resistance and/or snubbers on the power devices may be necessary. These measures may also reduce EMI.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as the source of the power switch, the ground of the PWM controller, and so forth, at a single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at the OUT pin may corrupt the input signals during transitions. The ground plane must not be a conduction path for any current loop. Instead the ground plane should be connected to the star-point with one trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: SLUSFL3

9.2 Layout Example

図 9-1. Layout Example: UCC5710xB

10 Device and Documentation Support

10.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (September 2024) to Revision B (October 2024)	Page
• UCC57102B および UCC5710xC を「事前情報」から「量産データ」に変更... 1	

Changes from Revision * (June 2024) to Revision A (September 2024)	Page
• UCC5710xW を「事前情報」から「量産データ」に変更..1	

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: *UCC57108 UCC57102*

English Data Sheet: SLUSFL3

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC57102BDR	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC102B
UCC57102BDR.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC102B
UCC57102CDR	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC102C
UCC57102CDR.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC102C
UCC57102WDR	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC102W
UCC57102WDR.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC102W
UCC57108BDR	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC108B
UCC57108BDR.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC108B
UCC57108CDR	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC108C
UCC57108CDR.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC108C
UCC57108WDR	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC108W
UCC57108WDR.A	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UC108W

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC57102, UCC57108 :

• Automotive : UCC57102-Q1, UCC57108-Q1

NOTE: Qualified Version Definitions:

    • Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC57102CDR	SOIC	D	8	3000	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
UCC57102WDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC57108BDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC57108CDR	SOIC	D	8	3000	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
UCC57108WDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC57102CDR	SOIC	D	8	3000	340.5	336.1	25.0
UCC57102WDR	SOIC	D	8	3000	353.0	353.0	32.0
UCC57108BDR	SOIC	D	8	3000	353.0	353.0	32.0
UCC57108CDR	SOIC	D	8	3000	340.5	336.1	25.0
UCC57108WDR	SOIC	D	8	3000	353.0	353.0	32.0

.228-.244 TYP
[5.80-6.19]

PIN 1 ID AREA

A

1

.189-.197
[4.81-5.00]
NOTE 3

4

B

.150-.157
[3.81-3.98]
NOTE 4

6X .050
[1.27]

8

2X

.150
[3.81]

5

8X .012-.020
[0.31-0.51]

$\oplus$ .010 [0.25] Ⓜ C A B

C

SEATING PLANE

⌒ .004 [0.1] C

4X (0°-15°)

.069 MAX
[1.75]

SEE DETAIL A

4X (0°-15°)

.005-.010 TYP
[0.13-0.25]

.010
[0.25]

0° - 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061)
[1.55]

SYMM

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM

(R.002) TYP
[0.05]

4

5

6X (.050)
[1.27]

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

SYMM

1

8X (.024)
[0.6]

SYMM

8

(R.002) TYP
[0.05]

6X (.050)
[1.27]

4

5

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C   02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
9. Board assembly site may have different recommendations for stencil design.