


Efficiently power the latest processor cores

Chris Glaser

Senior applications engineer



Agenda

- Maintaining a high voltage accuracy at DC and during load transients
- Design example based on the JACINTO processor
- Small total solution size with the optimal amount of output capacitance
- Efficiency and good thermal performance

Processor core types: SoC, FPGA, DSP, ASIC, memory





Sitara™

MPU

Jacinto™

Processors
















Core supply for SoC, FPGA, DSP, ASIC, memory

Requirements	Solutions
High output current	up to 50 A single-phase, parallelable to 200 A+
Thermal performance	High efficiency, very low R _{DS(on)} , power packages
Fast transient response	enhanced-DCS-Control Topology, remote sensing
Tight accuracy	<1% over temperature, fixed $V_{\rm OUT}$, droop compensation
Low supply voltage	down to 0.2 V for Core Supply and LPDDR5 Memory
Dynamic voltage scaling	I ² C interface, V _{SELECT} function

Core supply voltage tolerance



- Min/max voltage requirements
- Load step currents
- Ripple requirements
- Voltage for external supervisor required?
- Max current (DC and peak)
- DC accuracy (with remote sense)

Load transient is largest contributor to output voltage accuracy → drives output capacitance requirement

Example load transient requirement (Jacinto)

- $V_{INI} = 3.3 \text{ V}$
- $V_{OLIT} = 0.8 \text{ V}$
- Accuracy +/- 3% (AC, transient), +/- 1% (DC)
- (1) Automotive (T_J max 125°C)
 - I_{OUTmax} 39.8 A

Use this example

- Load transient 27.9 A in 1 µs (11.9 A -> 39.8 A ->11.9 A)
- (2) Industrial (T_J max 105°C)
 - I_{OUTmax} 30.6 A
 - Load transient 18.7A in 1µs (11.9 A -> 30.6 A ->11.9 A)

TPS62870/1/2/3



6 A / 9 A / 12 A / 15 A Stackable I²C Buck Converter in QFN w/ WF

Features


- Up to 15 A Output Current with Remote Sense
- 2.7 V to 6 V V_{IN} 1% output voltage accuracy
- DVS/ AVS, 0.4 V to 0.71875 V with 1.25 mV step, 0.4 V to 1.0375
 V with 2.5 mV step, 0.4 V to 1.675 V with 5mV steps and 0.8 V to 3.35 V with 10 mV step
- $7 \text{ m}\Omega / 4.7 \text{ m}\Omega$ integrated power FETs
- 1.5 MHz, 2.25 MHz, 2.5 MHz or 3.0 MHz Fsw with sync
- · Adjustable soft start, adjustable compensation, Power Good
- Stackability, I²C (optional), Spread Spectrum (optional)
- · Ease of power sequencing
- · Remote sense for core supply
- Dynamic adaptation to processor loads, small steps for adjustable output voltage


Applications

- Auto: LPDDR5/ Infotainment & Cluster/ADAS Reference design
- Industrial: IP network camera, ASIC core power supply, Vision & Smart City

Benefits

- Stackability: increase the load requirements and improve performance
- Functional safety capable: includes FIT, FMD and Pin FMA









3.55mm x 2.55mm QFN package

Outputs can be paralleled to support greater load currents




Output capacitance and compensation calculator





Load transient bench results



Spec target met with margin (component tolerances, etc.)

TPS62874/5/6/7

AEC-Q100 Grade 1 available

15 A / 20 A / 25 A / 30 A Stackable I²C Buck in QFN w/ WF

Features

- 2.7 V to 6 V V_{IN}
- Device Temperature Grade 1 (Ta = -40°C to 125°C)
 - 40°C to 150°C junction temperature range
- DVS, 0.8% output voltage accuracy
 - 0.4 V to 0.71875 V with 1.25 mV steps
 - 0.4 V to 1.0375 V with 2.5 mV steps
 - 0.4 V to 1.675 V with 5 mV steps
- 2.6 mΩ / 1.5 mΩ integrated power FETs
- 1.5 MHz, 2.25 MHz, 2.5 MHz or 3 MHz fsw; syncable
- Stackability, I²C (optional), Spread Spectrum (optional)
- 4.05 mm x 3.05 mm QFN Package with wettable flanks
- Functional safety capable
- Droop compensation


Applications

- ADAS Sensor Fusion, ECU/Domain Controller, Digital Cockpit
- Optical Network
- FPGA, ASIC & digital core supplies

Benefits


- Support load currents up to 30 A out of a small cost effective QFN package
- Remote sense for core supply allows to compensate PCB loss
- Enables faster evaluation through I²C interface
- Stackability to allow for smaller inductors and better heat distribution on the PCB

 Dynamic adaptation to processor loads, small steps for adjustable output voltage
 TPS6287x-Q1





What is droop compensation?



What is droop compensation?

Extra room for load transients!




Figure 9-12. Output Voltage Versus Output Current





Figure 9-13. Output Voltage Versus Output Current

Load transient | ~25% peak-to-peak improvement

TPS62876EVM-198: Load Step $0\leftrightarrow 20$ A in 1 µs, $V_{out}=0.835$ V



Less output capacitance required!



6 A & 12 A / 10 A & 15 A Scalable Buck Module Family with I2C

Features


- Up to 15 A Output Current with Remote Sense
- 2.7 V to 6 V V_{IN}
- DVS/ AVS with 1% output voltage accuracy
 - 0.4 V to 0.71875 V with 1.25 mV step
 - 0.4 V to 1.0375 V with 2.5 mV step
 - 0.4 V to 1.675 V with 5 mV steps and
 - 0.8V to 3.35 V with 10 mV step
- Selectable start-up Voltages (50 mV steps) between 0.4-3.35 V
- High Efficiency and 19.5 °C/W R_{BJA}
- Excellent EMI performance through Integrated Caps and L
- 1.5 & 2.25 MHz Fsw, Spread Spectrum Clocking (opt) or sync
- Parallel operation to increase Output current range
- 4.5 mm x 6.5 mm x 1.8 mm QFN Package with Thermal Pad (6 A & 12 A)
- 4.5 mm x 6.5 mm x 4.0 mm QFN Package with Thermal Pad (10 A & 15 A)

Applications

- FPGA, ASIC, Memory & digital core supplies
- Datacom modules, PLCs
- Communication equipment, wireless infrastructure
- Optical Network, storage

Benefits

- Support load currents of 12 A / 15 A up to 85°C ambient temp with a total BOM size of 77mm²
- Remote sense for core supply
- Parallelable to allow simple current increase (e.g. larger FPGA need) and better heat distribution on the PCB, lower ripple
- Dynamic adaptation to processor loads, small steps for adjustable output voltage





Designing for smallest size

Small size around IC

Minimum Cout at the load



Load transient bench results





Figure 9-14. Load Transient Response TPSM8287A12BBS

Power module gives a 58% smaller solution size


TPS62873-Q1 EVM




Low temperature rise at full load for both devices

Thermal performance (5 V_{in}, 0.9 V_{out}, 12 A load)

TPS62873-Q1 EVM




TPSM8287A EVM



TPSM8287A12BAS | Safe Operating Area (SOA)

No derating up to ~80°C



Conclusion

- Enable lower core voltages and increased load current for the latest processors
- Maintain a high voltage accuracy at DC and during load transients
- Efficiency and good thermal performance
- Small total solution size with the optimal amount of output capacitance

Getting started

You can start evaluating this device leveraging the following:

Content type	Content title	Link to content or more details
Product folders	TPS62873-Q1 and TPS62873 (6 A/9 A/12 A/15 A) TPS62876-Q1 (15 A/20 A/25 A/30 A) TPSM8287A (6 A/10 A/12 A/15 A) power module	Link Link Link Link
Technical blog content	How to deliver current beyond 100 A to an ADAS processor	<u>Link</u>
Processor power trees	AM68x Processor Power Solutions for Industrial Applications MobileyeEyeQ6L – Semi Discrete Power Tree	<u>Link</u> <u>Link</u>
Application notes	Operating TPS6287X-Q1 Devices in a Stacked Configuration Understanding SOA Curves to Operate at High Output Currents and Temperature	<u>Link</u> <u>Link</u>



Visit <u>www.ti.com/npu</u>

For more information on the New Product Update series, calendar and archived recordings



© Copyright 2023 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly "as-is," for informational purposes only, and without any warranty.

Use of this material is subject to TI's **Terms of Use**, viewable at TI.com



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated