

# HD3SS3212-Q1 2チャンネル、差動2:1/1:2、USB3.2マルチプレクサ/デマルチプレクサ

## 1 特長

- 車載アプリケーション向けに AEC-Q100 認証済み
  - 温度グレード 2: -40°C ~ +105°C、T<sub>A</sub>
- USB 3.2 Gen 1 および Gen 2 データ速度で、USB Type-C™ エコシステム用のマルチプレクサ/デマルチプレクサ・ソリューションを提供
- MIPI DSI/CSI、FPD-Link III、LVDS、PCIe Gen II、III と互換
- 最高10Gbpsで動作
- 8GHzを超える広い-3dB差動帯域幅
- 優れた動的特性 (5GHz 時)
  - クロストーク = -28dB
  - オフ絶縁 = -19dB
  - 挿入損失 = -2dB
  - 反射損失 = -8dB
- 双方向「マルチプレクサ/デマルチプレクサ」差動スイッチ
- 0V~2V の同相電圧をサポート
- V<sub>CC</sub> = 3.3V の単一電源
- 車載機器向けの QFN パッケージで供給 (2.5mm x 4.5mm、0.5mm ピッチ)

## 2 アプリケーション

- USB Type-C™ エコシステム
- 車載メディア・インターフェイス
- ヘッド・ユニット
- 後部座席用エンターテインメント
- FPD-Link II および FPD-Link III スwitchング
- MIPI DSI/CSI-2 スwitchング

## 3 概要


HD3SS3212-Q1は、マルチプレクサまたはデマルチプレクサ構成の高速、双方向パッシブ・スイッチです。USB 3.2 Gen 1およびGen 2データレートをサポートするUSB Type-C™アプリケーションに適しています。SEL制御ピンにより、ポートBまたはポートCとポートAとの間の差動チャンネルでスitchングを行います。

### 製品情報<sup>(1)</sup>

| 型番           | パッケージ     | 本体サイズ(公称)                  |
|--------------|-----------|----------------------------|
| HD3SS3212-Q1 | VQFN (20) | 2.50mmx4.50mmx<br>0.5mmピッチ |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

## 概略回路図



Copyright © 2018, Texas Instruments Incorporated



## 目次

|          |  |           |           |   |           |
|----------|--|-----------|-----------|---|-----------|
| <b>1</b> | 特長 .....                                       | 1         | 9.2       | Functional Block Diagram .....              | 10        |
| <b>2</b> | アプリケーション .....                                 | 1         | 9.3       | Feature Description .....                   | 10        |
| <b>3</b> | 概要 .....                                       | 1         | 9.4       | Device Functional Modes .....               | 11        |
| <b>4</b> | 改訂履歴 .....                                     | 2         | <b>10</b> | <b>Application and Implementation</b> ..... | <b>12</b> |
| <b>5</b> | 概要 (続き) .....                                  | 3         | 10.1      | Application Information .....               | 12        |
| <b>6</b> | <b>Pin Configuration and Functions</b> .....   | 4         | 10.2      | Typical Applications .....                  | 15        |
| <b>7</b> | <b>Specifications</b> .....                    | 5         | 10.3      | Systems Examples .....                      | 17        |
| 7.1      | Absolute Maximum Ratings .....                 | 5         | <b>11</b> | <b>Power Supply Recommendations</b> .....   | <b>19</b> |
| 7.2      | ESD Ratings .....                              | 5         | <b>12</b> | <b>Layout</b> .....                         | <b>19</b> |
| 7.3      | Recommended Operating Conditions .....         | 5         | 12.1      | Layout Guidelines .....                     | 19        |
| 7.4      | Thermal Information .....                      | 5         | 12.2      | Layout Example .....                        | 19        |
| 7.5      | Electrical Characteristics .....               | 6         | <b>13</b> | <b>デバイスおよびドキュメントのサポート</b> .....             | <b>20</b> |
| 7.6      | High-Speed Performance Parameters .....        | 6         | 13.1      | ドキュメントの更新通知を受け取る方法 .....                    | 20        |
| 7.7      | Switching Characteristics .....                | 7         | 13.2      | コミュニティ・リソース .....                           | 20        |
| <b>8</b> | <b>Parameter Measurement Information</b> ..... | <b>7</b>  | 13.3      | 商標 .....                                    | 20        |
| <b>9</b> | <b>Detailed Description</b> .....              | <b>10</b> | 13.4      | 静電気放電に関する注意事項 .....                         | 20        |
| 9.1      | Overview .....                                 | 10        | 13.5      | Glossary .....                              | 20        |
|          |  |           | <b>14</b> | <b>メカニカル、パッケージ、および注文情報</b> .....            | <b>20</b> |

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### 2018年9月発行のものから更新

Page


|   |                             |   |
|---|-----------------------------|---|
| • | ドキュメントを事前情報から量産データに変更 ..... | 1 |
|---|-----------------------------|---|

## 5 概要（続き）

HD3SS3212-Q1は、汎用のアナログ差動パッシブ・スイッチです。0V～2Vの同相電圧範囲と、最大1800mVppの差動振幅の差動信号を必要とする、あらゆる高速インターフェイス・アプリケーションで動作します。適応型トラッキングにより、同相電圧範囲の全体にわたってチャンネルが変更されないようになっています。

デバイスの動的特性が非常に優れているため、高速スイッチングが可能であり、信号アイ・ダイアグラムへの減衰が最小限で、ジッタがわずかしか発生しません。動作中の消費電力は1.65mW未満です。OEnピンにはシャットダウン・モードがあり、消費電力が0.02μW未満に低下します。

## 6 Pin Configuration and Functions



### Pin Functions

| PIN             |           | TYPE <sup>(1)</sup> | DESCRIPTION  |
|-----------------|-----------|---------------------|--|
| NAME            | NO.       |                     |  |
| V <sub>CC</sub> | 6         | P                   | 3.3-V power  |
| OEn             | 2         | I                   | Active-low chip enable<br>L: Normal operation<br>H: Shutdown               |
| A0p             | 3         | I/O                 | Port A, channel 0, high-speed positive signal                              |
| A0n             | 4         | I/O                 | Port A, channel 0, high-speed negative signal                              |
| GND             | 5, 11, 20 | G                   | Ground   |
| A1p             | 7         | I/O                 | Port A, channel 1, high-speed positive signal                              |
| A1n             | 8         | I/O                 | Port A, channel 1, high-speed negative signal                              |
| SEL             | 9         | I                   | Port select pin.<br>L: Port A to Port B<br>H: Port A to Port C             |
| C1n             | 12        | I/O                 | Port C, channel 1, high-speed negative signal (connector side)             |
| C1p             | 13        | I/O                 | Port C, channel 1, high-speed positive signal (connector side)             |
| C0n             | 14        | I/O                 | Port C, channel 0, high-speed negative signal (connector side)             |
| C0p             | 15        | I/O                 | Port C, channel 0, high-speed positive signal (connector side)             |
| B1n             | 16        | I/O                 | Port B, channel 1, high-speed negative signal (connector side)             |
| B1p             | 17        | I/O                 | Port B, channel 1, high-speed positive signal (connector side)             |
| B0n             | 18        | I/O                 | Port B, channel 0, high-speed negative signal (connector side)             |
| B0p             | 19        | I/O                 | Port B, channel 0, high-speed positive signal (connector side)             |
| NC1             | 1         | NA                  | Can be left not connected or can be fed to V <sub>CC</sub> or tied to GND. |
| NC2             | 10        | NA                  |  |

(1) The high-speed data ports incorporate 20-kΩ pulldown resistors that are switched in when a port is not selected and switched out when the port is selected.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |                     | MIN              | MAX                   | UNIT |
|------------------|---------------------|------------------|-----------------------|------|
| V <sub>CC</sub>  | Supply voltage      | -0.5             | 4                     | V    |
|                  | Voltage             | Differential I/O | 2.5                   | V    |
|                  |                     | Control pins     | V <sub>CC</sub> + 0.5 |      |
| T <sub>stg</sub> | Storage temperature | -65              | 150                   | °C   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|                    |                         |   | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup><br>HBM ESD Classification Level 2 | ±2000 | V    |
|                    |                         | Charged-device model (CDM), per AEC Q100-011<br>CDM ESD Classification Level C6           | ±500  |      |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                   |   | MIN  | MAX             | UNIT            |
|-------------------|---|------|-----------------|-----------------|
| V <sub>CC</sub>   | Supply voltage                              | 2.7  | 3.6             | V               |
| V <sub>ih</sub>   | Input high voltage (SEL, OEn pins)          | 1.7  | V <sub>CC</sub> | V               |
| V <sub>il</sub>   | Input low voltage (SEL, OEn pins)           | -0.1 | 0.8             | V               |
| V <sub>diff</sub> | High-speed signal pins differential voltage | 0    | 1.8             | V <sub>pp</sub> |
| V <sub>cm</sub>   | High speed signal pins common mode voltage  | 0    | 2               | V               |
| T <sub>A</sub>    | Operating free-air/ambient temperature      | -40  | 105             | °C              |

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | HD3SS3212-Q1 | UNIT |
|-------------------------------|--|--------------|------|
|                               |  | RKS (VQFN)   |      |
|                               |  | 20 PINS      |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 58.6         | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 59.9         | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 32.1         | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 5.9          | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 32           | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 16.7         | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER       |   | TEST CONDITIONS  | MIN | TYP   | MAX | UNIT          |
|-----------------|---|--|-----|-------|-----|---------------|
| $I_{CC}$        | Device active current                                 | $V_{CC} = 3.3\text{ V}$ , $OEn = 0$  |     | 0.5   | 0.8 | mA            |
| $I_{STDN}$      | Device shutdown current                               | $V_{CC} = 3.3\text{ V}$ , $OEn = V_{CC}$   |     | 0.005 | 1   | $\mu\text{A}$ |
| $C_{ON}$        | Output ON capacitance to GND                          |  |     | 0.6   |     | pF            |
| $C_{OFF}$       | Output OFF capacitance to GND                         |  |     | 0.8   |     | pF            |
| $R_{ON}$        | Output ON resistance                                  | $V_{CC} = 3.3\text{ V}$ ; $V_{CM} = 0\text{ to }2\text{ V}$ ;<br>$I_O = -8\text{ mA}$                |     | 5     | 8   | $\Omega$      |
| $\Delta R_{ON}$ | On-resistance match between pairs of the same channel | $V_{CC} = 3.3\text{ V}$ ; $-0.35\text{ V} \leq V_{IN} \leq 2.35\text{ V}$ ; $I_O = -8\text{ mA}$     |     |       | 0.7 | $\Omega$      |
| $R_{FLAT\_ON}$  | On-resistance flatness $R_{ON}(MAX) - R_{ON}(MIN)$    | $V_{CC} = 3.3\text{ V}$ ; $-0.35\text{ V} \leq V_{IN} \leq 2.35\text{ V}$                            |     |       | 1   | $\Omega$      |
| $I_{IH,CTRL}$   | Input high current, control pins (SEL, OEn)           |  |     |       | 1   | $\mu\text{A}$ |
| $I_{IL,CTRL}$   | Input low current, control pins (SEL, OEn)            |  |     |       | 1   | $\mu\text{A}$ |
| $I_{IH,HS}$     | Input high current, high-speed pins [Ax/Bx/Cx][p/n]   | $V_{IN} = 2\text{ V}$ for selected port, A and B with<br>SEL = 0, and A and C with<br>SEL = $V_{CC}$ |     |       | 1   | $\mu\text{A}$ |
| $I_{IH,HS}$     | Input high current, high-speed pins [Ax/Bx/Cx][p/n]   | $V_{IN} = 2\text{ V}$ for non-selected port, C with<br>SEL = 0, and B with<br>SEL = $V_{CC}^{(1)}$   |     | 100   | 140 | $\mu\text{A}$ |
| $I_{IL,HS}$     | Input low current, high-speed pins [Ax/Bx/Cx][p/n]    |  |     |       | 1   | $\mu\text{A}$ |

 (1) There is a 20-k $\Omega$  pull-down in non-selected port.


## 7.6 High-Speed Performance Parameters

| PARAMETER  | TEST CONDITION              | MIN                    | TYP | MAX  | UNIT |
|------------|-----------------------------|------------------------|-----|------|------|
| $I_L$      | Differential insertion loss | $f = 0.3\text{ MHz}$   |     | -0.4 | dB   |
|            |                             | $f = 0.625\text{ MHz}$ |     | -0.4 |      |
|            |                             | $f = 2.5\text{ GHz}$   |     | -1   |      |
|            |                             | $f = 4\text{ GHz}$     |     | -1.8 |      |
|            |                             | $f = 5\text{ GHz}$     |     | -2.0 |      |
| BW         | -3-dB bandwidth             |                        | 9   |      | GHz  |
| $R_L$      | Differential return loss    | $f = 0.3\text{ MHz}$   |     | -25  | dB   |
|            |                             | $f = 2.5\text{ GHz}$   |     | -11  |      |
|            |                             | $f = 4\text{ GHz}$     |     | -9   |      |
|            |                             | $f = 5\text{ GHz}$     |     | -8   |      |
| $O_{IRR}$  | Differential OFF isolation  | $f = 0.3\text{ MHz}$   |     | -75  | dB   |
|            |                             | $f = 2.5\text{ GHz}$   |     | -23  |      |
|            |                             | $f = 4\text{ GHz}$     |     | -21  |      |
|            |                             | $f = 5\text{ GHz}$     |     | -19  |      |
| $X_{TALK}$ | Differential crosstalk      | $f = 0.3\text{ MHz}$   |     | -70  | dB   |
|            |                             | $f = 2.5\text{ GHz}$   |     | -35  |      |
|            |                             | $f = 4\text{ GHz}$     |     | -30  |      |
|            |                             | $f = 5\text{ GHz}$     |     | -28  |      |

### 7.7 Switching Characteristics


| PARAMETER             |   |                         | MIN | TYP   | MAX | UNIT    |
|-----------------------|---|-------------------------|-----|-------|-----|---------|
| $t_{PD}$              | Switch propagation delay (see <a href="#">Figure 3</a> )                  | $f > 1$ GHz             |     |       | 80  | ps      |
| $t_{SW\_ON}$          | Switching time SEL-to-Switch ON (see <a href="#">Figure 2</a> )           |                         |     |       | 0.5 | $\mu$ s |
| $t_{SW\_OFF}$         | Switching time SEL-to-Switch OFF (see <a href="#">Figure 2</a> )          |                         |     |       | 0.5 | $\mu$ s |
| $t_{SW\_OEn\_ON}$     | Switching time OEn-to-Switch ON   |                         |     |       | 2   | $\mu$ s |
| $t_{SW\_OEn\_OFF}$    | Switching time OEn-to-Switch OFF  |                         |     |       | 0.1 | $\mu$ s |
| $t_{SK\_INTRA\_A0B0}$ | Intra-pair output skew for path A0 to B0. (see <a href="#">Figure 3</a> ) | Intra-pair Skew = P - N |     | 4.5   |     | ps      |
| $t_{SK\_INTRA\_A0C0}$ | Intra-pair output skew for path A0 to C0. (see <a href="#">Figure 3</a> ) | Intra-pair Skew = P - N |     | 1.25  |     | ps      |
| $t_{SK\_INTRA\_A1B1}$ | Intra-pair output skew for path A1 to B1. (see <a href="#">Figure 3</a> ) | Intra-pair Skew = P - N |     | -0.75 |     | ps      |
| $t_{SK\_INTRA\_A1C1}$ | Intra-pair output skew for path A1 to C1. (see <a href="#">Figure 3</a> ) | Intra-pair Skew = P - N |     | -4    |     | ps      |
| $t_{SK\_INTER}$       | Inter-pair output skew (see <a href="#">Figure 3</a> )                    |                         |     |       | 20  | ps      |

### 8 Parameter Measurement Information



**Figure 1. Test Setup**


**Parameter Measurement Information (continued)**



**图 2. Switch On and Off Timing Diagram**



**Parameter Measurement Information (continued)**



**图 3. Timing Diagrams and Test Setup**


## 9 Detailed Description

### 9.1 Overview

The HD3SS3212-Q1 is a generic analog differential passive switch that can work for any high-speed interface applications requiring a common mode voltage range of 0 V to 2 V and differential signaling with differential amplitude up to 1800 mVpp. It employs adaptive tracking that ensures the channel remains unchanged for the entire common mode voltage range.

Excellent dynamic characteristics of the device allow high-speed switching with minimum attenuation to the signal eye diagram with very little added jitter. It consumes less than 1.65 mW of power when operational and has a shutdown mode exercisable by OEn pin resulting less than 0.02  $\mu$ W.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 Output Enable and Power Savings

The HD3SS3212-Q1 has two power modes, active/normal operating mode and standby/shutdown mode. During standby mode, the device consumes very-little current to save the maximum power. To enter standby mode, the OEn control pin is pulled high through a resistor and must remain high. For active/normal operation, the OEn control pin should be pulled low to GND or dynamically controlled to switch between H or L.

HD3SS3212-Q1 consumes < 1.65 mW of power when operational and has a shutdown mode exercisable by the EN pin resulting < 0.02  $\mu$ W.

## 9.4 Device Functional Modes

**表 1. Port Select Control Logic<sup>(1)</sup>**

| PORT A CHANNEL | PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL |         |
|----------------|--|---------|
|                | SEL = L  | SEL = H |
| A0p            | B0p  | C0p     |
| A0n            | B0n  | C0n     |
| A1p            | B1p  | C1p     |
| A1n            | B1n  | C1n     |

- (1) The HD3SS3212 can tolerate polarity inversions for all differential signals on Ports A, B, and C. Take care to ensure the same polarity is maintained on Port A versus Ports B/C.

## 10 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 10.1 Application Information

The HD3SS3212-Q1 is a generic 2-channel high-speed mux/demux type of switch that can be used for routing high-speed signals between two different locations on a circuit board. The HD3SS3212-Q1 supports several high-speed data protocols with a differential amplitude of <1800 mVpp and a common mode voltage of <2.0 V, as with USB 3.2 and DisplayPort 1.4. The device's one select input (SEL) pin can easily be controlled by an available GPIO pin within a system or from a microcontroller.

The HD3SS3212-Q1 with its adaptive common mode tracking technology can support applications where the common mode is different between the RX and TX pair. The two USB 3.2 Type C connector applications show both a host and device side. The cable between the two connectors swivels the pairs to properly route the signals to the correct pin. The other applications are more generic because different connectors can be used.

Many interfaces require AC coupling between the transmitter and receiver. The 0201 capacitors are the preferred option to provide AC coupling; 0402 size capacitors also work. Avoid the 0603 or larger size capacitors and C-packs. When placing AC coupling capacitors, symmetric placement is best. The designer should place them along the TX pairs on the system board, which are usually routed on the top layer of the board.


The AC coupling capacitors have several placement options. Because the switch requires a bias voltage, the designer must place the capacitors on one side of the switch. If they are placed on both sides of the switch, a biasing voltage should be provided. [Figure 4](#) shows a few placement options. The coupling capacitors are placed between the switch and endpoint. In this situation, the switch is biased by the system/host controller.



**图 4. AC Coupling Capacitors between Switch TX and Endpoint TX**


**Application Information (continued)**

In [Figure 5](#), the coupling capacitors are placed on the host transmit pair and endpoint transmit pair. In this situation, the switch on top is biased by the endpoint and the lower switch is biased by the host controller.



**Figure 5. AC Coupling Capacitors on Host TX and Endpoint TX**

If the common mode voltage in the system is higher than 2 V, the coupling capacitors are placed on both sides of the switch (shown in [Figure 6](#)). A biasing voltage of <2 V is required.




$V_{BIAS}$  can be GND

Capacitor and resistor values depend upon application

**Figure 6. AC Coupling Capacitors on Both Sides of Switch**

**Application Information (continued)**


The HD3SS3212-Q1 can be used with the USB Type C connector to support the connector's flip ability. [Figure 7](#) provides the generic location for the AC coupling capacitors for this application.



**Figure 7. AC Coupling Capacitors for USB Type C**

## 10.2 Typical Applications

### 10.2.1 Down Facing Port for USB3.1 Type C



Copyright © 2018, Texas Instruments Incorporated

图 8. Down Facing Port for USB3.1 Type C Connector

#### 10.2.1.1 Design Requirements

The HD3SS3212-Q1 can be designed into many different applications. All the applications have certain requirements for the system to work properly. The HD3SS3212-Q1 requires 3.3-V  $\pm 10\%$   $V_{CC}$  rail. The OEn pin must be low for device to work otherwise it disables the outputs. This pin can be driven by a processor. The expectation is that one side of the device has AC coupling capacitors. 表 2 provides information on expected values to perform properly.

表 2. Design Parameters

| DESIGN PARAMETER                     | VALUE        |
|--------------------------------------|--------------|
| $V_{CC}$                             | 3.3 V        |
| AXp/n, BXp/n, CXp/n CM input voltage | 0 V to 2 V   |
| Control/OEn pin max voltage for low  | 0.8 V        |
| Control/OEn pin min voltage for high | 2.0 V        |
| AC coupling capacitor                | 75 to 265 nF |
| $R_{BIAS}$ (图 8) when needed         | 100 kΩ       |

#### 10.2.1.2 Detailed Design Procedure

The HD3SS3212-Q1 is a high-speed passive switch device that can behave as a mux or demux. Because this is a passive switch, signal integrity is important because the device provides no signal conditioning capability. The device can support 2 to 3 inches of board trace and a connector on either end.

To design in the HD3SS3212-Q1, the designer needs to understand the following.

- Determine the loss profile between circuits that are to be muxed or demuxed.
- Provide clean impedance and electrical length matched board traces.
- Depending upon the application, determine the best place to put the AC coupling capacitor.
- Provide a control signal for the SEL and OEn pins.
- The thermal pad must be connected to ground.
- See the application schematics on recommended decouple capacitors from  $V_{CC}$  pins to ground

HD3SS3212-Q1

JAJSG41A – SEPTMEBER 2018 – REVISED JUNE 2019

www.tij.co.jp

10.2.1.3 Application Curves

Figure 9 and Figure 11 shows the eye at the input of the HD3SS3212-Q1. Figure 10 and Figure 12 shows the eye at the output of the HD3SS3212-Q1.




Figure 9. 5 Gbps Source Eye Diagram




Figure 10. 5 Gbps Output Eye Diagram




Figure 11. 10 Gbps Source Eye Diagram





Figure 12. 10 Gbps Output Eye Diagram




### 10.3 Systems Examples

#### 10.3.1 Up Facing Port for USB 3.2 Type C




✶ 13. Up Facing Port for USB 3.2 USB Type-C Connector


#### 10.3.2 PCIe/SATA/USB



✶ 14. PCIe Motherboard

**Systems Examples (continued)**
**10.3.3 PCIE/eSATA**


Copyright © 2018, Texas Instruments Incorporated

**15. PCIe and eSATA Combo**
**10.3.4 USB/eSATA**


Copyright © 2018, Texas Instruments Incorporated

**16. eSATA and USB 3.2 Combo Connector**

## 11 Power Supply Recommendations

The HD3SS3212-Q1 does not require a power supply sequence. TI also recommends to place ample decoupling capacitors at the device  $V_{CC}$  near the pin.


## 12 Layout

### 12.1 Layout Guidelines

On a high-K board, TI always recommends to solder the PowerPAD™ onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the PowerPAD package. On a high-K board, the HD3SS3212-Q1 can operate over the full temperature range by soldering the PowerPAD onto the thermal land without vias.

On a low-K board, for the device to operate across the temperature range, the designer must use a 1-oz Cu trace connecting the GND pins to the thermal land. A general PCB design guide for PowerPAD packages is provided in *PowerPAD Thermally-Enhanced Package*, [SLMA002](#).

### 12.2 Layout Example



✎ 17. HD3SS3212-Q1 Basic Layout Example for Application Shown in *Down Facing Port for USB3.1 Type C*

## 13 デバイスおよびドキュメントのサポート

### 13.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)で、お使いのデバイスの製品フォルダを開いてください。右上の「アラートを受け取る」ボタンをクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 13.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.3 商標

PowerPAD, E2E are trademarks of Texas Instruments.

### 13.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD (静電破壊) 保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 13.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。




RKS0020A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222490/A 10/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

**EXAMPLE BOARD LAYOUT**

**RKS0020A**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

**EXAMPLE STENCIL DESIGN**

**RKS0020A**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

**PACKAGING INFORMATION**

| Orderable part number           | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|---------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">HD3SS3212RKSRQ1</a> | Active        | Production           | VQFN (RKS)   20 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 105   | HD3212Q             |
| HD3SS3212RKSRQ1.B               | Active        | Production           | VQFN (RKS)   20 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 105   | HD3212Q             |
| <a href="#">HD3SS3212RKSTQ1</a> | Active        | Production           | VQFN (RKS)   20 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 105   | HD3212Q             |
| HD3SS3212RKSTQ1.B               | Active        | Production           | VQFN (RKS)   20 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 105   | HD3212Q             |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF HD3SS3212-Q1 :**



- Catalog : [HD3SS3212](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| HD3SS3212RKSRQ1 | VQFN         | RKS             | 20   | 3000 | 180.0              | 12.4               | 2.8     | 4.8     | 1.2     | 4.0     | 12.0   | Q1            |
| HD3SS3212RKSTQ1 | VQFN         | RKS             | 20   | 250  | 180.0              | 12.4               | 2.8     | 4.8     | 1.2     | 4.0     | 12.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| HD3SS3212RKSQRQ1 | VQFN         | RKS             | 20   | 3000 | 210.0       | 185.0      | 35.0        |
| HD3SS3212RKSTQ1  | VQFN         | RKS             | 20   | 250  | 210.0       | 185.0      | 35.0        |

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月