









JAJSDH0J - APRIL 2008 - REVISED JUNE 2017

LM5118

# LM5118 電圧範囲の広い昇降圧コントローラ

## 1 特長

Texas

INSTRUMENTS

- 非常に広い入力電圧範囲: 3V~75V
- エミュレーションによるピーク電流モード制御
- 降圧と昇圧のモード間をスムーズに遷移
- スイッチング周波数を最高500kHzにプログラム可能
- 発振器の同期機能
- 高電圧バイアス・レギュレータを内蔵
- ハイサイドおよびローサイドのゲート・ドライバ を内蔵
- ソフトスタート時間をプログラム可能
- 非常に低いシャットダウン電流
- イネーブル入力
- 広帯域幅のエラー・アンプ
- 1.5%のフィードバック・リファレンス精度
- サーマル・シャットダウン
- パッケージ: 20ピンのHTSSOP (露出パッド)
- WEBENCH<sup>®</sup> Power Designerにより、LM5118 を使用するカスタム設計を作成
- アプリケーション
   産業用昇降圧電源

## 3 概要


LM5118は広い電圧範囲で動作する昇降圧スイッチング・ レギュレータ・コントローラで、最小限の外付け部品で高性 能かつコスト効率が高い昇降圧レギュレータを実装するた めに必要な、すべての機能が搭載されています。昇降圧ト ポロジにより、入力電圧が出力電圧より低くても高くても、 出力電圧のレギュレーションが維持されるため、車載用ア プリケーションには特に適しています。LM5118は、レギュ レートされる出力電圧よりも入力電圧が十分に高いときは 降圧レギュレータとして動作し、入力電圧が出力に近付く と、次第に昇降圧モードへ移行します。このデュアル・ モード方式により、広い範囲の入力電圧においてレギュ レーションが維持され、降圧モードで最適な変換効率を実 現し、モード遷移の間も出力にグリッチが発生しません。こ の使いやすいコントローラには、ハイサイド降圧MOSFET と、ローサイド昇圧MOSFET用のドライバが含まれていま す。レギュレータの制御方法は、エミュレート電流ランプを 使用した電流モード制御です。エミュレートされた電流 モード制御を使用することで、パルス幅変調回路のノイズ 感受性が低下し、入力電圧の高いアプリケーションに必要 な、非常に小さいデューティ・サイクルを、高い信頼性で制 御できます。さらに、電流制限、サーマル・シャットダウン、 イネーブル入力の保護機能が搭載されています。このデ バイスは、放熱を助ける露出ダイ接続パッドを備えて消費 可能電力を増大させた、20ピンHTSSOPパッケージで供 給されます。

#### **製品情報<sup>(1)</sup>**


	42K HH IH TK		
型番	パッケージ	本体サイズ(公称)	
LM5118	HTSSOP (20)	6.50mm×4.40mm	

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。

## 効率とV<sub>IN</sub>およびI<sub>OUT</sub>との関係、V<sub>OUT</sub> = 12V



## 概略回路図



# 目次

1	特長		1
2	アプ	リケーション	1
3	概要	[	1
4	改訂	`履歴	2
5	Pin	Configuration and Functions	4
6	Spe	cifications	6
	6.1	Absolute Maximum Ratings	6
	6.2	ESD Ratings	6
	6.3	Recommended Operating Conditions	6
	6.4	Thermal Information	6
	6.5	Electrical Characteristics	7
	6.6	Typical Characteristics	. 10
7	Deta	ailed Description	12
	7.1	Overview	
	7.2	Functional Block Diagram	. 12
	7.3	Feature Description	. 13

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

## Revision I (August 2014) から Revision J に変更

•	車載用デバイスを独立のデータシート(SNVSAX9)に移動	. 1
•	Moved the storage temp parameters to the Absolute Maximum Ratings	. 6
•	Changed junction temperature range from: ±150°C max to: -40°C to 150°C	. 6
•	Changed Handling Ratings table to ESD Ratings	. 6
•	Moved the junction temperature ranges to the condition statement	. 7
•	Removed the V <sub>OLL</sub> minimum value	. 8
	Removed the V <sub>OLH</sub> minimum value	

## Revision H (October 2013) から Revision I に変更

<ul> <li>新しいTI標準に合わせてデータシートのフローとレイアウトを変更。以下のセクションを追加:「ア に関する推奨事項」、「レイアウト」、「デバイスおよびドキュメントのサポート」、「メカニカル、パック</li> </ul>	プリケーションと実装」、「電源 ケージ、および注文情報」 変更 1
Deleted footnote "These pins must not be raised above VIN."	
Revision G (February, 2013) から Revision H に変更	Page
Deleted V <sub>IN</sub> Range on Functional Block Diagram	12
Changed Figure 19	
Changed Inductor Selection, L1 Text	
Changed Equation 15.	
Changed Equation 16	
Added Efficiency Parameter	
Changed I <sub>I(PEAK)</sub> Value	
Changed I <sub>2(PEAK)</sub> Value	
• Changed R13 = R <sub>SENSE</sub> Text	
Added Equation 19	

# STRUMENTS

XAS

www.tij.co.jp

	7.4	Device Functional Modes 20	
8	Арр	lication and Implementation 23	
	8.1	Application Information 23	
	8.2	Typical Application 23	
9	Pow	er Supply Recommendations	
	9.1	Thermal Considerations 35	
	9.2	Bias Power Dissipation Reduction 36	
10	Lay	out	
	10.1	Layout Guidelines 38	
	10.2	Layout Example 38	
11	デバ	イスおよびドキュメントのサポート	
	11.1	デバイス・サポート	
	11.2	商標	
	11.3	静電気放電に関する注意事項 39	
	11.4	Glossary	
12	メカニ	ニカル、パッケージ、および注文情報	

# Page

Page

# 

2



JAJSDH0J-APRIL	2008-REVISED	JUNE 2017
	LOOD INLINGEL	00112 2011

•	Changed Equation 21	28
•	Changed Equation 22	28
•	Changed R13 <sub>(BUCK)</sub> Value	28
•	Changed R13 <sub>(BUCK-BOOST)</sub> Value	28
•	Added Inductor Current Limit Calculation Section	29
•	Added Equation 24	29
•	Added Equation 26	29
•	Changed Equation 29	29
•	Changed ESR <sub>MAX</sub> Value	29
•	Deleted Previous Equation 17	30
•	Deleted Previous Equation 18	30
•	Changed C1 - C5 = Input Capacitor Text	30
•	Changed R8, R9 Text	31
•	Changed Equation 38	31
•	Changed R1, R3, C21 Text	31
•	Changed Equation 40	32
•	Changed D <sub>MIN</sub> to D <sub>MAX</sub>	32
•	Changed D <sub>MAX</sub> Value	32
•	Changed DC Gain <sub>(MOD)</sub> Value	32
•	Changed ESR <sub>ZERO</sub> Value	32
•	Changed R4, C18, C17 Text	33
•	Changed Figure 21	34
•	Changed Figure 22	34
•	Changed Figure 23	34
•	Added Figure 24	34
•	Added Figure 25	34
•	Added Figure 26	34


## Revision F (February 2013) から Revision G に変更

#### Page

•	Changed layout of National Data Sheet to TI format	2	4
---	--	---	---



## 5 Pin Configuration and Functions



#### **Pin Descriptions**

	PIN(1)				
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION		
1	VIN	P/I	Input supply voltage.		
2	UVLO	I	If the UVLO pin is below 1.23 V, the regulator will be in standby mode (VCC regulator running, switching regulator disabled). When the UVLO pin exceeds 1.23 V, the regulator enters the normal operating mode. An external voltage divider can be used to set an undervoltage shutdown threshold. A fixed 5-μA current is sourced out of the UVLO pin. If a current limit condition exists for 256 consecutive switching cycles, an internal switch pulls the UVLO pin to ground and then releases.		
3	RT	I	The internal oscillator frequency is set with a single resistor between this pin and the AGND pin. The recommended frequency range is 50 kHz to 500 kHz.		
4	EN	I	If the EN pin is below 0.5 V, the regulator will be in a low power state drawing less than 10 $\mu$ A from VIN. EN must be raised above 3 V for normal operation.		
5	RAMP	I	Ramp control signal. An external capacitor connected between this pin and the AGND pin sets the ramp slope used for emulated current mode control.		
6	AGND	G	Analog ground.		
7	SS	I	off Start. An external capacitor and an internal 10- $\mu$ A current source set the rise time of the error amp ference. The SS pin is held low when VCC is less than the VCC undervoltage threshold (< 3.7 V), when e UVLO pin is low (< 1.23 V), when EN is low (< 0.5 V) or when thermal shutdown is active.		
8	FB	I	eedback signal from the regulated output. Connect to the inverting input of the internal error amplifier.		
9	COMP	0	Output of the internal error amplifier. The loop compensation network should be connected between COMP and the FB pin.		
10	VOUT	I	Output voltage monitor for emulated current mode control. Connect this pin directly to the regulated output.		
11	SYNC	I	Sync input for switching regulator synchronization to an external clock.		
12	CS	I	Current sense input. Connect to the diode side of the current sense resistor.		
13	CSG	I	Current sense ground input. Connect to the ground side of the current sense resistor.		
14	PGND	G	Power Ground.		
15	LO	0	Boost MOSFET gate drive output. Connect to the gate of the external boost MOSFET.		
16	VCC	P/I/O	Output of the bias regulator. Locally decouple to PGND using a low ESR/ESL capacitor located as close to the controller as possible.		
17	VCCX	P/I	Optional input for an externally supplied bias supply. If the voltage at the VCCX pin is greater than 3.9 V, the internal VCC regulator is disabled and the VCC pin is internally connected to VCCX pin supply. If VCCX is not used, connect to AGND.		



## Pin Descriptions (continued)

PIN			DESCRIPTION	
NO.	NAME	ITPE''	DESCRIPTION	
18	HB	Ι	High-side gate driver supply used in bootstrap operation. The bootstrap capacitor supplies current to charge the high-side MOSFET gate. This capacitor should be placed as close to the controller as possible and connected between HB and HS.	
19	НО	0	Buck MOSFET gate drive output. Connect to the gate of the high-side buck MOSFET through a short, low inductance path.	
20	HS	I	Buck MOSFET source pin. Connect to the source terminal of the high-side buck MOSFET and the bootstrap capacitor.	
_	EP	_	Solder to the ground plane under the IC to aid in heat dissipation.	

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free air temperature range (unless otherwise noted)<sup>(1)</sup>

	м	N MAX	UNIT
VIN, EN, VOUT to GND	—C	.3 76	V
VCC, LO, VCCX, UVLO to GND	-0	.3 15	V
HB to HS	-0	.3 15	V
HO to HS	-0	.3 HB + 0.3	V
HS to GND	-	4 76	V
CSG, CS to GND	—C	.3 0.3	V
RAMP, SS, COMP, FB, SYNC, RT to GND	-0	.3 7	V
Junction temperature		0 150	°C
Storage temperature, T <sub>stg</sub>	-{	5 150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
VIN <sup>(2)</sup>	3	75	V
VCC, VCCX	4.75	14	V
Junction temperature	-40	+125	°C

(1) The Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For specifications and test conditions see *Electrical Characteristics*.

(2) 5-V VIN is required to initially start the controller.

#### 6.4 Thermal Information

		LM5118	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		20 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	40	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

Unless otherwise specified, the following conditions apply: VIN = 48 V, VCCX = 0 V, EN = 5 V, RT = 29.11 k $\Omega$ , No load on LO and HO. Typical values apply for T<sub>J</sub> = 25°C; minimum and maximum values apply over the full junction temperature range for operation, -40°C to +125°C.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN SUPPLY						
I <sub>BIAS</sub>	VIN operating current	VCCX = 0 V		4.5	5.5	mA
I <sub>BIASX</sub>	VIN operating current	VCCX = 5 V		1	1.85	mA
ISTDBY	VIN shutdown current	EN = 0 V		1	10	μA
VCC REGULATOR						
V <sub>CC(REG)</sub>	VCC regulation	VCCX = 0 V	6.8	7	7.2	V
V <sub>CC(REG)</sub>	VCC regulation	VCCX = 0 V, VIN = 6 V	5	5.25	5.5	V
	VCC sourcing current limit	VCC = 0	21	35		mA
	VCCX switch threshold	VCCX rising	3.68	3.85	4.02	V
	VCCX switch hysteresis			0.2		V
	VCCX switch RDS(ON)	ICCX = 10 mA		5	12	Ω
	VCCX switch leakage	VCCX = 0 V		0.5	1	μA
	VCCCX pulldown resistance	VCCX = 3 V		70		kΩ
	VCC undervoltage lockout voltage	VCC rising	3.52	3.7	3.86	V
	VCC undervoltage hysteresis			0.21		V
	HB DC bias current	HB-HS = 15 V		205	260	μA
	VC LDO mode turnoff			10		V
EN INPUT		-				
V <sub>IL max</sub>	EN input low threshold				0.5	V
V <sub>IH min</sub>	EN input high threshold		3			V
	EN input bias current	VEN = 3 V	-1		1	μA
	EN input bias current	VEN = 0.5 V	-1		1	μA
	EN input bias current	VEN = 75 V		50		μA
UVLO THRESHOLDS		•				
	UVLO standby threshold	UVLO rising	1.191	1.231	1.271	V
	UVLO threshold hysteresis			0.105		V
	UVLO pullup current source	UVLO = 0 V		5		μA
	UVLO pulldown R <sub>DS(ON)</sub>			100	200	Ω
SOFT START		+				
	SS current source	SS = 0V	7.5	10.5	13.5	μA
	SS to FB offset	FB = 1.23 V		150		mV
	SS output low voltage	Sinking 100 µA, UVLO = 0 V		7		mV
ERROR AMPLIFIER					1	
V <sub>REF</sub>	FB reference voltage	Measured at FB pin, FB = COMP	1.212	1.23	1.248	V
	FB input bias current	FB = 2 V		20	200	nA
	COMP sink/source current		3			mA
A <sub>OL</sub>	DC gain			80		dB
f <sub>BW</sub>	Unity bain bandwidth			3		MHz

(1) Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

## **Electrical Characteristics (continued)**

Unless otherwise specified, the following conditions apply: VIN = 48 V, VCCX = 0 V, EN = 5 V, RT = 29.11 k $\Omega$ , No load on LO and HO. Typical values apply for T<sub>J</sub> = 25°C; minimum and maximum values apply over the full junction temperature range for operation, -40°C to +125°C.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM COMPAR	ATORS					
t <sub>HO(OFF)</sub>	Forced HO off-time		305	400	495	ns
T <sub>ON(MIN)</sub>	Minimum HO on-time			70		ns
	COMP to comparator offset			200		mV
OSCILLATOR (I	RT PIN)					
f <sub>SW1</sub>	Frequency 1	RT = 29.11 kΩ	178	200	224	kHz
f <sub>SW2</sub>	Frequency 2	RT = 9.525 kΩ	450	515	575	kHz
SYNC						
	Sync threshold falling			1.3		V
CURRENT LIMI	Г					
V <sub>CS(TH)</sub>	Cycle-by-cycle sense voltage threshold (CS-CSG)	RAMP = 0 buck mode	-103	-125	-147	mV
V <sub>CS(THX)</sub>	Cycle-by-cycle sense voltage threshold (CS-CSG)	RAMP = 0 buck-boost mode	-218	-255	-300	mV
	CS bias current	CS = 0 V		45	60	μA
	CSG bias current	CSG = 0 V		45	60	μA
	Current limit fault timer			256		cycles
RAMP GENERA	TOR					
I <sub>R1</sub>	RAMP current 1	VIN = 60 V, VOUT = 10 V	245	305	365	μA
I <sub>R2</sub>	RAMP current 2	VIN = 12 V, VOUT = 12 V	95	115	135	μA
I <sub>R3</sub>	RAMP current 3	VIN = 5 V, VOUT = 12 V	65	80	95	μA
	VOUT bias current	VOUT = 48 V		245		μA
LOW-SIDE (LO)	GATE DRIVER					
V <sub>OLL</sub>	LO low-state output voltage	I <sub>LO</sub> = 100 mA		0.14	0.23	V
V <sub>OHL</sub>	LO high-state output voltage	$I_{LO} = -100 \text{ mA}$ $V_{OHL} = V_{CC} - V_{LO}$		0.25		V
	LO rise time	C-load = 1 nF, VCC = 8 V		16		ns
	LO fall time	C-load = 1 nF, VCC = 8 V		14		ns
I <sub>OHL</sub>	Peak LO source current	$V_{LO} = 0 V$ , $VCC = 8 V$		2.2		А
I <sub>OLL</sub>	Peak LO sink current	$V_{LO} = VCC = 8 V$		2.7		А
	) GATE DRIVER					
V <sub>OLH</sub>	HO low-state output voltage	I <sub>HO</sub> = 100 mA		0.135	0.21	V
V <sub>OHH</sub>	HO high-state output voltage	$I_{HO}$ = -100 mA, V <sub>OHH</sub> = V <sub>HB</sub> -V <sub>OH</sub>		0.25		V
	HO rise time	C-load = 1 nF, VCC = 8 V		14		ns
	HO fall time	C-load = 1 nF, VCC = 8 V		12		ns
I <sub>OHH</sub>	Peak HO source current	V <sub>HO</sub> = 0V, VCC = 8 V		2.2		А
I <sub>OLH</sub>	Peak HO sink current	V <sub>HO</sub> = VCC = 8 V		3.5		А
	HB-HS undervoltage lockout		-	3		V



#### **Electrical Characteristics (continued)**


Unless otherwise specified, the following conditions apply: VIN = 48 V, VCCX = 0 V, EN = 5 V, RT = 29.11 k $\Omega$ , No load on LO and HO. Typical values apply for T<sub>J</sub> = 25°C; minimum and maximum values apply over the full junction temperature range for operation, -40°C to +125°C.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUCK-BOOST (	CHARACTERISTICS					
	Buck-boost mode	Buck duty cycle (2)	69%	75%	80%	
THERMAL						
T <sub>SD</sub>	Thermal shutdown temperature			165		°C
	Thermal shutdown hysteresis			25		°C

(2) When the duty cycle exceeds 75%, the LM5118 controller gradually phases into the Buck-Boost mode.




## 6.6 Typical Characteristics





## **Typical Characteristics (continued)**






## 7 Detailed Description

#### 7.1 Overview

The LM5118 high voltage switching regulator features all of the functions necessary to implement an efficient high voltage buck or buck-boost regulator using a minimum of external components. The regulator switches smoothly from buck to buck-boost operation as the input voltage approaches the output voltage, allowing operation with the input greater than or less than the output voltage. This easy to use regulator integrates high-side and low-side MOSFET drivers capable of supplying peak currents of 2 A. The regulator control method is based on current mode control using an emulated current ramp. Peak current mode control provides inherent line feed-forward, cycle-by-cycle current limiting and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 500 kHz. An oscillator synchronization pin allows multiple LM5118 regulators to self synchronize or be synchronized to an external clock. Fault protection features include current limiting, thermal shutdown, and remote shutdown capability. An undervoltage lockout input allows regulator shutdown when the input voltage is below a user selected threshold, and a low state at the enable pin will put the regulator into an extremely low current shutdown state. The device is available in the HTSSOP-20EP package featuring an exposed pad to aid in thermal dissipation.

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description

A buck-boost regulator can maintain regulation for input voltages either higher or lower than the output voltage. The challenge is that buck-boost power converters are not as efficient as buck regulators. The LM5118 has been designed as a dual-mode controller whereby the power converter acts as a buck regulator while the input voltage is above the output. As the input voltage approaches the output voltage, a gradual transition to the buck-boost mode occurs. The dual-mode approach maintains regulation over a wide range of input voltages, while maintaining the optimal conversion efficiency in the normal buck mode. The gradual transition between modes eliminates disturbances at the output during transitions. Figure 8 shows the basic operation of the LM5118 regulator in the buck mode. In buck mode, transistor Q1 is active and Q2 is disabled. The inductor current ramps in proportion to the VIN – VOUT voltage difference when Q1 is active and ramps down through the recirculating diode D1 when Q1 is off. The first order buck mode transfer function is VOUT/VIN = D, where D is the duty cycle of the buck switch, Q1.




Figure 8. Buck Mode Operation



## Feature Description (continued)

Figure 9 shows the basic operation of buck-boost mode. In buck-boost mode both Q1 and Q2 are active for the same time interval each cycle. The inductor current ramps up (proportional to VIN) when Q1 and Q2 are active and ramps down through the recirculating diode during the off time. The first order buck-boost transfer function is VOUT/VIN = D/(1-D), where D is the duty cycle of Q1 and Q2.




Figure 9. Buck-Boost Mode Operation




Figure 10. Mode Dependence on Duty Cycle (VOUT = 12 V)

#### 7.3.1 UVLO

An undervoltage lockout pin is provided to disable the regulator when the input is below the desired operating range. If the UVLO pin is below 1.13 V, the regulator enters a standby mode with the outputs disabled, but with VCC regulator operating. If the UVLO input exceeds 1.23 V, the regulator will resume normal operation. A voltage divider from the input to ground can be used to set a VIN threshold to disable the regulator in brownout conditions or for low input faults.



#### **Feature Description (continued)**

If a current limit fault exists for more than 256 clock cycles, the regulator will enter a *hiccup* mode of current limiting and the UVLO pin will be pulled low by an internal switch. This switch turns off when the UVLO pin approaches ground potential allowing the UVLO pin to rise. A capacitor connected to the UVLO pin will delay the return to a normal operating level and thereby set the off-time of the hiccup mode fault protection. An internal 5µA pullup current pulls the UVLO pin to a high state to ensure normal operation when the VIN UVLO function is not required and the pin is left floating.

#### 7.3.2 Oscillator and Sync Capability

The LM5118 oscillator frequency is set by a single external resistor connected between the RT pin and the AGND pin. The  $R_T$  resistor should be located very close to the device and connected directly to the pins of the IC. To set a desired oscillator frequency (f), the necessary value for the  $R_T$  resistor can be calculated from Equation 1:

$$R_{\rm T} = \frac{6.4 \times 10^9}{\rm f} - 3.02 \times 10^3$$

(1)

The SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be of higher frequency than the free-running frequency set by the  $R_T$  resistor. A clock circuit with an open-drain output is the recommended interface from the external clock to the SYNC pin. The clock pulse duration should be greater than 15 ns.

Multiple LM5118 devices can be synchronized together simply by connecting the SYNC pins together as in Figure 11. In this configuration, all of the devices are synchronized to the highest frequency device. Figure 12 shows the SYNC input and output features of the LM5118. The internal oscillator circuit drives the SYNC pin with a strong pull down or weak pullup inverter. When the SYNC pin is pulled low, either by the internal oscillator or an external clock, the ramp cycle of the oscillator is terminated and forced 400 ns off-time is initiated before a new oscillator cycle begins. If the SYNC pins of several LM5118 IC's are connected together, the IC with the highest internal clock frequency will pull all the connected SYNC pins low and terminate the oscillator ramp cycles of the other ICs. The LM5118 with the highest programmed clock frequency will serve as the master and control the switching frequency of all the devices with lower oscillator frequencies.





Figure 11. Sync From Multiple Devices



#### Feature Description (continued)



#### Figure 12. Simplified Oscillator and Block Diagram With Sync I/O Circuit

#### 7.3.3 Error Amplifier and PWM Comparator

The internal high gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.23 V). The output of the error amplifier is connected to the COMP pin. Loop compensation components, typically a type II network shown in are connected between the COMP and FB pins. This network creates a low frequency pole, a zero, and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin. The same error amplifier is used for operation in buck and buck-boost mode.




Figure 13. Composition of Emulated Current Signal



details.

#### Feature Description (continued)

#### 7.3.4 Ramp Generator

The ramp signal of a pulse-width modulator with current mode control is typically derived directly from the buck switch drain current. This switch current corresponds to the positive slope portion of the inductor current signal. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics. The leading edge spike must be filtered or blanked to avoid early termination of the PWM pulse. Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimal achievable pulse width. In applications where the input voltage may be relatively large in comparison to the output voltage, controlling a small pulse width is necessary for regulation. The LM5118 uses a unique ramp generator which does not actually measure the buck switch current but instead creates a signal representing or emulating the inductor current. The emulated ramp provides signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements, a sample-and-

The sample-and-hold pedestal level is derived from a measurement of the recirculating current through a current sense resistor in series with the recirculating diode of the buck regulator stage. A small value current sensing resistor is required between the recirculating diode anode and ground. The CS and CSG pins should be Kelvin connected directly to the sense resistor. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The current sensing and sample-and-hold provide the DC level of the reconstructed current signal. The sample and hold of the recirculating diode current is valid for both buck and buck-boost modes. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to the AGND and an internal voltage controlled current source. In buck mode, the ramp current source that emulates the inductor current is a function of the VIN and VOUT voltages per Equation 2:

hold pedestal level and a ramp capacitor which is charged by a controlled current source. Refer to Figure 13 for

$$I_{RAMP} (buck) = \frac{5 \ \mu A}{V} \times (VIN - VOUT) + 50 \ \mu A$$
(2)

In buck-boost mode, the ramp current source is a function of the input voltage VIN, per Equation 3:

$$I_{RAMP} (buck - boost) = \frac{5 \ \mu A}{V} \times VIN + 50 \ \mu A$$
(3)

Proper selection of the RAMP capacitor ( $C_{RAMP}$ ) depends upon the value of the output inductor (L) and the current sense resistor ( $R_S$ ). For proper current emulation, the sample and hold pedestal value and the ramp amplitude must have the same relative relationship to the actual inductor current. That is:

$$R_{S} \times A = \frac{g_{m} \times L}{C_{RAMP}}$$
$$C_{RAMP} = \frac{g_{m} \times L}{A \times R_{S}}$$

where

- $g_m$  is the ramp generator transconductance (5  $\mu$ A/V)
- A is the current sense amplifier gain (10V/V)

The ramp capacitor should be located very close to the device and connected directly to the RAMP and AGND pins.

(4)

. ,

## Feature Description (continued)

The relationship between the average inductor current and the pedestal value of the sampled inductor current can cause instability in certain operating conditions. This instability is known as sub-harmonic oscillation, which occurs when the inductor ripple current does not return to its initial value by the start of the next switching cycle. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 50  $\mu$ A of offset current provided from the emulated current source adds enough slope compensation to the ramp signal for output voltages less than or equal to 12 V. For higher output voltages, additional slope compensation may be required. In such applications, the ramp capacitor can be decreased from the nominal calculated value to increase the ramp slope compensation.

The pedestal current sample is obtained from the current sense resistor (Rs) connected to the CS and CSG pins. It is sometimes helpful to adjust the internal current sense amplifier gain (A) to a lower value in order to obtain the higher current limit threshold. Adding a pair of external resistors RG in a series with CS and CSG as in Figure 14 reduces the current sense amplifier gain A according to Equation 5:

$$A = \frac{10k}{1k + R_G}$$

## 7.3.5 Current Limit

In the buck mode the average inductor current is equal to the output current (IOUT). In buck-boost mode the average inductor current is approximately equal to:

lout x 
$$\left(1 + \frac{VOUT}{VIN}\right)$$

18

Consequently, the inductor current in buck-boost mode is much larger especially when VOUT is large relative to VIN. The LM5118 provides a current monitoring scheme to protect the circuit from possible over-current conditions. When set correctly, the emulated current sense signal is proportional to the buck switch current with a scale factor determined by the current sense resistor. The emulated ramp signal is applied to the current limit comparator. If the peak of the emulated ramp signal exceeds 1.25 V when operating in the buck mode, the PWM cycle is immediately terminated (cycle-by-cycle current limiting). In buck-boost mode the current limit threshold is increased to 2.50 V to allow higher peak inductor current. To further protect the external switches during prolonged overload conditions, an internal counter detects consecutive cycles of current limiting. If the counter detects 256 consecutive current limited PWM cycles, the LM5118 enters a low power dissipation hiccup mode. In the hiccup mode, the output drivers are disabled, the UVLO pin is momentarily pulled low, and the soft-start capacitor is discharged. The regulator is restarted with a normal soft-start sequence once the UVLO pin charges back to 1.23 V. The hiccup mode off-time can be programmed by an external capacitor connected from UVLO pin to ground. This hiccup cycle will repeat until the output overload condition is removed.

In applications with low output inductance and high input voltage, the switch current may overshoot due to the propagation delay of the current limit comparator and control circuitry. If an overshoot should occur, the sampleand-hold circuit will detect the excess recirculating diode current. If the sample-and-hold pedestal level exceeds the internal current limit threshold, the buck switch will be disabled and will skip PWM cycles until the inductor current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation since the inductor current is forced to decay before the buck switch is turned on again.



(5)

(6)



## Feature Description (continued)




Figure 14. Current Limit and Ramp Circuit

#### 7.3.6 Maximum Duty Cycle

Each conduction cycle of the buck switch is followed by a forced minimum off-time of 400 ns to allow sufficient time for the recirculating diode current to be sampled. This forced off-time limits the maximum duty cycle of the controller. The actual maximum duty cycle will vary with the operating frequency as follows:

 $D_{MAX} = 1 - f \times 400 \times 10^{-9}$ 

where

• f is the oscillator frequency in Hz




Figure 15. Maximum Duty Cycle vs Frequency

Limiting the maximum duty cycle will limit the maximum boost ratio (VOUT/VIN) while operating in buck-boost mode. For example, from Figure 15, at an operating frequency of 500 kHz,  $D_{MAX}$  is 80%. Using the buck-boost transfer function.

$$D = \frac{Vout}{Vin + Vout}$$
(8)  
With D = 80%, solving for VOUT results in:  
VOUT = 4 × VIN
(9)

(7)



#### Feature Description (continued)

With a minimum input voltage of 5 V, the maximum possible output voltage is 20 V at f = 500 kHz. The buckboost step-up ratio can be increased by reducing the operating frequency which increases the maximum duty cycle.

#### 7.3.7 Soft Start

The soft-start feature allows the regulator to gradually reach the initial steady-state operating point, thus reducing start-up stresses and surges. The internal 10- $\mu$ A soft-start current source gradually charges an external soft-start capacitor connected to the SS pin. The SS pin is connected to the positive input of the internal error amplifier. The error amplifier controls the pulse-width modulator such that the FB pin approximately equals the SS pin as the SS capacitor is charged. Once the SS pin voltage exceeds the internal 1.23-V reference voltage, the error amp is controlled by the reference instead of the SS pin. The SS pin voltage is clamped by an internal amplifier at a level of 150 mV above the FB pin voltage. This feature provides a soft-start controlled recovery in the event a severe overload pulls the output voltage (and FB pin) well below normal regulation but does not persist for 256 clock cycles.

Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin. The SS pin acts as a non-inverting input to the error amplifier anytime SS voltage is less than the 1.23-V reference. In the event a fault is detected (overtemperature, VCC undervoltage, hiccup current limit), the soft-start capacitor will be discharged. When the fault condition is no longer present, a new soft-start sequence will begin.

#### 7.3.8 HO Output

The LM5118 contains a high-side, high-current gate driver and associated high voltage level shift. This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. A  $0.1-\mu$ F ceramic capacitor, connected with short traces between the HB pin and HS pin is recommended for most circuit configurations. The size of the bootstrap capacitor depends on the gate charge of the external FET. During the off time of the buck switch, the HS pin voltage is approximately -0.5 V and the bootstrap capacitor is charged from VCC through the internal bootstrap diode. When operating with a high PWM duty cycle, the buck switch will be forced off each cycle for 400 ns to ensure that the bootstrap capacitor is recharged.

#### 7.3.9 Thermal Protection

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the output driver and the bias regulator. This protection is provided to prevent catastrophic failures from accidental device overheating.

#### 7.4 Device Functional Modes

Figure 10 shows how duty cycle effects the operational mode and is useful for reference in the following discussions. Initially, only the buck switch is active and the buck duty cycle increases to maintain output regulation as VIN decreases. When VIN is approximately equal to 15.5 V, the boost switch begins to operate with a low duty cycle. If VIN continues to fall, the boost switch duty cycle increases and the buck switch duty cycle decreases until they become equal at VIN = 13.2 V.

#### 7.4.1 Buck Mode Operation: VIN > VOUT

The LM5118 buck-boost regulator operates as a conventional buck regulator with emulated current mode control while VIN is greater than VOUT and the buck mode duty cycle is less than 75%. In buck mode, the LO gate drive output to the boost switch remains low.



#### **Device Functional Modes (continued)**

#### 7.4.2 Buck-Boost Mode Operation: VIN ≈ VOUT

When VIN decreases relative to VOUT, the duty cycle of the buck switch will increase to maintain regulation. Once the duty cycle reaches 75%, the boost switch starts to operate with a very small duty cycle. As VIN is further decreased, the boost switch duty cycle increases until it is the same as the buck switch. As VIN is further decreased below VOUT, the buck and boost switch operate together with the same duty cycle and the regulator is in full buck-boost mode. This feature allows the regulator to transition smoothly from buck to buck-boost mode. Note that the regulator can be designed to operate with VIN less than 4 V, but VIN must be at least 5 V Figure 16 presents a timing illustration of the gradual transition from buck to buck-boost mode when the input voltage ramps downward over a few switching cycles.




Figure 16. Buck (HO) and Boost (LO) Switch Duty Cycle vs. Time, Illustrating Gradual Mode Change With Decreasing Input Voltage

#### 7.4.3 High Voltage Start-Up Regulator

The LM5118 contains a dual-mode, high voltage linear regulator that provides the VCC bias supply for the PWM controller and the MOSFET gate driver. The VIN input pin can be connected directly to input voltages as high as 75 V. For input voltages below 10 V, an internal low dropout switch connects VCC directly to VIN. In this supply range, VCC is approximately equal to VIN. For VIN voltages greater than 10 V, the low dropout switch is disabled and the VCC regulator is enabled to maintain VCC at approximately 7 V. A wide operating range of 4 V to 75 V (with a start-up requirement of at least 5 V) is achieved through the use of this dual mode regulator.

The output of the VCC regulator is current limited to 35 mA, typical. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the VCC undervoltage threshold of 3.7 V and the UVLO input pin voltage is greater than 1.23 V, the gate driver outputs are enabled and a soft-start sequence begins. The gate driver outputs remain enabled until VCC falls below 3.5 V or the voltage at the UVLO pin falls below 1.13 V.



#### **Device Functional Modes (continued)**

In many applications, the regulated output voltage or an auxiliary supply voltage can be applied to the VCCX pin to reduce the IC power dissipation. For output voltages between 4 V and 15 V, VOUT can be connected directly to VCCX. When the voltage at the VCCX pin is greater than 3.85 V, the internal VCC regulator is disabled and an internal switch connects VCCX to VCC, reducing the internal power dissipation.

In high voltage applications, take extrac care to ensure the VIN pin voltage does not exceed the absolute maximum voltage rating of 76 V. During line or load transients, voltage ringing on the VIN line that exceeds the absolute maximum rating can damage the IC. Both careful PCB layout and the use of quality bypass capacitors located close to the VIN and GND pins are essential.




Figure 17. VIN and VCC Sequencing

#### 7.4.4 Enable

The LM5118 contains an enable function which provides a very low input current shutdown mode. If the EN pin is pulled below 0.5 V, the regulator enters shutdown mode, drawing less than 10  $\mu$ A from the VIN pin. Raising the EN input above 3 V returns the regulator to normal operation. The EN pin can be tied directly to the VIN pin if this function is not needed. It must not be left floating. A 1-M $\Omega$  pullup resistor to VIN can be used to interface with an open-collector or open-drain control signal.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LM5118 high voltage switching regulator features all of the functions necessary to implement an efficient high voltage buck or buck-boost regulator using a minimum of external components. A buck-boost regulator can maintain regulation for input voltages either higher or lower than the output voltage.

#### 8.2 Typical Application




Figure 18. Simplified Application Schematic



## **Typical Application (continued)**




Figure 19. 12-V, 3-A Typical Application Schematic



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

The procedure for calculating the external components is illustrated with the following design example. The designations used in the design example correlate to the Figure 19. The design specifications are:

- VOUT = 12 V
- VIN = 5 V to 42 V
- f = 300 kHz
- Minimum load current (CCM operation) = 600 mA
- Maximum load current = 3 A

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5118 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 $R7 = R_T$

RT sets the oscillator switching frequency. Generally speaking, higher operating frequency applications will use smaller components, but have higher switching losses. An operating frequency of 300 kHz was selected for this example as a reasonable compromise for both component size and efficiency. The value of  $R_T$  can be calculated as follows:

$$R_{\rm T} = \frac{6.4 \times 10^9}{\rm f} - 3.02 \times 10^3$$

therefore,  $R7 = 18.3 \text{ k}\Omega$ 

# **Typical Application (continued)**




Figure 20. Inductor Current Waveform



#### **Typical Application (continued)**

#### 8.2.2.3 Inductor Selection, L1

The inductor value is determined based upon the operating frequency, load current, ripple current and the input and output voltages. Refer to Figure 20 for details.

To keep the circuit in continuous conduction mode (CCM), the maximum ripple current I<sub>RIPPLF</sub> should be less than twice the minimum load current. For the specified minimum load of 0.6 A, The maximum ripple current is 1.2 Ap-p. Also, the minimum value of L must be calculated both for a buck and buck-boost configurations. The final value of inductance will generally be a compromise between the two modes. It is desirable to have a larger value inductor for buck mode, but the saturation current rating for the inductor must be large for buck-boost mode, resulting in a physically large inductor. Additionally, large value inductors present buck-boost mode loop compensation challenges which will be discussed in the Error Amplifier Configuration section. For the design example, the inductor values in both modes are calculated as: ~ /

$$L1 = \frac{V_{OUT}(V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times f \times I_{RIPPLE}} \text{ Buck Mode}$$
$$L1 = \frac{V_{IN(MIN)}(V_{OUT})}{(V_{OUT} + V_{IN(MIN)}) \times f \times I_{RIPPLE}} \text{ Buck-Boost Mode}$$

where

**١**/

- $V_{OUT}$  is the output voltage
- V<sub>IN(MAX)</sub> is the maximum input voltage
- f is the switching frequency
- IRIPPLE is the selected inductor peak to peak ripple current (1.2 A selected for this example)
- $V_{IN(MIN)}$  is the minimum input voltage

The resulting inductor values are:

- $L1 = 28 \mu H$ , Buck Mode
- L1 = 9.8 µH Buck-Boost mode

A 10-µH inductor was selected which is a compromise between these values, while favoring the buck-boost mode. As illustrated in the compensation section below, the inductor value should be as low as possible to move the buck-boost right-half-plane zero to a higher frequency. The ripple current is then rechecked with the selected inductor value using Equation 11 and Equation 12,

$$I_{\text{RIPPLE(BUCK)}} = 3.36 \text{ A}$$

$$I_{\text{RIPPLE(BUCK-ROOST)}} = 1.17 \text{ A}$$
(13)
(14)

Because the inductor selected is lower than calculated for the Buck mode, the minimum load current for CCM in buck mode is 1.68 A at maximum VIN.

With a 10-uH inductor, the worst case peak inductor currents can be estimated for each case, assuming a 20% inductor value tolerance and assuming 80% efficiency of the converter.

$$\begin{split} I_{1(\mathsf{PEAK})} &= \frac{I_{OUT}}{\eta} + \frac{I_{\mathsf{RIPPLE(BUCK)}}}{2(1 - L_{\mathsf{TOL}})} \\ I_{2(\mathsf{PEAK})} &= \frac{I_{OUT}(V_{OUT} + V_{\mathsf{IN(MIN)}})}{\eta \times V_{\mathsf{IN(MIN)}}} + \frac{I_{\mathsf{RIPPLE(BUCK-BOOST)}}}{2(1 - L_{\mathsf{TOL}})} \end{split}$$

where

η is efficiency

ı.

 $L_{TOL}$  is the inductor tolerance

(16)

(12)

(15)

(11)

#### **Typical Application (continued)**

For this example, Equation 15 and Equation 16 yield:

$$I_{1(PEAK)} = 5.62 \text{ A}$$
 (17)  
 $I_{2(PEAK)} = 13.4 \text{ A}$  (18)

An acceptable current limit setting would be 6.7 A for buck mode because the LM5118 automatically doubles the current limit threshold in buck-boost mode. The selected inductor must have a saturation current rating at least as high as the buck-boost mode cycle-by-cycle current limit threshold, in this case at least 13.5 A. A  $10-\mu$ H, 15-A inductor was chosen for this application.

#### 8.2.2.4 R13 = R<sub>SENSE</sub>

To select the current sense resistor, begin by calculating the minimum K values for each mode using Equation 19 and Equation 20. K represents the slope compensation of the controller and is different for each mode,  $K_{BUCK}$  and  $K_{BUCK-BOOST}$ .

$$K_{\text{BUCK}} \ge 1 + \frac{10}{V_{\text{IN(MAX)}} - V_{\text{OUT}}}$$

$$K_{\text{BUCK-BOOST}} \ge 1 + \frac{10}{V_{\text{IN(MIN)}}}$$
(20)

• K<sub>BUCK</sub> = 1.16

K<sub>BUCK-BOOST</sub> = 3

Use Equation 21 and Equation 22 to calculate RSENSE for each mode of operation. A design margin, M, should be selected between 10%-30% to allow for component tolerances. For this design M was selected to be 10%.

$$R13_{(BUCK)} = \frac{1.25(1-M)}{10 \cdot \left(\frac{I_{OUT}}{\eta} + \frac{I_{RIPPLE(BUCK)}}{2} \cdot K_{BUCK}\right)}$$
(21)  
$$R13_{(BUCK-BOOST)} = \frac{2.5 \cdot (1-M)}{10 \cdot \left(\frac{V_{IN(MIN)} + V_{OUT}}{V_{IN(MIN)}} \cdot \frac{I_{OUT}}{\eta} + \frac{I_{RIPPLE(BUCK-BOOST)}}{2} \cdot K_{BUCK-BOOST}\right)}$$
(22)

- R13<sub>(BUCK)</sub> = 19.75 mΩ
- R13<sub>(BUCK-BOOST)</sub> = 15.5 mΩ

An R<sub>SENSE</sub> value of no more than 15.5 m $\Omega$  must be used to ensure the required maximum output current in the buck-boost mode. A standard value of 15 m $\Omega$  was selected for this design.

#### 8.2.2.5 $C15 = C_{RAMP}$

With the inductor value selected, the value of C3 necessary for the emulation ramp circuit is:

6

$$C15 = C_{RAMP} = \frac{L \times 10^{-6}}{2 \times R_{SENSE}}$$
(23)

With the inductance value (L1) selected as 10  $\mu$ H, the calculated value for C<sub>RAMP</sub> is 333 pF. A standard value of 330 pF was selected.



www.ti.com

28



#### **Typical Application (continued)**

#### 8.2.2.6 Inductor Current Limit Calculation

The current limit for each mode can be calculated using Equation 24 and Equation 26. If the peak current limit is less than the calculated inductor peak current the R13 and C15 need to be recalculated. This can be done by increasing the previous K values or M and reiterating the calculations.

$$I_{\text{LIMIT(BUCK)}} = \frac{1.25 - \frac{50 \times 10^{-6} \times V_{\text{OUT}}}{C15 \times f \times V_{\text{IN(MAX)}}}}{10 \times R13}$$
(24)  

$$I_{\text{LIMIT(BUCK)}} = 7.795 \text{ A}$$
(25)  

$$I_{\text{LIMIT(BUCK-BOOST)}} = \frac{2.5 - \frac{50 \times 10^{-6} \times V_{\text{OUT}}}{C15 \times f \times (V_{\text{IN(MIN)}} + V_{\text{OUT}})}}{10 \times R13}$$
(26)  

$$I_{\text{LIMIT(BUCK-BOOST)}} = 14.29 \text{ A}$$
(27)

#### 8.2.2.7 C9 - C12 = Output Capacitors

In buck-boost mode, the output capacitors C9 - C12 must supply the entire output current during the switch ontime. For this reason, the output capacitors are chosen for operation in buck-boost mode, the demands being much less in buck operation. Both bulk capacitance and ESR must be considered to ensure a given output ripple voltage. Buck-boost mode capacitance can be estimated from:

$$C_{MIN} = \frac{I_{OUT} \times D_{MAX}}{f \times \Delta V_{OUT}} \text{ with } D_{MAX} = \frac{V_{OUT}}{V_{IN(MIN)} + V_{OUT}}$$
(28)

ESR requirements can be estimated from:

 $\text{ESR}_{\text{MAX}} = \frac{\Delta V_{\text{OUT}}}{\frac{V_{\text{OUT}} + V_{\text{IN}(\text{MIN})}}{V_{\text{IN}(\text{MIN})}} \cdot I_{\text{OUT}} + \frac{I_{\text{RIPPLE}(\text{BUCK-BOOST})}}{2}$ 

For this example, with a  $\triangle VOUT$  (output ripple) of 50 mV:

$$C_{MIN} = 141 \ \mu F \tag{30}$$
  
ESR<sub>MAX</sub> = 4.6 mΩ (31)

If hold-up times are a consideration, the values of the input and output capacitors must be increased appropriately. Note that it is usually advantageous to use multiple capacitors in parallel to achieve the ESR value required. Also, it is good practice to put a .1- $\mu$ F to .47- $\mu$ F ceramic capacitor directly on the output pins of the supply to reduce high-frequency noise. Ceramic capacitors have good ESR characteristics, and are a good choice for input and output capacitors. It should be noted that the effective capacitance of ceramic capacitors decreases with dc bias. For larger bulk values of capacitance, a low ESR electrolytic is usually used. However, electrolytic capacitors have poor tolerance, especially over temperature, and the selected value should be selected larger than the calculated value to allow for temperature variation. Allowing for component tolerances, the following values of COUT were chosen for this design example:

Two 180-µF Oscon electrolytic capacitors for bulk capacitance

Two 47-µF ceramic capacitors to reduce ESR

Two 0.47-µF ceramic capacitors to reduce spikes at the output.

(29)

## **Typical Application (continued)**

#### 8.2.2.8 D1

Reverse recovery currents degrade performance and decrease efficiency. For these reasons, a Schottky diode of appropriate ratings should be used for D1. The voltage rating of the boost diode should be equal to  $V_{OUT}$  plus some margin. D1 conducts continually in buck mode and only when the buck switch is off in Buck-Boost mode.

#### 8.2.2.9 D4

A Schottky type recirculating diode is required for all LM5118 applications. The near ideal reverse recovery characteristics and low forward voltage drop are particularly important diode characteristics for high input voltage and low output voltage applications. The reverse recovery characteristic determines how long the current surge lasts each cycle when the buck switch is turned on. The reverse recovery characteristics of Schottky diodes minimize the peak instantaneous power in the buck switch during the turnon transition. The reverse breakdown rating of the diode should be selected for the maximum VIN plus some safety margin.

The forward voltage drop has a significant impact on the conversion efficiency, especially for applications with a low output voltage. *Rated* current for diodes vary widely from various manufacturers. For the LM5118 this current is user selectable through the current sense resistor value. Assuming a worst case 0.6-V drop across the diode, the maximum diode power dissipation can be high. The diode should have a voltage rating of VIN and a current rating of IOUT. A conservative design would at least double the advertised diode rating since specifications between manufacturers vary. For the reference design a 100-V, 10-A Schottky in a D2PAK package was selected.

#### 8.2.2.10 C1 - C5 = Input Capacitor

A typical regulator supply voltage has a large source impedance at the switching frequency. Good-quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the buck switch on-time. When the buck switch turns on, the current into the buck switch steps from zero to the lower peak of the inductor current waveform, then ramps up to the peak value, and then drops to the zero at turnoff. The RMS current rating of the input capacitors depends on which mode of operation is most critical.

$$I_{RMS(BUCK)} = I_{OUT} \sqrt{D(1 - D)}$$

This value is a maximum at 50% duty cycle which corresponds to VIN = 24 V.

$$I_{\text{RMS(BUCK-BOOST)}} = \frac{I_{\text{OUT}}}{1 - D} \sqrt{D(1 - D)}$$

Checking both modes of operation we find:

• I<sub>RMS(BUCK)</sub> = 1.5 A

• I<sub>RMS(BUCK-BOOST)</sub> = 4.7 A

Therefore C1-C5 should be sized to handle 4.7 A of ripple current. Quality ceramic capacitors with a low ESR should be selected. To allow for capacitor tolerances, five 2.2- $\mu$ F, 100-V ceramic capacitors will be used. If step input voltage transients are expected near the maximum rating of the LM5118, a careful evaluation of the ringing and possible spikes at the device VIN pin should be completed. An additional damping network or input voltage clamp may be required in these cases.

#### 8.2.2.11 C20

30

The capacitor at the VCC pin provides noise filtering and stability for the VCC regulator. The recommended value of C20 should be no smaller than 0.1  $\mu$ F, and should be a good-quality, low-ESR, ceramic capacitor. A value of 1  $\mu$ F was selected for this design. C20 should be 10 x C8.

If operating without VCCX, then

 $f_{OSC} x (Q_C Buck + Boost) + I_{LOAD(INTERNAL)}$ 

must be less than the VCC current limit.

Copyright © 2008–2017, Texas Instruments Incorporated

(32)

(33)

(34)



#### **Typical Application (continued)**

#### 8.2.2.12 C8

The bootstrap capacitor between the HB and HS pins supplies the gate current to charge the buck switch gate at turnon. The recommended value of C8 is 0.1  $\mu$ F to 0.47  $\mu$ F, and should be a good-quality, low-ESR, ceramic capacitor. A value of 0.1  $\mu$ F was chosen for this design.

#### 8.2.2.13 $C16 = C_{SS}$

The capacitor at the SS pin determines the soft-start time, that is, the time for the reference voltage and the output voltage, to reach the final regulated value. The time is determined from:

 $t_{SS} = \frac{C16 \times 1.23V}{10 \ \mu A}$ 

and assumes a current limit > Iload + ICout

For this application, a C16 value of 0.1 µF was chosen which corresponds to a soft-start time of about 12 ms.

#### 8.2.2.14 R8, R9

R8 and R9 set the output voltage level, the ratio of these resistors is calculated from:

 $\frac{R8}{R9} = \frac{V_{OUT}}{1.23V} - 1$ (36)

For a 12-V output, the R8/R9 ratio calculates to 8.76. The resistors should be chosen from standard value resistors and a good starting point is to select resistors within power ratings appropriate for the output voltage. Values of 309  $\Omega$  for R9 and 2.67 k $\Omega$  for R8 were selected.

#### 8.2.2.15 R1, R3, C21

A voltage divider can be connected to the UVLO pin to set a minimum operating voltage  $VIN_{(UVLO)}$  for the regulator. If this feature is required, the easiest approach to select the divider resistor values is to choose a value for R1 between 10 k $\Omega$  and 100 k $\Omega$ , while observing the minimum value of R1 necessary to allow the UVLO switch to pull the UVLO pin low. This value is:

 $R1 \ge 1000 \times V_{IN(MAX)}$ 

 $R1 \ge 75 k$  in our example

R3 is then calculated from:

R3 = 1.23 x 
$$\left[ \frac{R1}{V_{IN(MIN)} + 5 \ \mu A \ x \ R1 - 1.23} \right]$$

Because  $VIN_{(MIN)}$  for our example is 5 V, set  $VIN_{(UVLO)}$  to 4.0 V for some margin in component tolerances and input ripple.

R1 = 75 k is chosen since it is a standard value.

R3 = 29.332 k is calculated from Equation 37. The 29.4 k value was used since it is a standard value.

Capacitor C21 provides filtering for the divider and the off-time of the *hiccup* duty cycle during current limit. The voltage at the UVLO pin should never exceed 15 V when using an external set-point divider. It may be necessary to clamp the UVLO pin at high input voltages.

Knowing the desired off time during *hiccup* current limit, the value of C21 is given by:

$$t_{OFF} = \frac{-C21 \cdot R1 \cdot R3}{R1 + R3} \cdot Ln \left[ 1 - .98 \cdot \frac{R1 + R3}{V_{IN} \cdot R3} \right]$$

Notice that  $t_{OFF}$  varies with  $V_{IN}$ 

In this example, C21 was chosen to be 0.1  $\mu$ F. This will set the t<sub>OFF</sub> time to 723  $\mu$ s with VIN = 12 V.

(38)

(37)

(35)

## Typical Application (continued)

#### 8.2.2.16 R2

A 1-M pullup resistor connected from the EN pin to the VIN pin is sufficient to keep enable in a high state if on-off control is not used.

#### 8.2.2.17 Snubber

A snubber network across the buck recirculating diode reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and increase noise at the regulator output. In the limit, spikes beyond the maximum voltage rating of the LM5118 or the recirculating diode can damage these devices. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber capacitor results in more damping, however the snubber losses increase. Select a minimum value of the capacitor that provides adequate clamping of the diode waveform at maximum load. A snubber may be required for the boost diode as well. The same empirical procedure applies. Snubbers were not necessary in this example.

#### 8.2.2.18 Error Amplifier Configuration

#### 8.2.2.18.1 R4, C18, C17

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current mode control is the ability to close the loop with only three feedback components, R4, C18 and C17. The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM5118 is as follows:

$$DCGain_{(MOD)} = \frac{R_{LOAD} \times V_{IN}}{10R_{S}(V_{IN} + 2V_{OUT})}$$
(39)

The dominant, low frequency pole of the modulator is determined by the load resistance ( $R_{LOAD}$ ) and output capacitance ( $C_{OUT}$ ). The corner frequency of this pole is:

$$f_{P(MOD)} = \frac{1 + D_{MAX}}{2\pi \times R_{LOAD} \times C_{OUT}}$$
(40)

For this example,  $R_{LOAD} = 4 \Omega$ ,  $D_{MAX} = 0.705$ , and  $C_{OUT} = 454 \mu$ F, therefore:

$$f_{P(MOD)} = 149 \text{ Hz}$$
 (41)  
DC Gain<sub>(MOD)</sub> = 4.598 = 13.25 dB (42)

Additionally, there is a right-half plane (RHP) zero associated with the modulator. The frequency of the RHP zero is:

$$f_{\text{RHPzero}} = \frac{R_{\text{LOAD}} (1 - D)^2}{2\pi \text{ x L x D}}$$
(43)

f<sub>RHPzero</sub> = 7.8 kHz

The output capacitor ESR produces a zero given by:

$$ESR_{zero} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$
(45)

The RHP zero complicates compensation. The best design approach is to reduce the loop gain to cross zero at about 25% of the calculated RHP zero frequency. The Type II error amplifier compensation provided by R4, C18, and C17 places one pole at the origin for high DC gain. The 2nd pole should be located close to the RHP zero. The error amplifier zero (Equation 47) should be placed near the dominate modulator pole. This is a good starting point for compensation. Refer to the on-line LM5118 Quick-Start calculator for ready to use equations and more details.

(44)

(46)



#### **Typical Application (continued)**

Components R4 and C18 configure the error amplifier as a type II configuration which has a DC pole and a zero at:

$$f_z = \frac{1}{2 \times \pi \times R4 \times C18}$$

(47)

C17 introduces an additional pole used to cancel high-frequency switching noise. The error amplifier zero cancels the modulator pole leaving a single pose response at the crossover frequency of the loop gain if the crossover frequency is much lower than the right half plane zero frequency. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.


For the design example, a target loop bandwidth (crossover frequency) of 2.0 kHz was selected (about 25% of the right-half-plane zero frequency). The error amplifier zero (fz) should be selected at a frequency near that of the modulator pole and much less than the target crossover frequency. This constrains the product of R4 and C18 for a desired compensation network zero to be less than 2 kHz. Increasing R4, while proportionally decreasing C18 increases the error amp gain. Conversely, decreasing R4 while proportionally increasing C18 decreases the error amp gain. For the design example C18 was selected for 100 nF and R4 was selected to be 10 k $\Omega$ . These values set the compensation network zero at 159 Hz. The overall loop gain can be predicted as the sum (in dB) of the modulator gain and the error amp gain.

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimal overshoot with a damped response.

## **Typical Application (continued)**

#### 8.2.3 Application Curves

The plots in Figure 21 through Figure 26 show the gain and phase diagrams of the design example. The overall bandwidth is lower in a buck-boost application due the compensation challenges associated with the right-halfplane zero. For a pure buck application, the bandwidth could be much higher. The LM5116 data sheet is a good reference for compensation design of a pure buck mode regulator.



XAS STRUMENTS



## 9 Power Supply Recommendations

#### 9.1 Thermal Considerations

The highest power dissipating components are the two power MOSFETs, the recirculating diode, and the output diode. The easiest way to determine the power dissipated in the MOSFETs is to measure the total conversion losses ( $P_{IN} - P_{OUT}$ ), then subtract the power losses in the Schottky diodes, output inductor and any snubber resistors. An approximation for the recirculating Schottky diode loss is:

$$P = (1 - D) \times I_{OUT} \times V_{FWD}.$$
(48)

The boost diode loss is  $P = I_{OUT} \times V_{FWD}$ .

(49)

If a snubber is used, the power loss can be estimated with an oscilloscope by observation of the resistor voltage drop at both turnon and turnoff transitions. The LM5118 package has an exposed thermal pad to aid power dissipation. Selecting diodes with exposed pads will aid the power dissipation of the diodes as well. When selecting the MOSFETs, pay careful attention to  $R_{DS(ON)}$  at high temperature. Also, selecting MOSFETs with low gate charge will result in lower switching losses.



#### 9.2 Bias Power Dissipation Reduction

Buck or Buck-boost regulators operating with high input voltage can dissipate an appreciable amount of power while supplying the required bias current of the IC. The VCC regulator must step-down the input voltage VIN to a nominal VCC level of 7 V. The large voltage drop across the VCC regulator translates into high power dissipation in the VCC regulator. There are several techniques that can significantly reduce this bias regulator power dissipation. Figure 27 and Figure 28 depict two methods to bias the IC, one from the output voltage and one from a separate bias supply. In the first case, the internal VCC regulator is used to initially bias the VCC pin. After the output voltage is established, the VCC pin bias current is supplied through the VCCX pin, which effectively disables the internal VCC regulator. Any voltage greater than 4.0 V can supply VCC bias through the VCCX pin. However, the voltage applied to the VCCX pin should never exceed 15 V. The voltage supplied through VCCX must be large enough to drive the switching MOSFETs into full saturation.




Figure 27. VCC Bias From VOUT 4 V < VOUT < 15 V




Figure 28. VCC Bias With Additional Bias Supply



#### **Bias Power Dissipation Reduction (continued)**


In a buck-boost regulator, there are two loops where currents are switched very fast. The first loop starts from the input capacitors, and then to the buck switch, the inductor, the boost switch then back to the input capacitor. The second loop starts from the inductor, and then to the output diode, the output capacitor, the recirculating diode, and back to the inductor. Minimizing the PCB area of these two loops reduces the stray inductance and minimizes noise and the possibility of erratic operation. A ground plane in the PCB is recommended as a means to connect the input filter capacitors to the output filter capacitors and the PGND pins of the LM5118. Connect all of the low current ground connections (C<sub>SS</sub>, R<sub>T</sub>, C<sub>RAMP</sub>) directly to the regulator AGND pin. Connect the AGND and PGND pins together through topside copper area covering the entire underside of the device. Place several vias in this underside copper area to the ground plane of the input capacitors.

## 10 Layout

## 10.1 Layout Guidelines

In a buck-boost regulator, there are two loops where currents are switched very fast. The first loop starts from the input capacitors, and then to the buck switch, the inductor, the boost switch then back to the input capacitor. The second loop starts from the inductor, and then to the output diode, the output capacitor, the re-circulating diode, and back to the inductor. Minimizing the PCB area of these two loops reduces the stray inductance and minimizes noise and the possibility of erratic operation. A ground plane in the PCB is recommended as a means to connect the input filter capacitors to the output filter capacitors and the PGND pins of the LM5118. Connect all of the low current ground connections (C<sub>SS</sub>, R<sub>T</sub>, C<sub>RAMP</sub>) directly to the regulator AGND pin. Connect the AGND and PGND pins together through topside copper area covering the entire underside of the device. Place several vias in this underside copper area to the ground plane of the input capacitors.

## 10.2 Layout Example







#### www.tij.co.jp

# 11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

#### 11.1.1 開発サポート

## 11.1.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designerにより、LM5118デバイスを使用するカスタム設計を作成できます。

- 1. 最初に、入力電圧(V<sub>IN</sub>)、出力電圧(V<sub>OUT</sub>)、出力電流(I<sub>OUT</sub>)の要件を入力します。
- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他のソリューションと比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せ て参照できます。

ほとんどの場合、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットでエクスポートする。
- 設計のレポートをPDFで印刷し、同僚と設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

## 11.2 商標

WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.3 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 ▲ 上するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5118MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	(6) SN	Level-1-260C-UNLIM	-40 to 125	LM5118 MH	Samples
LM5118MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5118 MH	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020



## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	d i

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5118MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

12-Mar-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5118MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

12-Mar-2024

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM5118MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06

# **MECHANICAL DATA**

# PWP0020A





#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated