







**AMC3301** 

JAJSEN2B - AUGUST 2019 - REVISED MAY 2021

# AMC3301 高精度、±250mV 入力、強化絶縁アンプ DC/DC コンバータ内蔵

# 1 特長

- 3.3V または 5V 単一電源、DC/DC コンバータ内蔵
- シャント抵抗を用いた電流測定用に最適化された ±250mV の入力電圧範囲
- 固定ゲイン:8.2
- 小さな DC 誤差
  - オフセット電圧:±150µV(最大値)
  - オフセット・ドリフト:±1µV/℃ (最大値)
  - ゲイン誤差:±0.2% (最大値)
  - ゲインの温度特性:±40ppm/℃ (最大値)
  - 非線形性:±0.04%(最大値)
- 高 CMTI:85kV/µs (最小值)
- システム・レベル診断機能
- CISPR-11 および CISPR-25 EMI 規格に準拠
- 安全関連の認定
  - DIN VDE V 0884-11 に準拠した強化絶縁耐圧: 6000V<sub>PK</sub>
  - UL 1577 に準拠した絶縁耐圧: 4250V<sub>RMS</sub> (1分
- 拡張産業用温度範囲全体にわたって仕様を完全に規 定:-40°C~+125°C

# 2 アプリケーション

- 次の用途における絶縁型シャント・ベース電流センシ ング
  - 保護リレー
  - モーター・ドライブ
  - 電源
  - 太陽光発電インバータ

### 3 概要

AMC3301 は、シャントを用いた電流測定に最適化された 高精度絶縁型アンプです。完全に統合された絶縁型 DC/DC コンバータのおかげで、本デバイスの低電圧側か ら電力を供給する単一電源動作が可能であるため、スペ ースに制約があるアプリケーション向けのユニークなソリュ ーションとして活用できます。その容量性強化絶縁バリア は、VDE V 0884-11 および UL1577 に従って認定済み であり、最大 1.2kV<sub>RMS</sub> の使用電圧に対応しています。

この絶縁バリアは、各種の同相電圧レベルで動作するシ ステム領域を分離し、危険な電圧と損傷から低電圧側を 保護します。


AMC3301 の入力は、低インピーダンスのシャント抵抗ま たはその他の信号レベルが小さい低インピーダンス電圧 源と直接接続できるように最適化されています。優れた DC 精度と小さい温度ドリフトにより、拡張産業用温度範囲 (-40℃~+125℃) にわたる高精度電流測定に対応できま す。

AMC3301 の内蔵 DC/DC コンバータ・フォルト検出およ び診断出力ピンを使用すると、システム・レベルの設計と 診断を簡素化できます。

# 製品情報(1)

| 部品番号    | パッケージ     | 本体サイズ (公称)       |
|---------|-----------|------------------|
| AMC3301 | SOIC (16) | 10.30mm × 7.50mm |

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



代表的なアプリケーション



# **Table of Contents**

| 1 特長                                   | 1 | 7.2 Functional Block Diagram                    | 18               |
|--|---|---|------------------|
| 2 アプリケーション                             |   | 7.3 Feature Description                         | 18               |
| 3 概要                                   |   | 7.4 Device Functional Modes                     | <mark>2</mark>   |
| 4 Revision History                     |   | 8 Application and Implementation                | 2                |
| 5 Pin Configuration and Functions      |   | 8.1 Application Information                     | 22               |
| 6 Specifications                       |   | 8.2 Typical Application                         | 2                |
| 6.1 Absolute Maximum Ratings           |   | 9 Power Supply Recommendations                  | 20               |
| 6.2 ESD Ratings                        |   | 10 Layout                                       | <mark>2</mark> 7 |
| 6.3 Recommended Operating Conditions   |   | 10.1 Layout Guidelines                          |                  |
| 6.4 Thermal Information                |   | 10.2 Layout Example                             | 2                |
| 6.5 Power Ratings                      |   | 11 Device and Documentation Support             | 28               |
| 6.6 Insulation Specifications          |   | 11.1 Device Support                             | 28               |
| 6.7 Safety-Related Certifications      |   | 11.2 Documentation Support                      | 28               |
| 6.8 Safety Limiting Values             |   | 11.3 Receiving Notification of Documentation Up |                  |
| 6.9 Electrical Characteristics         |   | 11.4 サポート・リソース                                  | 28               |
| 6.10 Switching Characteristics         |   | 11.5 Trademarks                                 |                  |
| 6.11 Timing Diagram                    |   | 11.6 Electrostatic Discharge Caution            |                  |
| 6.12 Insulation Characteristics Curves |   | 11.7 Glossary                                   |                  |
| 6.13 Typical Characteristics           |   | 12 Mechanical, Packaging, and Orderable         |                  |
| 7 Detailed Description                 |   | Information                                     | 28               |
| 7.1 Overview                           |   |   |                  |
|  |   |   |                  |

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| С | hanges from Revision A (July 2020) to Revision B (May 2021)   | Page |
|---|---|------|
| • | 「特長」セクションを変更。「小さな DC 誤差」の箇条書き項目の「オフセット電圧」と「オフセット・ドリフト」の箇条書  |      |
|   | 項目を変更。 箇条書き項目の順序を変更。 最後の箇条書き項目を追加。  |      |
| • | 「アプリケーション」セクションの対象アプリケーションを絶縁型電圧センシングから絶縁型シャント・ベース電流セ   |      |
|   | グに変更  | 1    |
| • | Changed Pin Configuration and Functions section   | 3    |
| • | Changed Absolute Maximum Ratings: changed max for DIAG pin from 5.5 V to 6.5 V  | 4    |
| • | Changed overvoltage category for rated mains voltage ≤ 600 V from I-IV to I-III and for rated mains voltage ≤1000 V from I-III to I-II  |      |
| • | Changed output bandwidth (BW) (min) from 250 kHz to 290 kHz   |      |
| • | Changed Typical Characteristics section. Removed histograms, editorial changes  |      |
| • | Changed Functional Block Diagram figure   |      |
| • | Changed Data Isolation Channel Signal Transmission section  | 19   |
| • | Changed Analog Output section   |      |
| • | Changed Diagnostic Output section: added DIAG Output Under Different Operating Conditions figure  |      |
| • | Changed Typical Application section.  |      |
| • | Changed Input Filter Design section: changed Differential Input Filter figure   |      |
| • | Added Differential to Single-Ended Output Conversion section  |      |
| • | Changed Step Response of the AMC3301 figure   |      |
| • | Changed Power Supply Recommendations section: changed nominal value in the first sentence from 3. (or $5 V$ ) $\pm 10 V$ to 3.3 $V$ or $5 V$ , changed primary-side to low-side, secondary-side to high-side, and |      |
|   | Decoupling the AMC3301 figure   | 26   |
| • | Changed Recommended Layout of the AMC3301 figure  | 27   |
| С | hanges from Revision * (August 2019) to Revision A (July 2020)  | Page |
| • | ドキュメントのステータスを事前情報から量産データに変更   | 1    |



# **5 Pin Configuration and Functions**




図 5-1. DWE Package, 16-Pin SOIC, Top View

表 5-1. Pin Functions

|     | PIN       | TYPE                    | DESCRIPTION   |
|-----|-----------|-------------------------|---|
| NO. | NAME      | ITPE                    | DESCRIPTION   |
| 1   | DCDC_OUT  | Power                   | High-side output of the isolated DC/DC converter; connect this pin to the HLDO_IN pin. <sup>(1)</sup>   |
| 2   | DCDC_HGND | High-side power ground  | High-side ground reference for the isolated DC/DC converter; connect this pin to the HGND pin.  |
| 3   | HLDO_IN   | Power                   | Input of the high-side LDO; connect this pin to the DCDC_OUT pin. <sup>(1)</sup>  |
| 4   | NC        | _                       | No internal connection; connect this pin to HGND or leave this pin unconnected.   |
| 5   | HLDO_OUT  | Power                   | Output of the high-side LDO. <sup>(1)</sup>   |
| 6   | INP       | Analog input            | Noninverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. (2)                                     |
| 7   | INN       | Analog input            | Inverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. (2)  |
| 8   | HGND      | High-side signal ground | High-side analog ground; connect this pin to the DCDC_HGND pin.   |
| 9   | GND       | Low-side signal ground  | Low-side analog ground; connect this pin to the DCDC_GND pin.   |
| 10  | OUTN      | Analog output           | Inverting analog output.  |
| 11  | OUTP      | Analog output           | Noninverting analog output.   |
| 12  | VDD       | Low-side power          | Low-side power supply. <sup>(1)</sup>   |
| 13  | LDO_OUT   | Power                   | Output of the low-side LDO; connect this pin to the DCDC_IN pin. The output of the LDO must not be loaded by external circuitry. <sup>(1)</sup>                   |
| 14  | DIAG      | Digital output          | Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used. |
| 15  | DCDC_GND  | Low-side power ground   | Low-side ground reference for the isolated DC/DC converter; connect this pin to the GND pin.  |
| 16  | DCDC_IN   | Power                   | Low-side input of the isolated DC/DC converter; connect this pin to the LDO_OUT pin.(1)   |

<sup>(1)</sup> See the Power Supply Recommendations section for power-supply decoupling recommendations.

<sup>(2)</sup> See the *Layout* section for details.



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

see (1)

|                        |  | MIN       | MAX                         | UNIT |
|------------------------|--|-----------|-----------------------------|------|
| Power-supply voltage   | VDD to GND                                   | -0.3      | 6.5                         | V    |
| Analog input voltage   | INP, INN                                     | HGND – 6  | V <sub>HLDO_OUT</sub> + 0.5 | V    |
| Analog output voltage  | OUTP, OUTN                                   | GND – 0.5 | VDD + 0.5                   | V    |
| Digital output voltage | DIAG   | GND – 0.5 | 6.5                         | V    |
| Input current          | Continuous, any pin except power-supply pins | -10       | 10                          | mA   |
| Temperature            | Junction, T <sub>J</sub>                     |           | 150                         | °C   |
| remperature            | Storage, T <sub>stg</sub>                    | -65       | 150                         | C    |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V                  |                         | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) |       | V    |
| V <sub>(ESD)</sub> | Liectiostatic discharge | Charged device model (CDM), per JESD22-C101 (2)        | ±1000 | V    |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

|                       |   |  | MIN   | NOM      | MAX    | UNIT |
|-----------------------|---|--|-------|----------|--------|------|
| POWER                 | SUPPLY  |  |       |          |        |      |
| VDD                   | Low-side power supply                             | VDD to GND   | 3     | 3.3      | 5.5    | V    |
| ANALOG                | INPUT   |  |       |          | '      |      |
| V <sub>Clipping</sub> | Differential input voltage before clipping output | $V_{IN} = V_{INP} - V_{INN}$                       |       | ±320     |        | mV   |
| V <sub>FSR</sub>      | Specified linear differential full-scale voltage  | $V_{IN} = V_{INP} - V_{INN}$                       | -250  |          | 250    | mV   |
|                       | Absolute common-mode input voltage (1)            | (V <sub>INP</sub> + V <sub>INN</sub> ) / 2 to HGND | -2    | $V_{HL}$ | DO_OUT | V    |
| V <sub>CM</sub>       | Operating common-mode input voltage               | (V <sub>INP</sub> + V <sub>INN</sub> ) / 2 to HGND | -0.16 |          | 1      | V    |
| TEMPER                | ATURE RANGE                                       | <u> </u>   | ·     |          | '      |      |
| T <sub>A</sub>        | Specified ambient temperature                     |  | -40   |          | 125    | °C   |

<sup>(1)</sup> Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V<sub>CM</sub> for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

Product Folder Links: AMC3301



### **6.4 Thermal Information**

|                       |  | AMC3301    |      |
|-----------------------|--|------------|------|
|                       | THERMAL METRIC <sup>(1)</sup>                | DWE (SOIC) | UNIT |
|                       |  | 16 PINS    |      |
| R <sub>0JA</sub>      | Junction-to-ambient thermal resistance       | 73.5       | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 31         | °C/W |
| R <sub>0JB</sub>      | Junction-to-board thermal resistance         | 44         | °C/W |
| ΨЈТ                   | Junction-to-top characterization parameter   | 16.7       | °C/W |
| ΨЈВ                   | Junction-to-board characterization parameter | 42.8       | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | n/a        | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **6.5 Power Ratings**

|  | PARAMETER   | TEST CONDITIONS | MIN | TYP | MAX | UNIT  |
|--|-------------|-----------------|-----|-----|-----|-------|
| P <sub>D</sub> Maximum power dissipation | VDD = 5.5 V |                 |     | 231 | mW  |       |
| FD                                       |             | VDD = 3.6 V     |     |     | 151 | IIIVV |



# 6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

|                   | PARAMETER   | TEST CONDITIONS   | VALUE              | UNIT             |
|-------------------|---|---|--------------------|------------------|
| GENER             | AL .  |   |                    |                  |
| CLR               | External clearance (1)                                | Shortest pin-to-pin distance through air  | ≥ 8                | mm               |
| CPG               | External creepage (1)                                 | Shortest pin-to-pin distance across the package surface   | ≥ 8                | mm               |
| DTI               | 5:  | Minimum internal gap (internal clearance - capacitive signal isolation)   | ≥ 21               |                  |
| DTI               | Distance through the insulation                       | Minimum internal gap (internal clearance - transformer power isolation)   | ≥ 120              | — μm             |
| CTI               | Comparative tracking index                            | DIN EN 60112 (VDE 0303-11); IEC 60112   | ≥ 600              | V                |
|                   | Material group  | According to IEC 60664-1  | I                  |                  |
|                   | Overvoltage category                                  | Rated mains voltage ≤ 600 V <sub>RMS</sub>  | 1-111              |                  |
|                   | per IEC 60664-1                                       | Rated mains voltage ≤ 1000 V <sub>RMS</sub>   | I-II               |                  |
| DIN VDE           | V 0884-11 (VDE V 0884-11): 2017-01                    | 2)  |                    |                  |
| V <sub>IORM</sub> | Maximum repetitive peak isolation voltage             | At AC voltage (bipolar)   | 1700               | V <sub>PK</sub>  |
| V <sub>IOWM</sub> | Maximum-rated isolation working voltage               | At AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test  | 1200               | V <sub>RMS</sub> |
| .011              |   | At DC voltage   | 1700               | V <sub>DC</sub>  |
| V <sub>IOTM</sub> | Maximum transient isolation voltage                   | V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification test)   | 6000               | V <sub>PK</sub>  |
|                   |   | V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production test)  | 7200               | V <sub>PK</sub>  |
| V <sub>IOSM</sub> | Maximum surge isolation voltage <sup>(3)</sup>        | Test method per IEC 60065, 1.2/50-µs waveform,<br>V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 10000 V <sub>PK</sub> (qualification)   | 6250               | V <sub>PK</sub>  |
|                   | Apparent charge <sup>(4)</sup>                        | Method a, after input/output safety test subgroup 2 / 3, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}, V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}$  | ≤ 5                |                  |
| q <sub>pd</sub>   |   | Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10$ s   | ≤ 5                | pC               |
|                   |   | Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM},  t_{ini} = 1 \text{ s, } V_{pd(m)} = 1.875 \times V_{IORM},  t_m = 1 \text{ s}$                  | ≤ 5                |                  |
| C <sub>IO</sub>   | Barrier capacitance, input to output <sup>(5)</sup>   | V <sub>IO</sub> = 0.5 V <sub>PP</sub> at 1 MHz  | ~3.5               | pF               |
|                   |   | V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C  | > 10 <sup>12</sup> |                  |
| R <sub>IO</sub>   | Insulation resistance, input to output <sup>(5)</sup> | V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C   | > 10 <sup>11</sup> | Ω                |
|                   | input to dulput                                       | V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C   | > 10 <sup>9</sup>  |                  |
|                   | Pollution degree                                      |   | 2                  |                  |
|                   | Climatic category                                     |   | 40/125/21          |                  |
| UL1577            | 1   |   |                    | ı                |
| V <sub>ISO</sub>  | Withstand isolation voltage                           | $V_{TEST} = V_{ISO} = 4250 \text{ V}_{RMS} \text{ or } 6000 \text{ V}_{DC}, t = 60 \text{ s (qualification)},$<br>$V_{TEST} = 1.2 \times V_{ISO}, t = 1 \text{ s } (100\% \text{ production test)}$ | 4250               | V <sub>RMS</sub> |

<sup>(1)</sup> Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

<sup>(2)</sup> This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings must be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier are tied together, creating a two-pin device.

### 6.7 Safety-Related Certifications

| VDE  | UL   |
|--|--|
| Certified according to DIN VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11 | Recognized under 1577 component recognition and CSA component acceptance NO 5 programs |
| Reinforced insulation  | Single protection  |
| Certificate number: 40040142   | File number: E181974   |

# 6.8 Safety Limiting Values

Safety limiting <sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure ofthe I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

|                | PARAMETER                               | TEST CONDITIONS  | MIN | TYP | MAX  | UNIT |
|----------------|---|--|-----|-----|------|------|
|                | Sefety input output or aupply aurrent   | R <sub>θJA</sub> = 73.5°C/W, VDD = 5.5 V,<br>T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C |     |     | 309  | mΛ   |
| Is             | Safety input, output, or supply current | R <sub>0JA</sub> = 73.5°C/W, VDD = 3.6 V,<br>T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C |     |     | 472  | mA   |
| Ps             | Safety input, output, or total power    | R <sub>θJA</sub> = 73.5°C/W,<br>T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C              |     |     | 1700 | mW   |
| T <sub>S</sub> | Maximum safety temperature              |  |     |     | 150  | °C   |

<sup>(1)</sup> The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature. T<sub>A</sub>.

limits vary with the ambient temperature,  $T_A$ . The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum junction temperature.

 $P_S = I_S \times VDD_{max}$ , where  $VDD_{max}$  is the maximum low-side voltage.



# **6.9 Electrical Characteristics**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, VDD = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and the external components listed in the *Typical Application* section; typical specifications are at  $T_A = 25^{\circ}\text{C}$ , and VDD = 3.3 V (unless otherwise noted)

|                                   | PARAMETER                                 | TEST CONDITIONS   | MIN  | TYP     | MAX   | UNIT             |  |
|-----------------------------------|---|---|--|---------|-------|------------------|--|
| ANALOG                            | INPUT                                     |   |  |         | -     |                  |  |
| R <sub>IN</sub>                   | Single-ended input resistance             | INN = HGND  |  | 19      |       |                  |  |
| R <sub>IND</sub>                  | Differential input resistance             |   |  | 22      |       | kΩ               |  |
| I <sub>IB</sub>                   | Input bias current                        | INP = INN = HGND; $I_{IB} = (I_{IBP} + I_{IBN}) / 2$  | -41  | -30     | -24   | μA               |  |
| TCI <sub>IB</sub>                 | Input bias current drift                  |   |  | 0.8     |       | nA/°C            |  |
| I <sub>IO</sub>                   | Input offset current                      | $I_{IO} =  I_{IBP} - I_{IBN} $  |  | 1.4     |       | nA               |  |
| C <sub>IN</sub>                   | Single-ended input capacitance            | INN = HGND, f <sub>IN</sub> = 275 kHz   | ,  | 2       |       |                  |  |
| C <sub>IND</sub>                  | Differential input capacitance            | f <sub>IN</sub> = 275 kHz   |  | 1       |       | pF               |  |
| ANALOG                            | ОИТРИТ                                    |   |  |         | '     |                  |  |
|                                   | Nominal gain                              |   |  | 8.2     |       | V/V              |  |
| V <sub>CMout</sub>                | Common-mode output voltage                |   | 1.39                                       | 1.44    | 1.49  | V                |  |
| V <sub>CLIPout</sub>              | Clipping differential output voltage      | $V_{OUT} = (V_{OUTP} - V_{OUTN});$<br>$ V_{IN}  =  V_{INP} - V_{INN}  > V_{Clipping}$                               | -  | ±2.49   |       | ٧                |  |
| V <sub>Failsafe</sub>             | Failsafe differential output voltage      | $V_{OUT} = (V_{OUTP} - V_{OUTN});$<br>$V_{DCDC\_OUT} \le V_{DCDCUV}, \text{ or }$<br>$V_{HLDO\_OUT} \le V_{HLDOUV}$ |  | -2.57   | -2.5  | V                |  |
| BW                                | Output bandwidth                          |   | 290  | 334     |       | kHz              |  |
| R <sub>OUT</sub>                  | Output resistance                         | On OUTP or OUTN   |  | 0.2     |       | Ω                |  |
|                                   | Output short-circuit current              | On OUTP or OUTN, sourcing or sinking, INP = INN = HGND, outputs shorted to either GND or VDD                        |  | 14      |       | mA               |  |
| CMTI                              | Common-mode transient immunity            | HGND – GND  = 2 kV  | 85   | 135     |       | kV/µs            |  |
| ACCURAC                           | CY CY                                     |   |  |         | '     |                  |  |
| V <sub>OS</sub>                   | Input offset voltage <sup>(1)</sup> (2)   | T <sub>A</sub> = 25°C, INP = INN = HGND   | -0.15                                      | ±0.02   | 0.15  | mV               |  |
| TCV <sub>OS</sub>                 | Input offset drift <sup>(1)</sup> (2) (4) |   | -1   | ±0.15   | 1     | uV/°C            |  |
| E <sub>G</sub>                    | Gain error <sup>(1)</sup>                 | T <sub>A</sub> = 25°C   | -0.2%                                      | ±0.04%  | 0.2%  |                  |  |
| TCE <sub>G</sub>                  | Gain error drift <sup>(1) (5)</sup>       |   | -40  | ±6      | 40    | ppm/°(           |  |
|                                   | Nonlinearity <sup>(1)</sup>               |   | -0.04%                                     | ±0.002% | 0.04% |                  |  |
|                                   | Nonlinearity drift <sup>(1)</sup>         |   |  | 0.9     |       | ppm/°(           |  |
| SNR                               | Signal-to-noise ratio                     | $V_{IN}$ = 0.5 $V_{PP}$ , $f_{IN}$ = 1 kHz, BW = 10 kHz, 10 kHz filter  | 80   | 85      |       | dB               |  |
| SINK                              | Signal-to-noise fatto                     | $V_{IN} = 0.5 V_{PP}, f_{IN} = 10 \text{ kHz},$<br>BW = 100 kHz, 1 MHz filter                                       | 67 71                                      |         |       | uБ               |  |
| THD                               | Total harmonic distortion <sup>(3)</sup>  | V <sub>IN</sub> = 0.5 Vpp, f <sub>IN</sub> = 10 kHz,<br>BW = 100 kHz  |  | -85     |       | dB               |  |
|                                   | Output noise                              | INP = INN = HGND, f <sub>IN</sub> = 0 Hz,<br>BW = 100 kHz   |  | 300     |       | μV <sub>RM</sub> |  |
| CMRR                              | Common-mode rejection ratio               | f <sub>IN</sub> = 0 Hz, V <sub>CM min</sub> ≤ V <sub>CM</sub> ≤V <sub>CM max</sub>                                  | $V_{CM min} \le V_{CM} \le V_{CM max}$ -97 |         |       | <b>۲</b> ۵       |  |
| OWII VIX                          | Common-mode rejection ratio               | f <sub>IN</sub> = 10 kHz, V <sub>CM min</sub> ≤ V <sub>CM</sub> ≤V <sub>CM max</sub>                                | -98  |         |       | dB               |  |
| PSRR Power-supply rejection ratio |   | VDD from 3.0 V to 5.5 V, at dc, input referred  |  | -109    |       |                  |  |
|                                   |   | INP = INN = HGND, VDD from 3.0 V to 5.5 V, 10 kHz / 100 mV ripple, input referred                                   | -98  |         |       | dB               |  |

# **6.9 Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, VDD = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and the external components listed in the *Typical Application* section; typical specifications are at  $T_A = 25^{\circ}\text{C}$ , and VDD = 3.3 V (unless otherwise noted)

| PARAMETER             |   | TEST CONDITIONS  | MIN | TYP  | MAX  | UNIT |  |  |  |  |  |  |
|-----------------------|---|--|-----|------|------|------|--|--|--|--|--|--|
| POWER SUPPLY          |   |  |     |      |      |      |  |  |  |  |  |  |
| IDD                   | Low-side supply current                                       | no external load on HLDO                                 |     | 27.5 | 40   | mA   |  |  |  |  |  |  |
| טטו                   | Low-side supply current                                       | 1 mA external load on HLDO                               |     | 29.5 | 42   | ША   |  |  |  |  |  |  |
| V <sub>DCDC_OUT</sub> | DCDC output voltage   | DCDC_OUT to HGND   | 3.1 | 3.5  | 4.65 | V    |  |  |  |  |  |  |
| V <sub>DCDCUV</sub>   | DCDC output undervoltage detection threshold voltage          | DCDC output falling                                      | 2.1 | 2.25 |      | V    |  |  |  |  |  |  |
| V <sub>HLDO_OUT</sub> | High-side LDO output voltage                                  | HLDO to HGND, up to 1 mA external load                   | 3   | 3.2  | 3.4  | V    |  |  |  |  |  |  |
| V <sub>HLDOUV</sub>   | High-side LDO output undervoltage detection threshold voltage | HLDO output falling                                      | 2.4 | 2.6  |      | V    |  |  |  |  |  |  |
| I <sub>H</sub>        | High-side supply current for auxiliary circuitry              | Load connected from HLDO_OUT to HGND, non-switching      |     |      | 1    | mA   |  |  |  |  |  |  |
| t <sub>AS</sub>       | Analog settling time  | VDD step to 3.0 V, to OUTP and OUTN valid, 0.1% settling |     | 0.9  | 1.4  | ms   |  |  |  |  |  |  |

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditions.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitues of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation:  $TCV_{OS} = (Value_{MAX} Value_{MIN}) / TempRange$
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:  $TCE_G(ppm) = (Value_{MAX} Value_{MIN}) / (Value_{(T=25\,^{\circ}C)} \times TempRange) \times 10^6$



# **6.10 Switching Characteristics**

over operating ambient temperature range (unless otherwise noted)

| PARAMETER      |  | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|----------------|--|-------------------|-----|-----|-----|------|
| t <sub>r</sub> | Output signal rise time  |                   |     | 1.3 |     | μs   |
| t <sub>f</sub> | Output signal fall time  |                   |     | 1.3 |     | μs   |
|                | V <sub>INx</sub> to V <sub>OUTx</sub> signal delay (50% – 10%) | Unfiltered output |     | 1   | 1.5 | μs   |
|                | V <sub>INx</sub> to V <sub>OUTx</sub> signal delay (50% – 50%) | Unfiltered output |     | 1.6 | 2.1 | μs   |
|                | V <sub>INx</sub> to V <sub>OUTx</sub> signal delay (50% – 90%) | Unfiltered output |     | 2.5 | 3   | μs   |

# **6.11 Timing Diagram**





図 6-1. Rise, Fall, and Delay Time Waveforms



### 6.12 Insulation Characteristics Curves







図 6-2. Thermal Derating Curve for Safety-Limiting Current per VDE

図 6-3. Thermal Derating Curve for Safety-Limiting Power per VDE




 $T_A$  up to 150°C, stress-voltage frequency = 60 Hz, isolation working voltage = 1200  $V_{RMS}$ , operating lifetime = 76 years

図 6-4. Reinforced Isolation Capacitor Lifetime Projection




# **6.13 Typical Characteristics**

at VDD = 3.3 V, INP = -250 mV to +250 mV, INN = HGND = 0 V, and  $f_{\text{IN}}$  = 10 kHz (unless otherwise noted)





Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated




















# 7 Detailed Description

### 7.1 Overview

The AMC3301 is a fully differential, precision, isolated amplifier with a fully integrated DC/DC converter that can supply the device from a single 3.3-V or 5-V voltage supply on the low-side. The input stage of the device consists of a fully differential amplifier that drives a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator. The modulator uses an internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (termed TX in the Functional Block Diagram) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. As shown in the Functional Block Diagram, the received bitstream and clock are synchronized and processed by a fourth-order analog filter on the low-side and presented as a differential output of the device

The signal path is isolated by a double capacitive silicon dioxide (SiO<sub>2</sub>) insuation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Analog Input

The differential amplifier input stage of the AMC3301 feeds a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator. The gain of the differential amplifier is set by internal precision resistors with a differential input impedance of  $R_{IND}$ . The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the *Data Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signals (INP and INN). First, if the input voltages  $V_{\text{INP}}$  or  $V_{\text{INN}}$  exceed the range specified in the *Absolute Maximum Ratings* table, the input current must be limited to the absolute maximum value, because the device input electrostatic discharge (ESD) diodes turns on. In addition, the linearity and parametric performance of the device are ensured only when the analog input voltage remains within linear full-scale range ( $V_{\text{FSR}}$ ) and within the common-mode input voltage range ( $V_{\text{CM}}$ ) as specified in the *Recommended Operating Conditions* table.

# 7.3.2 Data Isolation Channel Signal Transmission

The AMC3301 uses an on-off keying (OOK) modulation scheme, as shown in  $\boxtimes$  7-1, to transmit the modulator output bitstream across the capacitive SiO<sub>2</sub>-based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC3301 is 480 MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and produces the output. The AMC3301 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




図 7-1. OOK-Based Modulation Scheme

#### 7.3.3 Analog Output

The AMC3301 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ( $V_{INP}-V_{INN}$ ) in the range from -250 mV to +250 mV, the device provides a linear response with a nominal gain of 8.2. For example, for a differential input voltage of 250 mV, the differential output voltage ( $V_{OUTP}-V_{OUTN}$ ) is 2.05 V. At zero input (INP shorted to INN), both pins output the same common-mode output voltage  $V_{CMout}$ , as specified in the *Electrical Characteristics* table. For absolute differential input voltages greater than 250 mV but less than 320 mV, the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate at a differential output voltage of  $V_{CLIPout}$  as shown in  $\boxed{2}$  7-2 if the differential input voltage exceeds the  $V_{Clipping}$  value.




図 7-2. Output Behavior of the AMC3301

The AMC3301 provides a fail-safe output that simplifies diagnostics on system level. ☒ 7-2 shows the fail-safe mode, in which the AMC3301 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active in two cases:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side).
- The high-side DC/DC output voltage (DCDC\_OUT) or the high-side LDO output voltage (HLDO\_OUT) drop below their respective undervoltage detection thresholds (brown-out).

Use the maximum  $V_{\text{FAILSAFE}}$  voltage specified in the *Electrical Characteristics* table as a reference value for the fail-safe detection on the system level.

#### 7.3.4 Isolated DC/DC Converter

The AMC3301 offers a fully integrated isolated DC/DC converter that includes the following components as illustrated in the *Functional Block Diagram*:

- Low-dropout regulator (LDO) on the low-side to stabilize the supply voltage VDD that drives the low-side of the converter. This circuit does not output a constant voltage and is not intended for driving any external load.
- Low-side full-bridge inverter and drivers
- · Laminate-based, air-core transformer for high-immunity to magnetic fields
- High-side full-bridge rectifier
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path. The high-side LDO outputs a constant voltage and can provide a limited amount of current to power external circuitry.

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronized to the operation of the  $\Delta\Sigma$  modulator to minimize the interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3301 and can source up to I<sub>H</sub> of additional DC current for an optional auxiliary circuit such as an active filter, preamplifier, or comparator. I<sub>H</sub> is specified in the *Electrical Characteristics* table as a DC, non-switching current.

#### 7.3.5 Diagnostic Output

The open-drain DIAG pin can be monitored to confirm the device is operational and the output voltage is valid. As shown in  $\boxtimes$  7-3, during power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the device operates properly. During normal operation, the DIAG pin is in high-impedance (Hi-Z) state and is pulled high through an external pullup resistor. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high side). In this case, the amplifier outputs are driven to the V<sub>FAILSAFE</sub> value that is shown in ⊠ 7-2.
- The high-side DC/DC output voltage (DCDC\_OUT) or the high-side LDO output voltage (HLDO\_OUT) drop below their respective undervoltage detection thresholds (brown-out). In this case, the low-side may still receive data from the high-side but the data may not be valid. The amplifier outputs are driven to the V<sub>FAII SAFE</sub> value that is shown in ☑ 7-2.



図 7-3. DIAG Output Under Different Operating Conditions

During normal operation, the DIAG pin is in a high-impedance state. Connect the DIAG pin to a pullup resistor or leave open if not used.

#### 7.4 Device Functional Modes

The AMC3301 is operational when the power supply VDD is applied, as specified in the *Recommended Operating Conditions* table.

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The low input voltage range, low nonlinearity, and low temperature drift make the AMC3301 a high-performance solution for industrial applications where shunt-based current sensing with high common-mode voltage levels is required.

# 8.2 Typical Application

The AMC3301 is ideally suited for shunt-based current sensing applications where accurate current monitoring is required in the presence of high common-mode voltages. The AMC3301 integrates an isolated power supply for the high-voltage side and therefore makes the device particularly easy to use in applications that do not have a high-side supply readily available or where a high-side supply is referenced to a different ground potential than the signal to be measured.

☑ 8-1 shows a simplified schematic of the AMC3301 in a solar inverter where the phase current is measured on the grid-side of an LCL filter. Although the system offers a supply for the high-side gate driver, there is a large common-mode voltage between the gate driver supply ground reference and the shunt resistor on the other side of the LCL filter. Therefore, the gate driver supply is not suitable for powering the high-side of an isolated amplifier that measures the voltage across the shunt. The integrated isolated power supply of the AMC3301 solves that problem and enables current sensing at locations that is optimal for the system.

The diagram also shows the AMC3330 being used for sensing the AC output voltage.




図 8-1. The AMC3301 in a Solar Inverter Application

Submit Document Feedback

### 8.2.1 Design Requirements

表 8-1 lists the parameters for this typical application.

表 8-1. Design Requirements

| PARAMETER   | VALUE             |
|---|-------------------|
| Supply voltage  | 3.3 V or 5 V      |
| Voltage drop across the shunt for a linear response (V <sub>SHUNT</sub> ) | ±250 mV (maximum) |

#### 8.2.2 Detailed Design Procedure

The AMC3301 requires a single 3.3-V or 5-V supply on its low-side. The high-side supply is internally generated by an integrated DC/DC converter as explained in the *Isolated DC/DC Converter* section.

The ground reference (HGND) is derived from the terminal of the shunt resistor that is connected to the negative input of the AMC3301 (INN). If a four-pin shunt is used, the inputs of the AMC3301 are connected to the inner leads and HGND is connected to one of the outer shunt leads. To minimize offset and improve accuracy, set the ground connection to a separate trace that connects directly to the shunt resistor rather than shorting HGND to INN directly at the input to the device. See the *Layout* section for more details.

#### 8.2.2.1 Shunt Resistor Sizing

Use Ohm's Law to calculate the voltage drop across the shunt resistor ( $V_{SHUNT}$ ) for the desired measured current:  $V_{SHUNT} = I \times R_{SHUNT}$ .

Consider the following two restrictions to choose the proper value of the shunt resistor, R<sub>SHUNT</sub>:

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: |V<sub>SHUNT</sub>| ≤ |V<sub>FSR</sub>|
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes
  a clipping output: |V<sub>SHUNT</sub>| ≤ |V<sub>Clipping</sub>|

### 8.2.2.2 Input Filter Design

TI recommends placing an RC filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the ΔΣ modulator
- · The input bias current does not generate significant voltage drop across the DC impedance of the input filter
- The impedances measured from the analog inputs are equal

For most applications, the structure shown in 🗵 8-2 achieves excellent performance.




図 8-2. Differential Input Filter

#### 8.2.2.3 Differential to Single-Ended Output Conversion

 $\boxtimes$  8-3 shows an example of a TLV6001 based signal conversion and filter circuit for systems using single-ended-input ADCs to convert the analog output voltage into digital. With R1 = R2 = R3 = R4, the output voltage equals ( $V_{OUTP} - V_{OUTN}$ ) +  $V_{REF}$ . Tailor the bandwidth of this filter stage to the bandwidth requirement of the system. For most applications, R1 = R2 = R3 = R4 = 3.3 k $\Omega$  and C1 = C2 = 330 pF yields good performance.





図 8-3. Connecting the AMC3301 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of successive-approximation-register (SAR) ADCs, see the 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide, available for download at www.ti.com.

### 8.2.3 Application Curve

In frequency inverter applications, the power switches must be protected in case of an overcurrent condition. To allow for fast powering off of the system, a low delay caused by the isolated amplifier is required.  $\boxtimes$  8-4 shows the typical full-scale step response of the AMC3301. Consider the delay of the required window comparator and the MCU to calculate the overall response time of the system.



☑ 8-4. Step Response of the AMC3301

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

#### 8.2.4 What To Do and What Not To Do

Do not leave the analog inputs INP and INN of the AMC3301 unconnected (floating) when the device is powered up. If the device inputs are left floating, the input bias current may drive the inputs to a positive value that exceeds the operating common-mode input voltage and the output of the device is undetermined.

Connect the negative input (INN) to the high-side ground (HGND), either by a hard short or through a resistive path. A DC current path between INN and HGND is required to define the input common-mode voltage. Take care not to exceed the input common-mode range as specified in the *Recommended Operating Conditions* table. For best accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting AGND to INN directly at the input to the device. See the *Layout* section for more details.

The high-side LDO can source a limited amount of current (I<sub>H</sub>) to power external circuitry. Take care not to overload the high-side LDO.

The low-side LDO does not output a constant voltage and is not intended for powering any external circuitry. Do not connect any external load to the HLDO OUT pin.

# 9 Power Supply Recommendations

The AMC3301 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V or 5 V. TI recommends a low-ESR decoupling capacitor of 1 nF (C8 in  $\boxtimes$  9-1) placed as close as possible to the VDD pin, followed by a 1- $\mu$ F capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR 100-nF capacitor (C4) positioned close to the device between the DCDC\_IN and DCDC\_GND pins. Use a 1-µF capacitor (C2) to decouple the high side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC OUT and DCDC HGND pins.

For the high-side LDO, use low-ESR capacitors of 1-nF (C6), placed as close as possible to the AMC3301, followed by a 100-nF decoupling capacitor (C5).

The ground reference for the high-side (HGND) is derived from the terminal of the shunt resistor which is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace to make this connection instead of shorting HGND to INN directly at the device input. The high-side DC/DC ground terminal (DCDC HGND) is shorted to HGND directly at the device pins.




図 9-1. Decoupling the AMC3301

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

表 9-1 lists components suitable for use with the AMC3301. This list is not exhaustive. Other components may exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3301.

Product Folder Links: AMC3301

表 9-1. Recommended External Components

|                         |   | •   |  |
|-------------------------|---|---|--|
| DESCRIPTION             | PART NUMBER   | MANUFACTURER  | SIZE (EIA, L x W)  |
|                         |   |   |  |
| 1 nF ± 10%, X7R, 50 V   | 12065C102KAT2A  | AVX   | 1206, 3.2 mm x 1.6 mm  |
| 1 μF ± 10%, X7R, 25 V   | 12063C105KAT2A  | AVX   | 1206, 3.2 mm x 1.6 mm  |
| CONVERTER               | -   | ·   | 1  |
| 100 nF ± 10%, X7R, 50 V | C0603C104K5RACAUTO  | Kemet   | 0603, 1.6 mm x 0.8 mm  |
| 1 nF ± 10%, X7R, 50 V   | C0603C102K5RACTU  | Kemet   | 0603, 1.6 mm x 0.8 mm  |
| 1 μF ± 10%, X7R, 25 V   | CGA3E1X7R1E105K080AC  | TDK   | 0603, 1.6 mm x 0.8 mm  |
|                         | <u>'</u>  | ·   |  |
| 100 nF ± 10%, X7R, 50 V | C0603C104K5RACAUTO  | Kemet   | 0603, 1.6 mm x 0.8 mm  |
| 100 nF ± 5%, NP0, 50 V  | C3216NP01H104J160AA   | TDK   | 1206, 3.2 mm x 1.6 mm  |
| 1 nF ± 10%, X7R, 50 V   | 12065C102KAT2A  | AVX   | 1206, 3.2 mm x 1.6 mm  |
|                         | 1 nF ± 10%, X7R, 50 V 1 μF ± 10%, X7R, 25 V  CONVERTER  100 nF ± 10%, X7R, 50 V 1 nF ± 10%, X7R, 50 V 1 μF ± 10%, X7R, 25 V  100 nF ± 10%, X7R, 50 V 100 nF ± 5%, NP0, 50 V | 1 nF ± 10%, X7R, 50 V 12065C102KAT2A 1 μF ± 10%, X7R, 25 V 12063C105KAT2A  CONVERTER  100 nF ± 10%, X7R, 50 V C0603C104K5RACAUTO 1 nF ± 10%, X7R, 50 V C0603C102K5RACTU 1 μF ± 10%, X7R, 25 V CGA3E1X7R1E105K080AC  100 nF ± 10%, X7R, 50 V C0603C104K5RACAUTO CGA3E1X7R1E105K080AC | 1 nF ± 10%, X7R, 50 V 12065C102KAT2A AVX 1 μF ± 10%, X7R, 25 V 12063C105KAT2A AVX  CONVERTER  100 nF ± 10%, X7R, 50 V C0603C104K5RACAUTO Kemet 1 nF ± 10%, X7R, 50 V C0603C102K5RACTU Kemet 1 μF ± 10%, X7R, 25 V CGA3E1X7R1E105K080AC TDK  100 nF ± 10%, X7R, 50 V C0603C104K5RACAUTO Kemet TDK |

# 10 Layout

### 10.1 Layout Guidelines

☑ 10-1 shows a layout recommendation with the critical placement of the decoupling capacitors. The same component reference designators are used as in the *Power Supply Recommendations* section. Decoupling capacitors are placed as close as possible to the AMC3301 supply pins. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC3301 and keep the layout of both connections symmetrical.

To avoid causing errors in the measurement by the input bias currents of the AMC3301, connect the high-side ground pin (HGND) to the INN-side of the shunt resistor. Use a separate trace in the layout to make this connection to maintain equal currents in the INN and INP traces.

### 10.2 Layout Example




図 10-1. Recommended Layout of the AMC3301



# 11 Device and Documentation Support

# 11.1 Device Support

#### 11.1.1 Device Nomenclature

Texas Instruments, Isolation Glossary

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, AMC3330 Precision, ±1-V Input, Reinforced Isolated Amplifier data sheet
- Texas Instruments, TLV600x Low-Power, Rail-to-Rail In/Out, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# PACKAGE OPTION ADDENDUM

21-Dec-2020

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp       | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| AMC3301DWE       | ACTIVE | SOIC         | DWE                | 16   | 40             | RoHS & Green | NIPDAU                        | Level-3-260C-168 HR | -40 to 125   | AMC3301                 | Samples |
| AMC3301DWER      | ACTIVE | SOIC         | DWE                | 16   | 2000           | RoHS & Green | NIPDAU                        | Level-3-260C-168 HR | -40 to 125   | AMC3301                 | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





21-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 4-Jan-2022

# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| AMC3301DWER | SOIC            | DWE                | 16 | 2000 | 330.0                    | 16.4                     | 10.75      | 10.7       | 2.7        | 12.0       | 16.0      | Q1               |

www.ti.com 4-Jan-2022




#### \*All dimensions are nominal

| ĺ | Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
|   | AMC3301DWER | SOIC         | DWE             | 16   | 2000 | 350.0       | 350.0      | 43.0        |

# PACKAGE MATERIALS INFORMATION

www.ti.com 4-Jan-2022

### **TUBE**




#### \*All dimensions are nominal

| Device     | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| AMC3301DWE | DWE          | SO-MOD       | 16   | 40  | 506.98 | 12.7   | 4826   | 6.6    |



SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated