
LM74700-Q1









JAJSF08G - OCTOBER 2017 - REVISED DECEMBER 2020

# LM74700-Q1 低 I<sub>Q</sub>、バッテリ逆接続保護の理想的ダイオード・コントロー

### 1 特長


- 下記内容で AEC-Q100 認定済み
  - デバイス温度グレード 1:
    - **-40℃~+125℃**の動作時周囲温度範囲
  - デバイス HBM ESD 分類レベル 2
  - デバイス CDM ESD 分類レベル C4B
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可
- 3.2V~65V の入力範囲 (スタートアップ時 3.9V)
- 逆電圧定格:-65V
- 外部の N チャネル MOSFET 用のチャージ・ポンプ
- アノードからカソードへの順方向電圧降下レギュレーシ ョン:20mV
- イネーブル・ピン機能
- シャットダウン時電流 (EN=LOW): 1µA
- 動作時静止電流 (EN = HIGH):80μA
- ピーク・ゲート・ターンオフ電流:2.3A
- 逆電流阻止に対する高速応答:

#### $< 0.75 \mu s$

- 適切な TVS ダイオードにより車載用 ISO7637 過渡 要件に適合
- 6 ピンと 8 ピンの SOT-23 パッケージ (2.90mm × 1.60mm) で供給

### 2 アプリケーション

- 車載用 ADAS システム カメラ
- 車載用インフォテイメント・システム デジタル計器クラ スタ、ヘッド・ユニット
- 産業用ファクトリ・オートメーション PLC
- エンタープライズ用電源
- 冗長化電源用のアクティブ OR



代表的なアプリケーション回路図

### 3 概要

LM74700-Q1 は、外部の N チャネル MOSFET と組み 合わせることで理想ダイオード整流器として動作し、20mV の順方向電圧降下で低損失逆極性保護を実現する車載 用 AEC Q100 認定済み理想的ダイオード・コントローラで す。入力電源電圧範囲が 3.2V~65V と広いため、12V、 24V、48V の車載用バッテリ・システムも含め、多くの一般 的な DC バス電圧を制御できます。3.2V の入力電圧をサ ポートしているため、車載用システムの厳しいコールド・ク ランク要件に特に適しています。このデバイスは、最低 -65V の負の電源電圧に耐えられ、負荷を保護できます。


このデバイスは、MOSFET のゲートを制御し、順方向電 圧降下を 20mV にレギュレートします。このレギュレーショ ン方式により、逆電流発生時に MOSFET を穏やかにオ フにでき、DC 逆電流を確実にゼロにします。このデバイス は、逆電流ブロックへの応答が高速 (0.75µs 未満) なた め、ISO7637 のパルス・テスト時や電源障害および入力 マイクロ短絡状況で出力電圧のホールドアップ要件を持 つシステムに適しています。

LM74700-Q1 コントローラは、外部の N チャネル MOSFET 用にチャージ・ポンプ・ゲートを駆動します。 LM74700-Q1 は電圧定格が高いため、車載用 ISO7637 保護のシステム設計が簡単になります。イネーブル・ピン が LOW のとき、コントローラはオフで、消費電流は約 1µA です。

#### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
LM74700-Q1	SOT-23 (6)	2.90mm × 1.60mm
LM74700-Q1	SOT-23 (8)	2.90mm × 1.60mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



入力短絡時の逆電流阻止



### **Table of Contents**

1 特長	. 1	9.3 Feature Description	13
2 アプリケーション		9.4 Device Functional Modes	
3 概要		10 Application and Implementation	
4 Revision History		10.1 Application Information	16
5 Pin Configuration and Functions		10.2 OR-ing Application Configuration	<mark>2</mark> 1
6 Specifications		11 Power Supply Recommendations	22
6.1 Absolute Maximum Ratings		12 Layout	23
6.2 ESD Ratings		12.1 Layout Guidelines	23
6.3 Recommended Operating Conditions		12.2 Layout Example	24
6.4 Thermal Information		13 Device and Documentation Support	
6.5 Electrical Characteristics		13.1ドキュメントの更新通知を受け取る方法	25
6.6 Switching Characteristics		13.2 サポート・リソース	25
7 Typical Characteristics		13.3 Trademarks	
8 Parameter Measurement Information		13.4 静電気放電に関する注意事項	
9 Detailed Description	12	13.5 用語集	25
9.1 Overview		14 Mechanical, Packaging, and Orderable	
9.2 Functional Block Diagram		Information	25

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision F (December 2019) to Revision G (December 2020)	Page
・ 文書全体にわたって表、図、相互参照の採番方法を更新	1
• データシートに DDF (SOT-23) パッケージを追加	
Relaxed VCAP specs in <i>Electrical Characteristics</i> table	5
Changes from Revision E (February 2019) to Revision F (December 2019)	Page
<ul><li>「特長」セクションに機能安全対応のリンクを追加</li></ul>	1
Changes from Revision D (January 2019) to Revision E (February 2019)	Page
• 事前情報から量産データに変更	1
Changes from Revision C (November 2018) to Revision D (January 2019)	Page
Added Typical Characteristics section	8
Added Parameter Measurement Information section	
Deleted Application Limitations section	
Added Or-ing Application Configuration section	
Changes from Revision B (October 2018) to Revision C (November 2018)	Page
Added footnotes to the Absolute Maximum Ratings and Recommended Operating Co	nditions tables in the
Specifications section	5
Changes from Revision A (March 2018) to Revision B (October 2018)	Page
• 「仕様」および「アプリケーションの制限」セクションを変更	1
Changes from Revision * (October 2017) to Revision A (March 2018)	Page
- データシート全体を通して複数の変更	1
/ / /   工作と巡しく仮数や友大	

## **5 Pin Configuration and Functions**





図 5-1. DBV Package 6-Pin SOT-23 Top View

表 5-1. Pin Functions

	PIN	I/O <sup>(1)</sup>	DESCRIPTION	
NO.	NAME	1/0(*)	DESCRIPTION	
1	VCAP	0	Charge pump output. Connect to external charge pump capacitor	
2	GND	G	Ground pin	
3	EN	I	nable pin. Can be connected to ANODE for always ON operation	
4	CATHODE	I	Cathode of the diode. Connect to the drain of the external N-channel MOSFET	
5	GATE	0	Gate drive output. Connect to gate of the external N-channel MOSFET	
6	ANODE	I	Anode of the diode and input power. Connect to the source of the external N-channel MOSFET	

(1) I = Input, O = Output, G = GND





### 図 5-2. DDF Package 8-Pin SOT-23 Top View

表 5-2. Pin Functions

	PIN	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0\	DESCRIPTION
1	EN	I	Enable pin. Can be connected to ANODE for always ON operation
2	GND	G	Ground pin
3	N.C No connection		No connection
4	VCAP	0	Charge pump output. Connect to external charge pump capacitor
5	ANODE	I	Anode of the diode and input power. Connect to the source of the external N-channel MOSFET
6	GATE	0	Gate drive output. Connect to gate of the external N-channel MOSFET
7	N.C		No connection
8	CATHODE	I	Cathode of the diode. Connect to the drain of the external N-channel MOSFET

(1) I = Input, O = Output, G = GND

### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	ANODE to GND	-65	65	V
Input Pins	EN to GND, V <sub>(ANODE)</sub> > 0 V	-0.3	65	V
	EN to GND, V <sub>(ANODE)</sub> ≤ 0 V	V <sub>(ANODE)</sub>	(65 + V <sub>(ANODE)</sub> )	V
Output Pins	GATE to ANODE	-0.3	15	V
Output Fills	VCAP to ANODE	-0.3	15	V
Output to Input Pins	CATHODE to ANODE	-5	75	V
Operating junction temperature <sup>(2)</sup>		-40	150	°C
Storage temperatu	re, T <sub>stg</sub>	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT	
		Human body model (HBM), per	AEC Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge Charged device model (CDM), A	Corner pins (VCAP, EN, ANODE, CATHODE)	±750	V	
		per AEC Q100-011	Other pins	±500	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
	ANODE to GND	-60		60	
Input Pins	CATHODE to GND			60	V
	EN to GND	-60		60	
Input to Output pins	ANODE to CATHODE	-70			V
External	ANODE	22			nF
capacitance	CATHODE, VCAP to ANODE	0.1			μF
External MOSFET max V <sub>GS</sub> rating	GATE to ANODE	15			V
T <sub>J</sub>	Operating junction temperature range <sup>(2)</sup>	<b>–40</b>		150	°C

<sup>(1)</sup> Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see *Electrical Characteristics*.

#### **6.4 Thermal Information**

		LM74700-Q1	LM74700-Q1	
THERMAL METRIC <sup>(1)</sup>		DBV (SOT)	DDF (SOT)	UNIT
		6 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	189.8	133.8	°C/W

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.



		LM74700-Q1	LM74700-Q1	
	THERMAL METRIC(1)	DBV (SOT)	DDF (SOT)	UNIT
		6 PINS	8 PINS	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	103.8	72.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.8	54.5	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	19.4	4.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	45.5	54.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### **6.5 Electrical Characteristics**

 $T_J = -40^{\circ}\text{C}$  to +125°C; typical values at  $T_J = 25^{\circ}\text{C}$ ,  $V_{(ANODE)} = 12 \text{ V}$ ,  $C_{(VCAP)} = 0.1 \mu\text{F}$ ,  $V_{(EN)} = 3.3 \text{ V}$ , over operating free-air temperature range (unless otherwise noted)

temperature rang	ge (unless otherwise noted)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ANODE</sub> SUPPLY	VOLTAGE					
V <sub>(ANODE)</sub>	Operating input voltage		4		60	V
\/	VANODE POR Rising threshold				3.9	V
V <sub>(ANODE POR)</sub>	VANODE POR Falling threshold		2.2	2.8	3.1	V
V <sub>(ANODE POR(Hys))</sub>	VANODE POR Hysteresis		0.44		0.67	V
I <sub>(SHDN)</sub>	Shutdown Supply Current	V <sub>(EN)</sub> = 0 V		0.9	1.5	μA
I <sub>(Q)</sub>	Operating Quiescent Current			80	130	μΑ
ENABLE INPUT						
V <sub>(EN_IL)</sub>	Enable input low threshold		0.5	0.9	1.22	V
V <sub>(EN_IH)</sub>	Enable input high threshold		1.06	2	2.6	V
V <sub>(EN_Hys)</sub>	Enable Hysteresis		0.52		1.35	V
I <sub>(EN)</sub>	Enable sink current	V <sub>(EN)</sub> = 12 V		3	5	μA
V <sub>ANODE</sub> to V <sub>CATHO</sub>	DDE				'	
V <sub>(AK REG)</sub>	Regulated Forward V <sub>(AK)</sub> Threshold		13	20	29	mV
V <sub>(AK)</sub>	V <sub>(AK)</sub> threshold for full conduction mode		34	50	57	mV
V <sub>(AK REV)</sub>	V <sub>(AK)</sub> threshold for reverse current blocking		-17	-11	-2	mV
Gm	Regulation Error AMP Transconductance <sup>(1)</sup>		1200	1800	3100	μΑ/V
GATE DRIVE					'	
	Peak source current	$V_{\text{(ANODE)}} - V_{\text{(CATHODE)}} = 100 \text{ mV},$ $V_{\text{(GATE)}} - V_{\text{(ANODE)}} = 5 \text{ V}$	3	11		mA
I <sub>(GATE)</sub>	Peak sink current	$V_{\text{(ANODE)}} - V_{\text{(CATHODE)}} = -20 \text{ mV},$ $V_{\text{(GATE)}} - V_{\text{(ANODE)}} = 5 \text{ V}$		2370		mA
	Regulation max sink current	$V_{\text{(ANODE)}} - V_{\text{(CATHODE)}} = 0 \text{ V},$ $V_{\text{(GATE)}} - V_{\text{(ANODE)}} = 5 \text{ V}$	6	26		μΑ
RDS <sub>ON</sub>	discharge switch RDS <sub>ON</sub>	$V_{(ANODE)} - V_{(CATHODE)} = -20 \text{ mV},$ $V_{(GATE)} - V_{(ANODE)} = 100 \text{ mV}$	0.4		2	Ω
CHARGE PUMP						
	Charge Pump source current (Charge pump on)	$V_{(VCAP)} - V_{(ANODE)} = 7 \text{ V}$	162	300	600	μA
I <sub>(VCAP)</sub>	Charge Pump sink current (Charge pump off)	V <sub>(VCAP)</sub> – V <sub>(ANODE)</sub> = 14 V		5	10	μΑ

Product Folder Links: LM74700-Q1

### **6.5 Electrical Characteristics (continued)**

 $T_J$  = -40°C to +125°C; typical values at  $T_J$  = 25°C,  $V_{(ANODE)}$  = 12 V,  $C_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN)}$  = 3.3 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Varoan - Varonn	Charge pump voltage at V <sub>(ANODE)</sub> = 3.2 V	I <sub>(VCAP)</sub> ≤ 30 μA	8			V
	Charge pump turn on voltage		10.8	12.1	12.9	V
V(VCAP) - V(ANODE)	Charge pump turn off voltage		11.6	13	13.9	V
	Charge Pump Enable comparator Hysteresis		0.54	0.9	1.36	V
V(VCAP) - V(ANODE)  V(VCAP UVLO)  CATHODE  I(CATHODE)	V <sub>(VCAP)</sub> – V <sub>(ANODE)</sub> UV release at rising edge	V <sub>(ANODE)</sub> – V <sub>(CATHODE)</sub> = 100 mV	5.8	6.6	7.7	V
	V <sub>(VCAP)</sub> – V <sub>(ANODE)</sub> UV threshold at falling edge	V <sub>(ANODE)</sub> – V <sub>(CATHODE)</sub> = 100 mV	5.11	5.68	6	V
CATHODE						
	OATHODE side surrout	$V_{(ANODE)} = 12 \text{ V}, V_{(ANODE)} - V_{(CATHODE)} = -100 \text{ mV}$		1.7	2	μΑ
(CATHODE)	CATHODE sink current	V <sub>(ANODE)</sub> – V <sub>(CATHODE)</sub> = –100 mV		1.2	2.2	μΑ
		$V_{\text{CAP}} \le 30 \text{ μA}$ 8  10.8  11.6  0.54 $V_{\text{(ANODE)}} - V_{\text{(CATHODE)}} = 100 \text{ mV}$ 5.8 $V_{\text{(ANODE)}} - V_{\text{(CATHODE)}} = 100 \text{ mV}$ 5.11 $V_{\text{(ANODE)}} = 12 \text{ V}, V_{\text{(ANODE)}} - V_{\text{(CATHODE)}} = -100 \text{ mV}$	1.25	2.06	μΑ	

<sup>(1)</sup> Parameter guaranteed by design and characterization


### 6.6 Switching Characteristics

 $T_J$  =  $-40^{\circ}$ C to +125 $^{\circ}$ C; typical values at  $T_J$  = 25 $^{\circ}$ C,  $V_{(ANODE)}$  = 12 V,  $C_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN)}$  = 3.3 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EN <sub>TDLY</sub>	Enable (low to high) to Gate Turn On delay	V <sub>(VCAP)</sub> > V <sub>(VCAP UVLOR)</sub>		75	110	μs
t <sub>Reverse delay</sub>	Reverse voltage detection to Gate Turn Off delay	V <sub>(ANODE)</sub> – V <sub>(CATHODE)</sub> = 100 mV to –100 mV		0.45	0.75	μs
t <sub>Forward recovery</sub>	Forward voltage detection to Gate Turn On delay	$V_{(ANODE)} - V_{(CATHODE)} = -100 \text{ mV to } 700 \text{ mV}$		1.4	2.6	μs




### 7 Typical Characteristics






### 7 Typical Characteristics (continued)







## 7 Typical Characteristics (continued)





### **8 Parameter Measurement Information**









図 8-1. Timing Waveforms

### 9 Detailed Description

#### 9.1 Overview

The LM74700-Q1 ideal diode controller has all the features necessary to implement an efficient and fast reverse polarity protection circuit or be used in an ORing configuration while minimizing the number of external components. This easy to use ideal diode controller is paired with an external N-channel MOSFET to replace other reverse polarity schemes such as a P-channel MOSFET or a Schottky diode. An internal charge pump is used to drive the external N-Channel MOSFET to a maximum gate drive voltage of approximately 15 V. The voltage drop across the MOSFET is continuously monitored between the ANODE and CATHODE pins, and the GATE to ANODE voltage is adjusted as needed to regulate the forward voltage drop at 20 mV. This closed loop regulation scheme enables graceful turn off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. A fast reverse current condition is detected when the voltage across ANODE and CATHODE pins reduces below –11 mV , resulting in the GATE pin being internally connected to the ANODE pin turning off the external N-channel MOSFET, and using the body diode to block any of the reverse current. An enable pin, EN is available to place the LM74700-Q1 in shutdown mode disabling the N-Channel MOSFET and minimizing the quiescent current.

### 9.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 9.3 Feature Description

#### 9.3.1 Input Voltage

The ANODE pin is used to power the LM74700-Q1's internal circuitry, typically drawing  $80~\mu\text{A}$  when enabled and  $1~\mu\text{A}$  when disabled. If the ANODE pin voltage is greater than the POR Rising threshold, then LM74700-Q1 operates in either shutdown mode or conduction mode in accordance with the EN pin voltage. The voltage from ANODE to GND is designed to vary from 65~V to -65~V, allowing the LM74700-Q1 to withstand negative voltage transients.

#### 9.3.2 Charge Pump

The charge pump supplies the voltage necessary to drive the external N-channel MOSFET. An external charge pump capacitor is placed between VCAP and ANODE pins to provide energy to turn on the external MOSFET. In order for the charge pump to supply current to the external capacitor the EN pin voltage must be above the specified input high threshold,  $V_{(EN\_IH)}$ . When enabled the charge pump sources a charging current of 300- $\mu$ A typical. If EN pins is pulled low, then the charge pump remains disabled. To ensure that the external MOSFET can be driven above its specified threshold voltage, the VCAP to ANODE voltage must be above the undervoltage lockout threshold, typically 6.6 V, before the internal gate driver is enabled. Use  $\pm$  1 to calculate the initial gate driver enable delay.

$$T_{\left(\mathsf{DRV}_{-}\mathsf{EN}\right)} = 75\mu s + C_{\left(\mathsf{VCAP}\right)} x \frac{V_{\left(\mathsf{VCAP}_{-}\mathsf{UVLOR}\right)}}{300\mu A} \tag{1}$$

#### where

- C<sub>(VCAP)</sub> is the charge pump capacitance connected across ANODE and VCAP pins
- V<sub>(VCAP UVLOR)</sub> = 6.6 V (typical)

. To remove any chatter on the gate drive approximately 900 mV of hysteresis is added to the VCAP undervoltage lockout. The charge pump remains enabled until the VCAP to ANODE voltage reaches 13 V, typically, at which point the charge pump is disabled decreasing the current draw on the ANODE pin. The charge pump remains disabled until the VCAP to ANODE voltage is below to 12.1 V typically at which point the charge pump is enabled. The voltage between VCAP and ANODE continue to charge and discharge between 12.1 V and 13 V as shown in  $\boxtimes$  9-1. By enabling and disabling the charge pump, the operating quiescent current of the LM74700-Q1 is reduced. When the charge pump is disabled it sinks 5- $\mu$ A typical.




図 9-1. Charge Pump Operation

#### 9.3.3 Gate Driver

The gate driver is used to control the external N-Channel MOSFET by setting the GATE to ANODE voltage to the corresponding mode of operation. There are three defined modes of operation that the gate driver operates under forward regulation, full conduction mode and reverse current protection, according to the ANODE to CATHODE voltage. Forward regulation mode, full conduction mode and reverse current protection mode are described in more detail in the *Regulated conduction Mode*, *Full Conduction Mode* and *Reverse Current Production Mode* sections. 9-2 depicts how the modes of operation vary according to the ANODE to CATHODE voltage of the LM74700-Q1. The threshold between forward regulation mode and conduction mode is when the ANODE to CATHODE voltage is 50 mV. The threshold between forward regulation mode and reverse current protection mode is when the ANODE to CATHODE voltage is -11 mV.




図 9-2. Gate Driver Mode Transitions

Before the gate driver is enabled following three conditions must be achieved:

- The EN pin voltage must be greater than the specified input high voltage.
- The VCAP to ANODE voltage must be greater than the undervoltage lockout voltage.
- The ANODE voltage must be greater than VANODE POR Rising threshold.

If the above conditions are not achieved, then the GATE pin is internally connected to the ANODE pin, assuring that the external MOSFET is disabled. Once these conditions are achieved the gate driver operates in the correct mode depending on the ANODE to CATHODE voltage.

#### 9.3.4 Enable

The LM74700-Q1 has an enable pin, EN. The enable pin allows for the gate driver to be either enabled or disabled by an external signal. If the EN pin voltage is greater than the rising threshold, the gate driver and charge pump operates as described in Gate Driver and Charge Pump sections. If the enable pin voltage is less than the input low threshold, the charge pump and gate driver are disabled placing the LM74700-Q1 in shutdown mode. The EN pin can withstand a voltage as large as 65 V and as low as -65 V. This allows for the EN pin to be connected directly to the ANODE pin if enable functionality is not needed. In conditions where EN is left floating, the internal sink current of 3 uA pulls EN pin low and disables the device.

#### 9.4 Device Functional Modes

#### 9.4.1 Shutdown Mode

The LM74700-Q1 enters shutdown mode when the EN pin voltage is below the specified input low threshold V<sub>(EN IL)</sub>. Both the gate driver and the charge pump are disabled in shutdown mode. During shutdown mode the LM7 $\overline{4700}$ -Q1 enters low I<sub>Q</sub> operation with the ANODE pin only sinking 1  $\mu$ A. When the LM74700-Q1 is in shutdown mode, forward current flow through the external MOSFET is not interrupted but is conducted through the MOSFET's body diode.

#### 9.4.2 Conduction Mode

Conduction mode occurs when the gate driver is enabled. There are three regions of operating during conduction mode based on the ANODE to CATHODE voltage of the LM74700-Q1. Each of the three modes is described in the Regulated Condution Mode, Full Conduction Mode and Reverse Current Protection Mode sections.

#### 9.4.2.1 Regulated Conduction Mode

For the LM74700-Q1 to operate in regulated conduction mode, the gate driver must be enabled as described in the Gate Driver section and the current from source to drain of the external MOSFET must be within the range to result in an ANODE to CATHODE voltage drop of -11 mV to 50 mV. During forward regulation mode the ANODE to CATHODE voltage is regulated to 20 mV by adjusting the GATE to ANODE voltage. This closed loop regulation scheme enables graceful turn off of the MOSFET at very light loads and ensures zero DC reverse current flow.

#### 9.4.2.2 Full Conduction Mode

For the LM74700-Q1 to operate in full conduction mode the gate driver must be enabled as described in the Gate Driver section and the current from source to drain of the external MOSFET must be large enough to result in an ANODE to CATHODE voltage drop of greater than 50-mV typical. If these conditions are achieved the GATE pin is internally connected to the VCAP pin resulting in the GATE to ANODE voltage being approximately the same as the VCAP to ANODE voltage. By connecting VCAP to GATE the external MOSFET's R<sub>DS(ON)</sub> is minimized reducing the power loss of the external MOSFET when forward currents are large.

#### 9.4.2.3 Reverse Current Protection Mode

For the LM74700-Q1 to operate in reverse current protection mode, the gate driver must be enabled as described in the Gate Driver section and the current of the external MOSFET must be flowing from the drain to the source. When the ANODE to CATHODE voltage is typically less than -11 mV, reverse current protection mode is entered and the GATE pin is internally connected to the ANODE pin. The connection of the GATE to ANODE pin disables the external MOSFET. The body diode of the MOSFET blocks any reverse current from flowing from the drain to source.

### 10 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 10.1 Application Information

The LM74700-Q1 is used with N-Channel MOSFET controller in a typical reverse polarity protection application. The schematic for the 12-V battery protection application is shown in  $\boxtimes$  10-1 where the LM74700-Q1 is used in series with a battery to drive the MOSFET Q1. The TVS is not required for the LM74700-Q1 to operate, but they are used to clamp the positive and negative voltage surges. The output capacitor  $C_{OUT}$  is recommended to protect the immediate output voltage collapse as a result of line disturbance.

#### **10.1.1 Typical Application**




図 10-1. Typical Application Circuit

#### 10.1.1.1 Design Requirements

A design example, with system design parameters listed in 表 10-1 is presented.

表 10-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	12-V Battery, 12-V Nominal with 3.2-V Cold Crank and 35-V Load Dump
Output voltage	3.2 V during Cold Crank to 35-V Load Dump
Output current range	3-A Nominal, 5-A Maximum
Output capacitance	1-μF Minimum, 47-μF Typical Hold Up Capacitance
Automotive EMC Compliance	ISO 7637-2 and ISO 16750-2

### 10.1.1.2 Detailed Design Procedure

#### 10.1.1.2.1 Design Considerations

- Input operating voltage range, including cold crank and load dump conditions
- Nominal load current and maximum load current

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 10.1.1.2.2 MOSFET Selection

The important MOSFET electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum source current through body diode and the drain-to-source On resistance  $R_{DSON}$ .

The maximum continuous drain current,  $I_D$ , rating must exceed the maximum continuous load current. The maximum drain-to-source voltage,  $V_{DS(MAX)}$ , must be high enough to withstand the highest differential voltage seen in the application. This would include any anticipated fault conditions. It is recommended to use MOSFETs with voltage rating up to 60-V maximum with the LM74700-Q1 because anode-cathode maximum voltage is 65 V. The maximum  $V_{GS}$  LM74700-Q1 can drive is 13 V, so a MOSFET with 15-V minimum  $V_{GS}$  should be selected. If a MOSFET with < 15-V  $V_{GS}$  rating is selected, a zener diode can be used to clamp  $V_{GS}$  to safe level. During startup, inrush current flows through the body diode to charge the bulk hold-up capacitors at the output. The maximum source current through the body diode must be higher than the inrush current that can be seen in the application.

To reduce the MOSFET conduction losses, lowest possible  $R_{DS(ON)}$  is preferred, but selecting a MOSFET based on low  $R_{DS(ON)}$  may not be beneficial always. Higher  $R_{DS(ON)}$  will provide increased voltage information to LM74700-Q1's reverse comparator at a lower reverse current. Reverse current detection is better with increased  $R_{DS(ON)}$ . It is recommended to operate the MOSFET in regulated conduction mode during nominal load conditions and select  $R_{DS(ON)}$  such that at nominal operating current, forward voltage drop  $V_{DS}$  is close to 20-mV regulation point and not more than 50 mV.

As a guideline, it is suggested to choose (20 mV / I<sub>Load(Nominal)</sub>) ≤ R<sub>DS(ON)</sub> ≤ (50 mV / I<sub>Load(Nominal)</sub>).

MOSFET manufacturers usually specify  $R_{DS(ON)}$  at 4.5-V  $V_{GS}$  and 10-V  $V_{GS}$ .  $R_{DS(ON)}$  increases drastically below 4.5-V  $V_{GS}$  and  $R_{DS(ON)}$  is highest when  $V_{GS}$  is close to MOSFET  $V_{th}$ . For stable regulation at light load conditions, it is recommended to operate the MOSFET close to 4.5-V  $V_{GS}$ , that is, much higher than MOSFET gate threshold voltage. It is recommended to choose MOSFET gate threshold voltage  $V_{th}$  of 2-V to 2.5-V maximum. Choosing a lower  $V_{th}$  MOSFET also reduces the turn ON time.

Based on the design requirements, preferred MOSFET ratings are:

- 60-V V<sub>DS(MAX)</sub> and ±20-V V<sub>GS(MAX)</sub>
- $R_{DS(ON)}$  at 3-A nominal current:  $(20 \text{ mV} / 3\text{A}) \le R_{DS(ON)} \le (50 \text{ mV} / 3\text{A}) = 6.67 \text{ m}\Omega \le R_{DS(ON)} \le 16.67 \text{ m}\Omega$
- MOSFÉT gate threshold voltage V<sub>th</sub>: 2V maximum

DMT6007LFG MOSFET from Diodes Inc. is selected to meet this 12-V reverse battery protection design requirements and it is rated at:

- 60-V V<sub>DS(MAX)</sub> and ±20-V V<sub>GS(MAX)</sub>
- R<sub>DS(ON)</sub> 6.5-mΩ typical and 8.5-mΩ maximum rated at 4.5-V V<sub>GS</sub>
- MOSFÉT V<sub>th</sub>: 2-V maximum

Thermal resistance of the MOSFET should be considered against the expected maximum power dissipation in the MOSFET to ensure that the junction temperature (T<sub>J</sub>) is well controlled.

#### 10.1.1.2.3 Charge Pump VCAP, input and output capacitance

Minimum required capacitance for charge pump VCAP and input/output capacitance are:

- VCAP: Minimum 0.1 μF is required; recommended value of VCAP (μF) ≥ 10 x C<sub>ISS(MOSFET)</sub>(μF)
- C<sub>IN</sub>: minimum 22 nF of input capacitance
- C<sub>OUT</sub>: minimum 100 nF of output capacitance

#### 10.1.1.3 Selection of TVS Diodes for 12-V Battery Protection Applications

TVS diodes are used in automotive systems for protection against transients. In the 12-V battery protection application circuit shown in 🗵 10-2, a bi-directional TVS diode is used to protect from positive and negative transient voltages that occur during normal operation of the car and these transient voltage levels and pulses are specified in ISO 7637-2 and ISO 16750-2 standards.

There are two important specifications are breakdown voltage and clamping voltage of the TVS. Breakdown voltage is the voltage at which the TVS diode goes into avalanche similar to a zener diode and is specified at a low current value typical 1 mA and the breakdown voltage should be higher than worst case steady state voltages seen in the system. The breakdown voltage of the TVS+ should be higher than 24-V jump start voltage and 35-V suppressed load dump voltage and less than the maximum ratings of LM74700-Q1 (65 V). The breakdown voltage of TVS- should be beyond than maximum reverse battery voltage –16 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

Clamping voltage is the voltage the TVS diode clamps in high current pulse situations and this voltage is much higher than the breakdown voltage. TVS diodes are meant to clamp transient pulses and should not interfere with steady state operation. In the case of an ISO 7637-2 pulse 1, the input voltage goes up to -150 V with a generator impedance of 10  $\Omega$ . This translates to 15 A flowing through the TVS - and the voltage across the TVS would be close to its clamping voltage.




図 10-2. Typical 12-V Battery Protection with Single Bi-Directional TVS

The next criterion is that the absolute maximum rating of Anode to Cathode reverse voltage of the LM74700-Q1 (-75 V) and the maximum  $V_{DS}$  rating MOSFET are not exceeded. In the design example, 60-V rated MOSFET is chosen and maximum limit on the cathode to anode voltage is 60 V.

In case of ISO 7637-2 pulse 1, the anode of LM74700-Q1 is pulled down by the ISO pulse and clamped by TVS-. The MOSFET is turned off quickly to prevent reverse current from discharging the bulk output capacitors. When the MOSFET turns off, the cathode to anode voltage seen is equal to (TVS Clamping voltage + Output capacitor voltage). If the maximum voltage on output capacitor is 16 V (maximum battery voltage), then the clamping voltage of the TVS- should not exceed, (60 V - 16) V = -44 V.

The SMBJ33CA TVS diode can be used for 12-V battery protection application. The breakdown voltage of 36.7 V meets the jump start, load dump requirements on the positive side and 16-V reverse battery connection on the negative side. During ISO 7637-2 pulse 1 test, the SMBJ33CA clamps at -44 V with 15 A of peak surge current as shown in  $\boxtimes$  10-5 and it meets the clamping voltage  $\le$  44 V.

SMBJ series of TVS' are rated up to 600-W peak pulse power levels. This is sufficient for ISO 7637-2 pulses and suppressed load dump (ISO-16750-2 pulse B).

#### 10.1.1.4 Selection of TVS Diodes and MOSFET for 24-V Battery Protection Applications

Typical 24-V battery protection application circuit shown in 🗵 10-3 uses two uni-directional TVS diodes to protect from positive and negative transient voltages.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




図 10-3. Typical 24-V Battery Protection with Two Uni-Directional TVS


The breakdown voltage of the TVS+ should be higher than 48-V jump start voltage, less than the absolute maximum ratings of anode and enable pin of LM74700-Q1 (65 V) and should withstand 65-V suppressed load dump. The breakdown voltage of TVS- should be lower than maximum reverse battery voltage –32 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

During ISO 7637-2 pulse 1, the input voltage goes up to -600 V with a generator impedance of 50  $\Omega$ . This translates to 12 A flowing through the TVS-. The clamping voltage of the TVS- cannot be same as that of 12-V battery protection circuit. Because during the ISO 7637-2 pulse, the Anode to Cathode voltage seen is equal to (-TVS Clamping voltage + Output capacitor voltage). For a 24-V battery application, the maximum battery voltage is 32 V, then the clamping voltage of the TVS- should not exceed, 75 V - 32 V = 43 V.


Single bi-directional TVS cannot be used for 24-V battery protection because breakdown voltage for TVS+  $\geq$  65 V, maximum clamping voltage is  $\leq$  43 V and the clamping voltage cannot be less than the breakdown voltage. Two un-directional TVS connected back-back needs to be used at the input. For positive side TVS+, SMBJ58A with the breakdown voltage of 64.4 V (minimum), 67.8 (typical) is recommended. For the negative side TVS-, SMBJ26A with breakdown voltage close to 32 V (to withstand maximum reverse battery voltage -32 V) and maximum clamping voltage of 42.1 V is recommended.


For 24-V battery protection, a 75-V rated MOSFET is recommended to be used along with SMBJ26A and SMBJ58A connected back-back at the input.

### 10.1.1.5 Application Curves









### 10.2 OR-ing Application Configuration

Basic redundant power architecture comprises of two or more voltage or power supply sources driving a single load. In its simplest form, the OR-ing solution for redundant power supplies consists of Schottky OR-ing diodes

that protect the system against an input power supply fault condition. A diode OR-ing device provides effective and low cost solution with few components. However, the diodes forward voltage drops affects the efficiency of the system permanently, since each diode in an OR-ing application spends most of its time in forward conduction mode. These power losses increase the requirements for thermal management and allocated board space.




図 10-18. Typical OR-ing Application

☑ 10-12 to ☑ 10-15 show the smooth switch over between two power supply rails  $V_{IN1}$  at 12 V and  $V_{IN2}$  at 15 V. ☑ 10-16 and ☑ 10-17 illustrate the performance when  $V_{IN2}$  fails. LM74700-Q1 controlling  $V_{IN2}$  power rail turns off quickly, so that the output remains uninterrupted and  $V_{IN1}$  is protected from  $V_{IN2}$  failure.

### 11 Power Supply Recommendations

The LM74700-Q1 Ideal Diode Controller designed for the supply voltage range of 3.2 V  $\leq$  V<sub>ANODE</sub>  $\leq$  65 V. If the input supply is located more than a few inches from the device, an input ceramic bypass capacitor higher than 22 nF is recommended. To prevent LM74700-Q1 and surrounding components from damage under the conditions of a direct output short circuit, it is necessary to use a power supply having over load and short circuit protection.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



### 12 Layout

### 12.1 Layout Guidelines

- Connect ANODE, GATE and CATHODE pins of LM74700-Q1 close to the MOSFET's SOURCE, GATE and DRAIN pins.
- The high current path of for this solution is through the MOSFET, therefore it is important to use thick traces for source and drain of the MOSFET to minimize resistive losses.
- The charge pump capacitor across VCAP and ANODE pins must be kept away from the MOSFET to lower the thermal effects on the capacitance value.
- The Gate pin of the LM74700-Q1 must be connected to the MOSFET gate with short trace. Avoid excessively thin and long trace to the Gate Drive.
- Keep the GATE pin close to the MOSFET to avoid increase in MOSFET turn-off delay due to trace resistance.
- Obtaining acceptable performance with alternate layout schemes is possible, however the layout shown in the *Layout Example* is intended as a guideline and to produce good results.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



### 12.2 Layout Example




図 12-1. LM74700-Q1 DBV Package Example Layout




図 12-2. LM74700-Q1 DDF Package Example Layout

### 13 Device and Documentation Support

### 13.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 13.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 13.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 13.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 13.5 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGE OPTION ADDENDUM**

1-Jan-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM74700QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M747	Samples
LM74700QDBVTQ1	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M747	Samples
LM74700QDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	747F	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### **PACKAGE OPTION ADDENDUM**

1-Jan-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM74700QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM74700QDBVTQ1	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM74700QDDFRQ1	SOT- 23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 5-Jan-2021




\*All dimensions are nominal

7 till dillitorioriorio di o mominidi							
Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM74700QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
LM74700QDBVTQ1	SOT-23	DBV	6	250	213.0	191.0	35.0
LM74700QDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0



PLASTIC SMALL OUTLINE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated