Application Clip Standard Linear and Logic P

SN74VMEH22501 Universal Bus Transceiver for the VMEbus[™] Backplane

Overview of VMEbus Evolution

For over 20 years the VMEbus has served the market well. Like all well-designed technologies, the VMEbus has gone through several performance improvements. Each improvement has been compatible with the previous one, thus allowing for the longevity of the VMEbus technology.

The table (top right) shows the latest transfer protocol, 2eSST (two-edge source synchronous transfer), has an achievable performance of 320 MBps. The only logic transceiver in the industry today that can transmit clean signals at 2eSST speeds down a standard VMEbus is the SN74VMEH22501.

Co-Development Effort Between Key Players

Texas Instruments and the VITA Standards Organization teamed to co-develop the 2eSST transceiver that meets the needs of the VMEbus community. This initiated the VME Renaissance, which is an industrywide effort created by Motorola to boost VME technology acceptance.





			Data Transfer	Theoretical Performance	Achievable Performance
Date	Backplane	Protocol	Protocol	(MBps)	(MBps)
1981	VME 3-row P1 and P2	BLT	Asynchronous 32-bit 4-edge handshake	40	~20
1989	VME64	MBLT	Asynchronous 64-bit 4-edge handshake	80	~40
1996	VME64x 5-row P1 and P2	2eVME	Asynchronous 64-bit 2-edge handshake	160	~70
1999	No change	2eSST	Synchronous 64-bit No handshake	320	~320


An 8x improvement in achievable performance from the VME64 backplane to 2eSST is now possible without any changes to the existing legacy backplane architecture.


Extensive Testing/Simulation Efforts Pay Back With Incredible Results

The proof is in the signal integrity. The waveforms presented are actual signals taken from a standard VME backplane under the tough, fully loaded case where the transmitting

signal is generated from the center of the backplane.

Typical drivers such as ABT, ABTE or LVT are incapable of producing well-behaved, monotonic signals on a standard VME backplane.





SN74VMEH22501 VMEbus Transceiver Features and Benefits


	OIT/ ITINIENEEDO I TINIEDAO HANDOOITOI I DAGAA DONONG					
	Features	Benefits				
	Backward compatible to	Can be used in systems where older backplane technologies				
	existing logic	such as ABT, ABTE and LVT are still present. New cards can use				
	existing logic	VME technology while the rest of the backplane remains unchanged.				
	$V_{CC} = 3.3 \text{ V}$	Functionality in most popular supply voltage in the industry.				
	Output edge control	Reduces electromagnetic interference (EMI).				
	Pseudo-ETL input thresholds	Improved noise margins over traditional logic such as ABTE.				
	5-V-tolerant I/Os	Ability to interface with 5-V devices.				
	Bus hold (3A ports)	Eliminates the need for pull-up/-down resistors when bus is idle.				
	Series damping resistors	Improves ground bounce on the 3A port and Y outputs.				
	Flow-through architecture	Facilitates printed circuit board layout.				
	Multiple ground and supply pins	Minimizes high-speed switching noise.				
	64-mA I _{OL} specification	Permits backward compatibility to older VMEbus pull-up termination				
		for open-drain outputs.				


SN74VMEH22501 VMEbus Transceiver — Pin Configurations and Functionality

UBT Transceiver Function Table [†]						
Inputs				Output	Mode	
ŌĒ	LE	CLKAB	3A	3B	Wiode	
Н	Х	Χ	Х	Z	Isolation	
L	L	Н	Х	B ₀ ‡		
L	L	L	X	B ₀ §	Latched storage of 3A data	
L	Н	Х	L	L	True transparent	
L	Н	Χ	Н	Н		
L	L	·	L	L	Clocked storage of 3A data	
L	L		Н	Н	Clocked storage of SA data	

[†]3A-to-3B data flow is shown; 3B-to-3A data flow is similar but uses CLKBA. [‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LE went low.

[§]Output level before the indicated steady-state input conditions were established.






Ordering Information Available in BGA					
T _A	Package [†]		Orderable Part Number	Top-Side Marking	
	TSSOP – DGG	Tape and reel	SN74VMEH22501DGGR	VMEH22501	
0 to 85°C	TVSOP – DGV	Tape and reel	SN74VMEH22501DGVR	VK501	
	VFBGA – GQL	Tape and reel	SN74VMEH22501GQLR	VK501	

¹Package drawings, standard packing quantities, thermal data, symbolization and PCB design guidelines are available at: www.ti.com/sc/package

Transceiver Performance Comparison



SN74VMEH22501 performs better even against popular logic devices on a standard backplane with Thevenin termination.

Reliable. Logic. Innovation. and the red/black banner are trademarks of Texas Instruments. VMEbus is a trademark of the VMEbus International Trade Association (VITA).
© 2003 Texas Instruments Incorporated

Printed in the U.S.A by ______, Dallas, Texas

Printed on recycled paper.



For More Information about SN74VMEH22501

Product Folder:

www.ti.com/sc/device/SN74VMEH22501

Data Sheet:

www-s.ti.com/sc/techlit/sces357

Application Report:

www-s.ti.com/sc/techlit/scea028

VME Home Page:

www.ti.com/vme

For up-to-date information to support your design and development needs, visit:

support.ti.com

Safe Harbor Statement

This publication contains forward-looking statements that involve a number of risks and uncertainties. These "forward-looking statements" are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forward-looking statements generally can be identified by phrases such as TI or its management "believes," "expects," "anticipates," "foresees," "forecasts," "estimates" or other words or phrases of similar import. Similarly, such statements herein that describe the company's products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. Als usch forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI's most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

