

# Application Note

## Multiphase Operation of LM5125A-Q1

---



Cindy Wang, Feng Ji

### ABSTRACT

Multiphase operation offers advantages such as ripple cancellation, smaller components and simpler thermal management. The LM5125A-Q1 supports multiphase operation to handle higher currents. The system achieves balanced current sharing and accurate phase shift.

This application note introduces 4-phase and 3-phase operation setups. Next, the LM5125A-Q1 multiphase phase operation related block diagram is presented. The functionalities are described for configurations as Primary or Secondary. Finally, some waveforms are shown and analyzed.

---


### Table of Contents

|                                                  |   |
|--------------------------------------------------|---|
| 1 Introduction.....                              | 2 |
| 2 LM5125A-Q1 Multiphase Operation Setup.....     | 2 |
| 3 LM5125A-Q1 Function Block Diagram.....         | 4 |
| 4 LM5125A-Q1 Multiphase Operation Waveforms..... | 6 |
| 5 Summary.....                                   | 9 |
| 6 References.....                                | 9 |

### Trademarks


All trademarks are the property of their respective owners.





### 3 LM5125A-Q1 Function Block Diagram

The LM5125A-Q1 multiphase operation related block diagram is shown in [Figure 3-1](#).



**Figure 3-1. The LM5125A-Q1 Multiphase Phase Operation Related Block Diagram**

The LM5125A-Q1's functionality differs when configured as Primary or Secondary. As illustrated in [Figure 3-1](#), configuring the device as Secondary disables the following:

- OVP comparator and UVP comparator
- IEA gm and VEA gm
- Minimum Current Selector
- 50µA current source and discharge switch (connected to the SS pin)

See [Table 3-1](#) for more information.

**Table 3-1. Functionality when Configured as Primary or Secondary**

| Pin       | Primary                                                                                                                                                                                                                                                                                                                                     | Secondary                                                                                                                                                                                                                                                                 |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| COMP      | The voltage loop transconductance error amplifier (VEA gm) or the average current loop transconductance error amplifier (IEA gm) regulates the COMP pin voltage. The “Minimum Current Selector” selects the lower current. The COMP pin is the input of the PWM Comparators.<br>Tie the compensation network between the COMP pin and AGND. | The “Minimum Current Selector” is disabled. The COMP pin receives the signal from the Primary and send the signal to the PWM Comparators.<br>Tie to Primary COMP pin. Place the capacitor of the compensation network close the Secondary COMP pin to minimize the noise. |
| SS        | An internal switch fully discharges the SS pin at start up, and then a 50µA current source charges the SS pin.<br>Tie a capacitor between the SS pin and AGND.                                                                                                                                                                              | The 50µA current source and the discharge switch are disabled.<br>Tie to the Primary SS pin. Place a capacitor close to the Secondary SS pin to minimize noise pickup.                                                                                                    |
| ILIM/IMON | Inductor current monitor and average input current limit setting pin. The ILIM/IMON pin sources a current proportional the current sense voltage of phase 1 and phase 2. When the ILIM/IMON reaches 1V, the average current loop reduces the current to limit the voltage on the ILIM/IMON pin to 1V.                                       | The internal current sources are still active. The IEA gm is disabled.<br>Tie to Primary ILIM/IMON pin.                                                                                                                                                                   |
| ATRK/DTRK | The ATRK/DTRK pin sets the output voltage regulation target.<br>Connect to analog tracking signal or digital tracking signal. Or, tie a resistor between the ATRK/DTRK pin and AGND, and enable the 20µA current source to program a fixed output voltage.                                                                                  | The VEA gm is disabled, so the ATRK/DTRK pin on the Secondary takes no effect.<br>Tie to AGND.                                                                                                                                                                            |
| DLY       | Average input current limit extra delay setting pin.<br>Tie a 10pF capacitor between the DLY pin and AGND.                                                                                                                                                                                                                                  | The IEA gm is disabled, the DLY pin on the Secondary takes no effect..<br>Tie to AGND.                                                                                                                                                                                    |
| SYNCIN    | Synchronize to the external clock input. Tie to AGND to use the internal clock.<br>Tie to external clock input or AGND.                                                                                                                                                                                                                     | High: Bypass mode.<br>Pulse: Synchronize to external clock input from the Primary.<br>Low: Stop switching.<br>Tie to Primary SYNCOUT.                                                                                                                                     |
| SYNCOUT   | High: Communicate bypass mode to Secondary.<br>Pulse: Clock input for the Secondary SYNCIN.<br>Low: Communicate stop switching to Secondary.<br>Tie to Secondary SYNCIN.                                                                                                                                                                    | The SYNCOUT is disabled.<br>Tie to AGND.                                                                                                                                                                                                                                  |
| PGOOD     | PGOOD is pulled low under the following conditions:<br>VOUT UVP<br>VOUT OVP<br>Device in SHUTDOWN state<br>VCC regulator fault<br>Thermal shutdown<br>HBx fault<br>ICL_latch fault<br>CRC fault                                                                                                                                             | PGOOD is pulled low under the following conditions:<br>Device in SHUTDOWN state<br>VCC regulator fault<br>Thermal shutdown<br>HBx fault<br>ICL_latch fault<br>CRC fault<br>When the Secondary SYNCIN remains low (e.g., due to the Primary overvoltage)                   |


## 4 LM5125A-Q1 Multiphase Operation Waveforms

### 4-phase Operation Waveform


The waveforms below were measured with using two LM5125A-EVM-BST boards configured according to **Section 3.1.2 Configurations for Stacking Two EVMs** of the LM5125A-EVM-BST EVM User's guide.

The primary EVM was modified by removing the SH-JP5.


The secondary EVM was modified by removing the soft-start (SS) capacitor (C8) and the compensation network (R5, C5, and C6).




**Figure 4-1.** 4-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 1A$




**Figure 4-2.** 4-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 20A$




**Figure 4-3.** 4-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 1A$



**Figure 4-4.** 4-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 20A$



**Figure 4-5.** 2-phase soft start,  $V_{IN} = 12V$ ,  $V_{OUT} = 24V$ , FPWM,  $I_{LOAD} = 0.1A$



**Figure 4-6.** 4-phase soft start,  $V_{IN} = 12V$ ,  $V_{OUT} = 24V$ , FPWM,  $I_{LOAD} = 0.1A$




Figure 4-7. Bode plot of 2-phase setup,  $V_{IN} = 14.4V$ ,  $V_{OUT} = 24V$ ,  $I_{LOAD} = 10A$






Figure 4-8. Bode plot of 4-phase setup,  $V_{IN} = 14.4V$ ,  $V_{OUT} = 24V$ ,  $I_{LOAD} = 10A$

Note that the output capacitance doubles when the two EVMs are connected for a 4-phase setup. Consequently, the Bode plots for the 2-phase and 4-phase setups are very similar, which aligns with theoretical expectations.


### 3-phase Operation Waveform




**Figure 4-9. 3-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 1A$**



**Figure 4-10. 3-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 8A$**



**Figure 4-11. 3-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 1A$**



**Figure 4-12. 3-phase,  $V_{IN} = 14V$ ,  $V_{OUT} = 24V$ , DEM,  $I_{LOAD} = 8A$**

## 5 Summary

This application note introduces LM5125A-Q1 3-phase and 4-phase operation setups. Then, the LM5125A-Q1 multiphase phase operation related block diagram is presented. The functionalities are described for configurations as Primary or Secondary. Finally, some waveforms are shown and analyzed.

## 6 References

- Texas Instruments, [LM5125A-Q1, Wide-VIN 2.2MHz dual-phase boost controller with VOUT tracking](#)
- Texas Instruments, [LM51251A-Q1, Wide-VIN 2.2MHz dual-phase boost controller with VOUT tracking and I2C](#)
- Texas Instruments, [LM5126A-Q1, Wide-VIN 2.2MHz single-phase boost controller with VOUT tracking](#)
- Texas Instruments, [LM51261A-Q1, Wide-VIN 2.2MHz single-phase boost controller with VOUT tracking and I2C](#)

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025