

# Watchdog Timer (WDT\_A)

The watchdog timer is a 32-bit timer that can be used as a watchdog or as an interval timer. This chapter describes the watchdog timer. The enhanced watchdog timer, WDT\_A, is implemented in all devices.

**NOTE:** This chapter is an extract from the *MSP430F5xx/MSP430F6xx Family User's Guide*, revision SLAU208H. The full user's guide can be downloaded from <u>www.ti.com/lit/pdf/slau208</u>.

| Торіс |                    | Page |
|-------|--------------------|------|
| 1.1   | WDT_A Introduction | 2    |
| 1.2   | WDT A Pagistors    | 4    |
| 1.3   |                    | •    |

# 1.1 WDT\_A Introduction

The primary function of the watchdog timer (WDT\_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

Features of the watchdog timer module include:

- Eight software-selectable time intervals
- · Watchdog mode
- Interval mode
- Password-protected access to Watchdog Timer Control (WDTCTL) register
- Selectable clock source
- · Can be stopped to conserve power
- Clock fail-safe feature

The watchdog timer block diagram is shown in Figure 1-1.

#### NOTE: Watchdog timer powers up active.

After a PUC, the WDT\_A module is automatically configured in the watchdog mode with an initial ~32-ms reset interval using the SMCLK. The user must setup or halt the WDT\_A prior to the expiration of the initial reset interval.





www.ti.com



Figure 1-1. Watchdog Timer Block Diagram

# 1.2 WDT\_A Operation

The watchdog timer module can be configured as either a watchdog or interval timer with the WDTCTL register. WDTCTL is a 16-bit password-protected read/write register. Any read or write access must use word instructions and write accesses must include the write password 05Ah in the upper byte. Any write to WDTCTL with any value other than 05Ah in the upper byte is a password violation and triggers a PUC system reset, regardless of timer mode. Any read of WDTCTL reads 069h in the upper byte. Byte reads on WDTCTL high or low part result in the value of the low byte. Writing byte wide to upper or lower parts of WDTCTL results in a PUC.

# 1.2.1 Watchdog Timer Counter (WDTCNT)

The WDTCNT is a 32-bit up counter that is not directly accessible by software. The WDTCNT is controlled and its time intervals are selected through the Watchdog Timer Control (WDTCTL) register. The WDTCNT can be sourced from SMCLK, ACLK, VLOCLK, and X\_CLK on some devices. The clock source is selected with the WDTSSEL bits. The timer interval is selected with the WDTIS bits.

# 1.2.2 Watchdog Mode

After a PUC condition, the WDT module is configured in the watchdog mode with an initial ~32-ms reset interval using the SMCLK. The user must setup, halt, or clear the watchdog timer prior to the expiration of the initial reset interval or another PUC is generated. When the watchdog timer is configured to operate in watchdog mode, either writing to WDTCTL with an incorrect password, or expiration of the selected time interval triggers a PUC. A PUC resets the watchdog timer to its default condition.

# 1.2.3 Interval Timer Mode

Setting the WDTTMSEL bit to 1 selects the interval timer mode. This mode can be used to provide periodic interrupts. In interval timer mode, the WDTIFG flag is set at the expiration of the selected time interval. A PUC is not generated in interval timer mode at expiration of the selected timer interval, and the WDTIFG enable bit WDTIE remains unchanged

When the WDTIE bit and the GIE bit are set, the WDTIFG flag requests an interrupt. The WDTIFG interrupt flag is automatically reset when its interrupt request is serviced, or may be reset by software. The interrupt vector address in interval timer mode is different from that in watchdog mode.

## NOTE: Modifying the watchdog timer

The watchdog timer interval should be changed together with WDTCNTCL = 1 in a single instruction to avoid an unexpected immediate PUC or interrupt. The watchdog timer should be halted before changing the clock source to avoid a possible incorrect interval.

# 1.2.4 Watchdog Timer Interrupts

The watchdog timer uses two bits in the SFRs for interrupt control:

- WDT interrupt flag, WDTIFG, located in SFRIFG1.0
- WDT interrupt enable, WDTIE, located in SFRIE1.0

When using the watchdog timer in the watchdog mode, the WDTIFG flag sources a reset vector interrupt. The WDTIFG can be used by the reset interrupt service routine to determine if the watchdog caused the device to reset. If the flag is set, the watchdog timer initiated the reset condition, either by timing out or by a password violation. If WDTIFG is cleared, the reset was caused by a different source.

When using the watchdog timer in interval timer mode, the WDTIFG flag is set after the selected time interval and requests a watchdog timer interval timer interrupt if the WDTIE and the GIE bits are set. The interval timer interrupt vector is different from the reset vector used in watchdog mode. In interval timer mode, the WDTIFG flag is reset automatically when the interrupt is serviced, or can be reset with software.



#### www.ti.com

# 1.2.5 Clock Fail-Safe Feature

The WDT\_A provides a fail-safe clocking feature, ensuring the clock to the WDT\_A cannot be disabled while in watchdog mode. This means the low-power modes may be affected by the choice for the WDT\_A clock.

If SMCLK or ACLK fails as the WDT\_A clock source, VLOCLK is automatically selected as the WDT\_A clock source.

When the WDT\_A module is used in interval timer mode, there is no fail-safe feature within WDT\_A for the clock source.

# 1.2.6 Operation in Low-Power Modes

The devices have several low-power modes. Different clock signals are available in different low-power modes. The requirements of the application and the type of clocking that is used determine how the WDT\_A should be configured. For example, the WDT\_A should not be configured in watchdog mode with a clock source that is originally sourced from DCO, XT1 in high-frequency mode, or XT2 via SMCLK or ACLK if the user wants to use low-power mode 3. In this case, SMCLK or ACLK would remain enabled, increasing the current consumption of LPM3. When the watchdog timer is not required, the WDTHOLD bit can be used to hold the WDTCNT, reducing power consumption.

# 1.2.7 Software Examples

Any write operation to WDTCTL must be a word operation with 05Ah (WDTPW) in the upper byte:

```
; Periodically clear an active watchdog
MOV #WDTPW+WDTIS2+WDTIS1+WDTCNTCL,&WDTCTL
;
; Change watchdog timer interval
MOV #WDTPW+WDTCNTCL+SSEL,&WDTCTL
;
; Stop the watchdog
MOV #WDTPW+WDTHOLD,&WDTCTL
;
; Change WDT to interval timer mode, clock/8192 interval
MOV #WDTPW+WDTCNTCL+WDTTMSEL+WDTIS2+WDTIS0,&WDTCTL
```

www.ti.com

# 1.3 WDT\_A Registers

The watchdog timer module registers are listed in Table 1-1. The base register or the watchdog timer module registers and special function registers (SFRs) can be found in device-specific data sheets. The address offset is given in Table 1-1.

# **NOTE:** All registers have word or byte register access. For a generic register *ANYREG*, the suffix "\_L" (*ANYREG\_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "\_H" (*ANYREG\_H*) refers to the upper byte of the register (bits 8 through 15).

| Register               | Short Form | Register Type | Register<br>Access | Address Offset | Initial State |
|------------------------|------------|---------------|--------------------|----------------|---------------|
| Watchdog Timer Control | WDTCTL     | Read/write    | Word               | 0Ch            | 6904h         |
|                        | WDTCTL_L   | Read/write    | Byte               | 0Ch            | 04h           |
|                        | WDTCTL_H   | Read/write    | Byte               | 0Dh            | 69h           |

### Table 1-1. Watchdog Timer Registers

# Watchdog Timer Control Register (WDTCTL)

| 15   | 14   | 13                                    | 12  | 11                  | 10                | 9                   | 8                |
|--|--|---------------------------------------|---|---------------------|-------------------|---------------------|------------------|
| 7  | 6  | 5                                     | 4   | 3                   | 2                 | 1                   | 0                |
| Read as 069h<br>WDTPW, must be written as 05Ah   |  |                                       |   |                     |                   |                     |                  |
| _  |  |                                       |   |                     |                   |                     |                  |
| 7  | 6  | 5                                     | 4   | 3                   | 2                 | 1                   | 0                |
| WDTHOLD  |  | WDTSSEL                               | WDTTMSEL  | WDTCNTCL            | WDTIS             |                     |                  |
| rw-0   | rw-0   | rw-0                                  | rw-0  | r0(w)               | rw-1              | rw-0                | rw-0             |
| WDTPW  | Bits 15-8  | Watchdog timer pa                     | ssword. Always rea  | d as 069h. Must b   | e written as 05Ah | n, or a PUC is gene | erated.          |
| WDTHOLD  | Bit 7  | Watchdog timer ho<br>conserves power. | Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in conserves power. |                     |                   |                     | DT is not in use |
|  |  | 0 Watchdog                            | timer is not stopped  | J.                  |                   |                     |                  |
|  |  | 1 Watchdog                            | timer is stopped.   |                     |                   |                     |                  |
| WDTSSEL  | Bits 6-5   | Watchdog timer clo                    | ck source select  |                     |                   |                     |                  |
|  |  | 00 SMCLK                              |   |                     |                   |                     |                  |
|  |  | 01 ACLK                               |   |                     |                   |                     |                  |
|  |  | 10 VLOCLK                             |   |                     |                   |                     |                  |
|  |  | 11 X_CLK; V                           | OCLK in devices the   | nat do not support  | X_CLK             |                     |                  |
| WDTTMSEL   | Bit 4  | Watchdog timer me                     | ode select  |                     |                   |                     |                  |
|  |  | 0 Watchdog mode                       |   |                     |                   |                     |                  |
|  |  | 1 Interval tin                        | ner mode  |                     |                   |                     |                  |
| WDTCNTCL Bit 3 Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count v<br>automatically reset. |  |                                       | clears the count v  | alue to 0000h. WD   | TCNTCL is         |                     |                  |
|  |  | 0 No action                           |   |                     |                   |                     |                  |
|  |  | 1 WDTCNT                              | = 0000h   |                     |                   |                     |                  |
| WDTIS  | <b>DTIS</b> Bits 2-0 Watchdog timer interval select. These bits select the watchdog timer interval to set the WDTIFG flag and/or generate a PUC. |                                       |   |                     |                   | IFG flag and/or     |                  |
|  |  | 000 Watchdog                          | clock source /2G (1   | 8:12:16 at 32 kHz   | z)                |                     |                  |
|  |  | 001 Watchdog                          | clock source /128M  | l (01:08:16 at 32 k | κHz               |                     |                  |
|  |  | 010 Watchdog                          | clock source /8192  | k (00:04:16 at 32   | kHz)              |                     |                  |
|  |  | 011 Watchdog                          | clock source /512k  | (00:00:16 at 32 kl  | Hz)               |                     |                  |
|  |  | 100 Watchdog                          | clock source /32k (   | 1 s at 32 kHz)      |                   |                     |                  |
|  |  | 101 Watchdog                          | clock source /8192  | (250 ms at 32 kH    | z)                |                     |                  |
|  | 110 Watchdog clock source /512 (15,6 ms at 32 kHz)   |                                       |   |                     |                   |                     |                  |
| 111 Watchdog clock source /64 (1.95 ms at 32 kHz)  |  |                                       |   |                     |                   |                     |                  |

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products                    |                        | Applications                     |                                   |
|-----------------------------|------------------------|----------------------------------|-----------------------------------|
| Audio                       | www.ti.com/audio       | Communications and Telecom       | www.ti.com/communications         |
| Amplifiers                  | amplifier.ti.com       | Computers and Peripherals        | www.ti.com/computers              |
| Data Converters             | dataconverter.ti.com   | Consumer Electronics             | www.ti.com/consumer-apps          |
| DLP® Products               | www.dlp.com            | Energy and Lighting              | www.ti.com/energy                 |
| DSP                         | dsp.ti.com             | Industrial                       | www.ti.com/industrial             |
| Clocks and Timers           | www.ti.com/clocks      | Medical                          | www.ti.com/medical                |
| Interface                   | interface.ti.com       | Security                         | www.ti.com/security               |
| Logic                       | logic.ti.com           | Space, Avionics and Defense      | www.ti.com/space-avionics-defense |
| Power Mgmt                  | power.ti.com           | Transportation and<br>Automotive | www.ti.com/automotive             |
| Microcontrollers            | microcontroller.ti.com | Video and Imaging                | www.ti.com/video                  |
| RFID                        | www.ti-rfid.com        | Wireless                         | www.ti.com/wireless-apps          |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf        |                                  |                                   |

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated