

bq34z950 + bq29330

Technical Reference Manual



Literature Number: SLUUA93B
May 2013–Revised December 2014

| | | |
|----------|--|----------|
| 1 | Preface | 6 |
| 1.1 | Read this First | 6 |
| 1.2 | Notational Conventions | 6 |
| 2 | Detailed Description | 7 |
| 2.1 | 1st Level Protection Features | 7 |
| 2.1.1 | Cell Overvoltage and Cell Undervoltage | 7 |
| 2.1.2 | Charge and Discharge Overcurrent | 9 |
| 2.1.3 | Short-Circuit Protection | 12 |
| 2.1.4 | Overtemperature Protection | 13 |
| 2.1.5 | AFE Watchdog | 14 |
| 2.2 | 2nd Level Protection Features | 14 |
| 2.2.1 | 2nd Level (Permanent) Failure Actions | 15 |
| 2.2.2 | Time Limit Based Protection | 15 |
| 2.2.3 | Limit-Based Protection | 16 |
| 2.2.4 | Clearing Permanent Failure | 16 |
| 2.3 | Gas Gauging | 16 |
| 2.3.1 | Impedance Track Configuration | 17 |
| 2.3.2 | Gas Gauge Modes | 17 |
| 2.3.3 | Qmax | 20 |
| 2.4 | Charge Control | 20 |
| 2.4.1 | Charge Control SMBus Broadcasts | 22 |
| 2.4.2 | Cell Balancing | 22 |
| 2.4.3 | CHARGE INHIBIT Mode | 23 |
| 2.4.4 | CHARGE SUSPEND Mode | 25 |
| 2.4.5 | PRECHARGE Mode | 27 |
| 2.4.6 | Fast Charge | 27 |
| 2.4.7 | Primary Charge Termination | 27 |
| 2.4.8 | Charging Faults | 28 |
| 2.4.9 | Discharge and Charge Alarms | 28 |
| 2.5 | Device Operating Mode | 29 |
| 2.5.1 | NORMAL Mode | 29 |
| 2.5.2 | SLEEP Mode | 29 |
| 2.5.3 | Wake Function | 29 |
| 2.5.4 | SHUTDOWN Mode | 30 |
| 2.6 | Security (Enables and Disables Features) | 30 |
| 2.7 | LED Display | 32 |
| 2.7.1 | Display Activation | 32 |
| 2.7.2 | Display Configuration | 33 |
| 2.7.3 | Display Format | 33 |
| 2.7.4 | LED Current Configuration | 34 |
| 2.8 | Calibration | 34 |
| 2.8.1 | Coulomb Counter Deadband | 34 |
| 2.8.2 | Auto Calibration | 34 |
| 2.9 | Communications | 34 |
| 2.9.1 | SMBus On and Off State | 34 |

| | | |
|----------|--|-----------|
| 2.9.2 | Packet Error Checking | 34 |
| 2.9.3 | bq34z950 Slave Address | 35 |
| 2.9.4 | Broadcasts to Smart Charger and Smart Battery Host | 35 |
| A | Standard SBS Commands | 36 |
| A.1 | ManufacturerAccess (0x00) | 36 |
| A.1.1 | System Data | 36 |
| A.1.2 | System Control | 38 |
| A.1.3 | Extended SBS Commands | 40 |
| A.2 | RemainingCapacityAlarm (0x01) | 40 |
| A.3 | RemainingTimeAlarm (0x02) | 40 |
| A.4 | BatteryMode (0x03) | 41 |
| A.5 | AtRate (0x04) | 42 |
| A.6 | AtRateTimeToFull (0x05) | 42 |
| A.7 | AtRateTimeToEmpty (0x06) | 43 |
| A.8 | AtRateOK (0x07) | 43 |
| A.9 | Temperature (0x08) | 43 |
| A.10 | Voltage (0x09) | 44 |
| A.11 | Current (0x0A) | 44 |
| A.12 | AverageCurrent (0x0B) | 44 |
| A.13 | MaxError (0x0C) | 44 |
| A.14 | RelativeStateOfCharge (0x0D) | 45 |
| A.15 | AbsoluteStateOfCharge (0x0E) | 45 |
| A.16 | RemainingCapacity (0x0F) | 45 |
| A.17 | FullChargeCapacity (0x10) | 46 |
| A.18 | RunTimeToEmpty (0x11) | 46 |
| A.19 | AverageTimeToEmpty (0x12) | 46 |
| A.20 | AverageTimeToFull (0x13) | 46 |
| A.21 | ChargingCurrent (0x14) | 47 |
| A.22 | ChargingVoltage (0x15) | 47 |
| A.23 | BatteryStatus (0x16) | 47 |
| A.24 | CycleCount (0x17) | 48 |
| A.25 | DesignCapacity (0x18) | 49 |
| A.26 | DesignVoltage (0x19) | 49 |
| A.27 | SpecificationInfo (0x1A) | 49 |
| A.28 | ManufactureDate (0x1B) | 50 |
| A.29 | SerialNumber (0x1C) | 50 |
| A.30 | ManufacturerName (0x20) | 50 |
| A.31 | DeviceName (0x21) | 51 |
| A.32 | DeviceChemistry (0x22) | 51 |
| A.33 | ManufacturerData (0x23) | 51 |
| A.34 | Authenticate (0x2F) | 51 |
| A.35 | CellVoltage4..1 (0x3C..0x3F) | 52 |
| A.36 | SBS Command Values | 52 |
| B | Extended SBS Commands | 55 |
| B.1 | AFEData (0x45) | 55 |
| B.2 | FETControl (0x46) | 55 |
| B.3 | StateOfHealth (0x4F) | 56 |
| B.4 | SafetyStatus (0x51) | 56 |
| B.5 | PFStatus (0x53) | 57 |
| B.6 | OperationStatus (0x54) | 57 |
| B.7 | ChargingStatus (0x55) | 58 |
| B.8 | ResetData (0x57) | 58 |
| B.9 | WDRResetData (0x58) | 58 |

| | | |
|----------|---|-----------|
| B.10 | PackVoltage (0x5A) | 58 |
| B.11 | AverageVoltage (0x5D)..... | 59 |
| B.12 | UnSealKey (0x60) | 59 |
| B.13 | FullAccessKey (0x61)..... | 59 |
| B.14 | PfKey (0x62) | 59 |
| B.15 | AuthenKey3 (0x63)..... | 60 |
| B.16 | AuthenKey2 (0x64)..... | 60 |
| B.17 | AuthenKey1 (0x65)..... | 60 |
| B.18 | AuthenKey0 (0x66)..... | 60 |
| B.19 | ManufacturerInfo (0x70) | 60 |
| B.20 | SenseResistor (0x71)..... | 61 |
| B.21 | DataflashSubClassID (0x77)..... | 61 |
| B.22 | DataflashSubClassPage1..8 (0x78..0x7F) | 61 |
| B.23 | Extended SBS Command Values | 62 |
| C | DQ Command Set | 64 |
| C.1 | DQ Command Set Summary | 64 |
| C.1.1 | Primary Status Register FLAGS1 | 65 |
| C.1.2 | Temperature and Gas Gauge Register TMPGG | 65 |
| C.1.3 | Nominal Available Charge Registers (NACH and NACL)..... | 66 |
| C.1.4 | Battery Identification Register (BATID) | 66 |
| C.1.5 | Last Measured Discharge Register (LMD)..... | 66 |
| C.1.6 | Secondary Status Register (FLGS2) | 67 |
| C.1.7 | Program Pin Pull-Down and Pull-Up Registers (PPD and PPU)..... | 67 |
| C.1.8 | Programmed Full Count (PFC) or Initial Battery Capacity (PPx1–PPx4) | 68 |
| C.1.9 | Capacity Inaccurate Count Register (CPI) | 69 |
| C.1.10 | Battery Voltage Register (VSB) | 69 |
| C.1.11 | VTS/ID (ID) | 70 |
| C.1.12 | Compensated Available Capacity Registers (CACH/CACL) | 70 |
| C.1.13 | Scaled Available Energy Registers (SAEH/SAEL) | 70 |
| C.1.14 | Reset Register (RST) | 70 |
| D | Data Flash | 73 |
| D.1 | Accessing Data Flash..... | 73 |
| D.1.1 | Data Flash Interface | 73 |
| D.1.2 | Reading a SubClass | 74 |
| D.1.3 | Writing a SubClass..... | 74 |
| D.1.4 | Example | 74 |
| D.2 | 1st Level Safety Class | 75 |
| D.2.1 | Voltage (Subclass 0)..... | 75 |
| D.2.2 | Current (Subclass 1) | 76 |
| D.2.3 | Temperature (Subclass 2) | 79 |
| D.3 | 2nd Level Safety..... | 80 |
| D.3.1 | Voltage (Subclass 16) | 80 |
| D.3.2 | Current (Subclass 17) | 82 |
| D.3.3 | Temperature (Subclass 18) | 82 |
| D.3.4 | FET Verification (Subclass 19) | 83 |
| D.3.5 | AFE Verification (Subclass 20) | 84 |
| D.4 | Charge Control | 84 |
| D.4.1 | Charge Inhibit Cfg (Subclass 32)..... | 84 |
| D.4.2 | Precharge Cfg (Subclass 33) | 84 |
| D.4.3 | Fast Charge Cfg (Subclass 34) | 85 |
| D.4.4 | Termination Cfg (Subclass 36) | 86 |
| D.4.5 | Cell Balancing Cfg (Subclass 37) | 87 |
| D.4.6 | Charging Faults (Subclass 38) | 87 |

| | | |
|----------|--|------------|
| D.5 | SBS Configuration..... | 88 |
| D.5.1 | Data (Subclass 48)..... | 88 |
| D.5.2 | Configuration(Subclass 49) | 91 |
| D.6 | System Data | 92 |
| D.6.1 | Manufacturer Info (Subclass 58) | 92 |
| D.7 | Configuration..... | 93 |
| D.7.1 | Registers (Subclass 64) | 93 |
| D.8 | Power | 96 |
| D.8.1 | Power (Subclass 68)..... | 96 |
| D.9 | Gas Gauging..... | 97 |
| D.9.1 | IT Cfg (Offset 80)..... | 97 |
| D.9.2 | Current Thresholds (Offset 81) | 99 |
| D.9.3 | State (Offset 82) | 100 |
| D.10 | Ra Table | 101 |
| D.10.1 | R_a0 (Subclass 88) | 101 |
| D.10.2 | R_a1 (Subclass 89) | 101 |
| D.10.3 | R_a2 (Subclass 90) | 102 |
| D.10.4 | R_a3 (Subclass 91) | 103 |
| D.10.5 | R_a0x (Subclass 92)..... | 104 |
| D.10.6 | R_a1x (Subclass 93)..... | 105 |
| D.10.7 | R_a2x (Subclass 94)..... | 106 |
| D.10.8 | R_a3x (Subclass 95)..... | 107 |
| D.11 | PF Status | 108 |
| D.11.1 | Device Status Data (Subclass 96) | 108 |
| D.12 | Calibration | 109 |
| D.12.1 | Data (Subclass 104) | 109 |
| D.12.2 | Config (Subclass 105) | 110 |
| D.12.3 | Temp Model (Subclass 106)..... | 112 |
| D.12.4 | Current (Subclass 107) | 113 |
| D.13 | Data Flash Values | 113 |
| E | Glossary | 120 |
| | Revision History | 121 |

1.1 Read this First

This manual discusses modules and peripherals of the bq34z950 device, and how it is used with the bq29330 device to build a complete battery pack gas gauge and protection solution.

1.2 Notational Conventions

The following notation is used if SBS commands and data flash values are mentioned within a text block:

- SBS commands are set in italics, for example: *Voltage*
- SBS bits and flags are capitalized, set in italics, and enclosed with square brackets, for example: *[PRES]*
- Data flash values are set in bold italics for example: ***COV Threshold***
- All data flash bits and flags are capitalized, set in bold italics, and enclosed with square brackets, for example: ***[CUV]***

All SBS commands, data flash values, and flags mentioned in a chapter are listed at the end of each chapter for reference.

The reference format for SBS commands is: SBS:Command Name(Command No.):Manufacturer Access(MA No.)[Flag], for example:

SBS:Voltage(0x09), or SBS:ManufacturerAccess(0x00):Seal Device(0x0020)

The reference format for data flash values is: DF:Class Name:Subclass Name(Subclass ID):Value Name(Offset)[Flag], for example:

DF:1st Level Safety:Voltage(0):COV Threshold(0), or

DF:Configuration:Registers(64):Operation A Cfg(0)[SLEEP].

Detailed Description

2.1 1st Level Protection Features

The bq34z950 supports a wide range of battery and system protection features that are easily configured via the integrated data flash.

2.1.1 Cell Overvoltage and Cell Undervoltage

The bq34z950 can detect cell overvoltage/undervoltage and protect battery cells from damage from battery cell overvoltage/undervoltage. If *Voltage* remains over/under the corresponding thresholds for a period of 2 s, the bq34z950 goes into pack overvoltage/undervoltage condition and switches off the CHG/DSG FET. The bq34z950 recovers from a cell overvoltage condition if all the cell voltages drop below the cell overvoltage recovery threshold. The bq34z950 recovers from cell undervoltage condition if all the cell voltages rise above the cell undervoltage recovery threshold.




Figure 2-1. COV and CUV

Table 2-1. COV and CUV

| CONDITION | | COV CONDITION | NORMAL | CUV CONDITION |
|-------------|-----------------|--|--------------------|---|
| Flags | BatteryStatus | [TCA] | | [TDA], [FD] |
| | SafetyStatus | [COV] | | [CUV] |
| | OperationStatus | | | [XDSG] |
| FET | | CHG FET disabled, enabled during discharge | normal | DSG FET disabled, enabled during charge |
| SBS Command | ChargingCurrent | 0 | charging algorithm | Pre-chg Current |
| | ChargingVoltage | 0 | charging algorithm | charging algorithm |

The bq34z950 indicates a cell overvoltage condition by setting the [COV] flag in *SafetyStatus* if any *CellVoltage4..1* reaches or surpasses the **COV Threshold** limit during charging and stays above **COV Threshold** limit for 2 s.

In a cell overvoltage condition, charging is disabled, CHG FET and ZVCHG FET (if used) are turned off, *ChargingCurrent* and *ChargingVoltage* are set to zero, and the [TCA] flag in *BatteryStatus* and [COV] flag in *SafetyStatus* are set.

The bq34z950 recovers from a cell overvoltage condition if all *CellVoltages4..1* are equal to or lower than **COV Recovery** limit. On recovery, the [COV] flag in *SafetyStatus* is reset, [TCA] flag is reset, and *ChargingCurrent* and *ChargingVoltage* are set back to appropriate value per the charging algorithm.

In a cell overvoltage condition, the CHG FET is turned on during discharging to prevent overheating of the CHG FET body diode.

The bq34z950 indicates cell undervoltage by setting the [CUV] flag in *SafetyStatus* if any *CellVoltage4..1* reaches or drops below the **CUV Threshold** limit during discharging and stays below **CUV Threshold** limit for 2 s.

In a cell undervoltage condition, discharging is disabled and DSG FET is turned off and ZVCHG FET (if used) is turned on, *ChargingCurrent* is set to **Pre-chg Current**, [TDA] and [FD] flags in *BatteryStatus*, and the [CUV] flag in *SafetyStatus* are set.

The bq34z950 recovers from a cell undervoltage condition if all *CellVoltages4..1* are equal to or higher than **CUV Recovery** limit. On recovery, the [CUV] flag in *SafetyStatus* is reset, [XDSG] flag is reset, the [TDA] and [FD] flags are reset, and *ChargingCurrent* and *ChargingVoltage* are set back to an appropriate value per the charging algorithm.

In a cell undervoltage condition, the DSG FET is turned on during charging to prevent overheating of the DSG FET body diode.

2.1.2 Charge and Discharge Overcurrent

The bq34z950 has overcurrent protection for charge and discharge. This requires that the *Current* value is greater than or equal to a programmed OC Threshold in either charge or discharge current for a period greater than 2 s.

Table 2-2. Charge and Discharge Overcurrent

| PROTECTION | OC THRESHOLD | OC TIME LIMIT | OC RECOVERY THRESHOLD | SafetyStatus FLAG |
|------------------|--------------------------|------------------------|--|-------------------|
| Tier-1 Charge | OC (1st Tier)Chg | 2 s | 100 mA | [OCC] |
| Tier-1 Discharge | OC (1st Tier) Dsg | 2 s | -100 mA | [OCD] |
| Tier-3 Discharge | AFE OC Dsg | AFE OC Dsg Time | -100 mA for Current Recovery Time | [AOCD] |




Figure 2-2. OC Protection

For overcurrent protection, the specific flag in *SafetyStatus* is set if the *Current* stays above the OC Threshold limit for at least 2 s.

After 2 s of excessive current detection during charging, the CHG FET is turned off and ZVCHG FET (if used) is turned off. When this occurs, the internal *AFE_Current_Fault* timer is started from 0, *ChargingCurrent* and *ChargingVoltage* are set to 0, and the *[TCA]* flag and *[OCC]* flag are set.

However, when the bq34z950 has *[OCC]* flag in *SafetyStatus* set, the CHG FET is turned on again during discharge (*Current* ≤ (–) **Dsg Current Threshold**). This prevents overheating of the CHG FET body diode during discharge. No other flags change state until full recovery is reached.

After 2 s of excessive current detection during discharging, the DSG FET is turned off and the ZVCHG FET (if used) is turned on. When this occurs the *AFE_Current_Fault* timer is started from 0, *ChargingCurrent* is set to **Pre-chg Current**, *[XDSG]* flag is set, *[TDA]* flag is set, and *[OCD]* flag is set.

When the bq29330 detects a discharge overcurrent fault, the charge and discharge FETs are turned off, the XALERT pin of the bq34z950 is driven low by the XALERT pin of the bq29330, and the bq29330 is interrogated. When the bq34z950 identifies the overcurrent condition, the *AFE_Current_Fault* timer is started from 0, *[TDA]* flag is set, *ChargingCurrent* is set to 0, and *[AOCD]* is set.

However, when the bq34z950 has either *[OCD]*, *[AOCD]* set, the DSG FET is turned on again during charging (*Current* ≥ **Chg Current Threshold**). This prevents overheating of the discharge FET body diode during charge. No other flags change state until full recovery is reached.

Table 2-3. Overcurrent Conditions

| PROTECTION | CONDITION | FLAGS | | | FET | CHARGING CURRENT | CHARGING VOLTAGE |
|------------------|--------------|---------------------|----------------------|------------------------|--|------------------------|--------------------|
| | | <i>SafetyStatus</i> | <i>BatteryStatus</i> | <i>OperationStatus</i> | | | |
| Tier-1 Charge | OC Condition | <i>[OCC]</i> | <i>[TCA]</i> | | CHG FET disabled, enabled during discharge | 0 | 0 |
| Tier-1 Discharge | OC Condition | <i>[OCD]</i> | <i>[TDA]</i> | <i>[XDSG]</i> | DSG FET disabled, enabled during charge | Pre-chg Current | charging algorithm |
| Tier-3 Discharge | OC Condition | <i>[AOCD]</i> | <i>[TDA]</i> | <i>[XDSG]</i> | CHG FET and DSG FET disabled | 0 | charging algorithm |

The bq34z950 can configure each overcurrent protection feature individually to recover.

Recovery requires *AverageCurrent* to be ≤ 100 mA during charging and *AverageCurrent* to be $\geq (-) 100$ mA during discharging, and for the *AFE_Current_Fault* timer \geq **Current Recovery Time**.

When a charging fault recovery condition is detected, then the CHG FET is allowed to be turned on if other safety and configuration states permit, *[TCA]* is reset, *ChargingCurrent* and *ChargingVoltage* are set to the appropriate value per the charging algorithm, and the appropriate *SafetyStatus* flag is reset.

When a discharging fault recovery condition is detected, then the DSG FET is allowed to be turned on if other safety and configuration states permit, *[TDA]* flag is reset, *ChargingCurrent* and *ChargingVoltage* are set to the appropriate value per the charging algorithm, and the *[XDSG]* and the appropriate *SafetyStatus* flag is reset.





Figure 2-3. Overcurrent Protection Levels


Figure 2-4. AFE Discharge Overcurrent Protection

2.1.3 Short-Circuit Protection

The bq34z950 short-circuit protection is controlled by the bq29330, but is recovered by the bq34z950. This allows different recovery methods to accommodate various applications.

The bq29330 charge short-circuit and discharge short-circuit protection are configured by the bq34z950 data flash **AFE SC Chg Cfg** and **AFE SC Dsg Cfg** registers, respectively.

When the bq29330 detects a short circuit in charge or short circuit in discharge fault, the charge and discharge FETs are turned off, the XALERT pin of the bq34z950 is driven low by the XALERT pin of the bq29330, and the bq29330 is interrogated. When the bq34z950 identifies the short-circuit condition (charge or discharge current direction), the internal *AFE_Current_Fault* timer is started from 0, either *[TCA]* or *[TDA]* battery status is set, *ChargingCurrent* and *ChargingVoltage* is set to 0, and either *[SCC]* or *[SCD]* is set. If the short-circuit condition is in discharge, then *[XDSG]* flag is also set.

However, when the bq34z950 has *[SCC]* flag in *SafetyStatus* set, the CHG FET is turned on again during discharge ($Current \leq (-) \text{Dsg Current Threshold}$). This prevents overheating of the CHG FET body diode during discharge. Also, when the bq34z950 has *[SOD]* set, the DSG FET is turned on again during charging ($Current \geq \text{Chg Current Threshold}$). This prevents overheating of the discharge-FET body diode during charge. No other flags change state until full recovery is reached.

Short-Circuit Recovery — Recovery requires that during charging *AverageCurrent* is ≤ 5 mA, during discharging *AverageCurrent* is $\geq (-) 5$ mA, and for the internal *AFE_Current_Fault* timer to be $\geq \text{Current Recovery Time}$.

When the recovery condition for a charging fault is detected, the CHG FET is allowed to be turned on if other safety and configuration states permit. The ZVCHG FET also returns to the previous state. When this occurs, *[TCA]* is reset, *ChargingCurrent* and *ChargingVoltage* are set to the appropriate values per the charging algorithm, and the appropriate *SafetyStatus* flag is reset.

When the recovery condition for a discharging fault is detected, the DSG FET is allowed to be turned on if other safety and configuration states permit. The ZVCHG FET also returns to previous state. When this occurs, *[TDA]* is reset, *ChargingCurrent* and *ChargingVoltage* are set to the appropriate value per the charging algorithm, and *[XDSG]* and the appropriate *SafetyStatus* flags are reset.

Table 2-4. Short Circuit Protection

| SHORT CIRCUIT | CONDITION | FLAGS SET | FET | CHARGING CURRENT | CHARGING VOLTAGE | CLEAR THRESHOLD |
|---------------|-----------------------|---|--|------------------|------------------|-----------------|
| Charge | <i>AFE SC Chg Cfg</i> | <i>[SCC]</i> <i>SafetyStatus</i> , <i>[TCA]</i> | CHG FET disabled, enabled during discharge | 0 | 0 | 5 mA |
| Discharge | <i>AFE SC Dsg Cfg</i> | <i>[SCD]</i> <i>SafetyStatus</i> , <i>[TDA]</i> , <i>[XDSG]</i> | DSG FET disabled, enabled during charge | 0 | 0 | -5 mA |

2.1.4 Overtemperature Protection

The bq34z950 has overtemperature protection for both charge and discharge conditions.

The bq34z950 sets the overtemperature charging *[OTC]* *SafetyStatus* flag, if pack temperature reaches or surpasses **Over Temp Chg** limit during charging for a 2-s time period.

If *[OTFET]* is set and the bq34z950 device is in *[OTC]* condition, charging is disabled and CHG FET is turned off, ZVCHG FET (if used) is turned off, *ChargingCurrent* and *ChargingVoltage* is set to zero, the *[TCA]* flag and *[OTC]* *SafetyStatus* are set.

In an *[OTC]* condition, the CHG FET is turned on again during discharge ($Current \leq (-) \text{Dsg Current Threshold}$) to prevent overheating of the CHG FET body diode.

The bq34z950 recovers from an *[OTC]* condition if *Temperature* is $\leq \text{OTC Chg Recovery}$ limit. On recovery *[OTC]* *SafetyStatus* is reset, *[TCA]* is reset, *ChargingCurrent* and *ChargingVoltage* are set back to their appropriate value per the charging algorithm, and CHG FET returns to previous state.

The bq34z950 sets the overtemperature discharging *[OTD]* *SafetyStatus* flag, if pack temperature reaches or surpasses **Over Temp Dsg** limit during discharging for a 2-s time period.

If *[OTFET]* is set and the bq34z950 device is in *[OTD]* condition, discharging is disabled and DSG FET is turned off, *ChargingCurrent* is set to zero, *[TDA]* flag is set, *[XDSG]* flag is set and *[OTD]* flag in *SafetyStatus* is set.

In an *[OTD]* condition, the DSG FET is turned on during charging ($Current \geq \text{Chg Current Threshold}$) to prevent overheating of the DSG FET body diode.

The bq34z950 recovers from an *[OTD]* condition, if pack temperature is $\leq \text{OTD Chg Recovery}$ limit. On recovery *[OTD]* *SafetyStatus* is reset, *[TDA]* is reset, *ChargingCurrent* is set back to their appropriate value per charging algorithm, and DSG FET is allowed to switch on again.

Table 2-5. Overtemperature Protection

| | OVERTEMP THRESHOLD | TIME LIMIT | OVERTEMP CONDITION | RECOVERY THRESHOLD |
|-----------|----------------------|------------|--|------------------------|
| Charge | Over Temp Chg | 2 s | [OTC] SafetyStatus Flag, [TCA] set, ChargingCurrent = 0, ChargingVoltage = 0, (CHG FET off if [OTFET] set) | OT Chg Recovery |
| Discharge | Over Temp Dsg | 2 s | [OTD] SafetyStatus Flag, [TDA] Set, ChargingCurrent = 0, ([XDSG] set and DSG FET off if [OTFET] flag set) | OT Dsg Recovery |

2.1.5 AFE Watchdog

The bq29330 automatically turns off the CHG FET, DSG FET, and ZVCHG FET (if used), if the bq29330 does not receive the appropriate frequency on the WDI pin from the bq34z950 device. The bq34z950 has no warning that this is about to happen, but it can report the occurrence once the bq34z950 is able to interrogate the bq29330.

When the XALERT input of the bq34z950 is triggered by the XALERT pin of the bq29330, the bq34z950 reads the STATUS register of the bq29330. If [WDF] is set, the bq34z950 also sets [WDF] in SafetyStatus and periodic verification of the bq29330 RAM is undertaken. If verification of the bq29330 RAM fails, then the FETs will turn off. Verification of the bq29330 RAM will continue once every second. If the periodic verification passes, then [WDF] in SafetyStatus is cleared and the FETs return to normal operation.

2.2 2nd Level Protection Features

If any PF Threshold condition is met, then the bq34z950 device goes into permanent failure condition and the appropriate flag is set in PFStatus.

When any NEW cause of a permanent failure is set in PFStatus function, the NEW cause is added to **the PF Flags 1** register. This allows **PF Flags 1** register to show ALL permanent failure conditions that have occurred.

On the first occasion of a permanent failure indicated by PFStatus change from 0x00, the PFStatus value is stored in **PF Flags 2**.




Figure 2-5. 2nd Level Protection

2.2.1 2nd Level (Permanent) Failure Actions

When the *PFStatus* register changes from 0x00 to indicate a permanent failure then the following actions are taken in sequence.

- CHG, DSG, and ZVCHG FETs are turned OFF.
- [TCA], [TDA] flags in *BatteryStatus* are set.
- Data flash write access is then disabled, but the data flash can be read.
- *ChargingCurrent* and *ChargingVoltage* are set to 0.
- The appropriate bit in *PF Flags 1* is set.
- If the appropriate bit in **Permanent Fail Cfg** is set, the [PF] flag in *SafetyStatus* is set.

2.2.2 Time Limit Based Protection

The bq34z950 reports a 2nd level protection by setting the appropriate flag in the *PFStatus* function if the monitored value reaches or rises above the Protection Threshold for a period of Max Alert duration. See the table for all Protection Thresholds and Max Alert durations.

Safety Overvoltage Protection — The bq34z950 monitors the pack voltage for extreme values.

Cell Imbalance Fault — The bq34z950 starts cell imbalance fault detection when *Current* is less than or equal to **Cell Imbalance Current** for **Battery Rest Time** period AND All (*CellVoltage4..1*) > **Min CIM-check voltage**. The difference between highest cell voltage and lowest cell voltage is monitored. If **Battery Rest Time** is set to zero or **Cell Imbalance Time** is set to zero, this function is disabled.

Safety Overcurrent Protection — The bq34z950 monitors the current during charging and discharging. The overcurrent thresholds and time limits can be set independently for charging and discharging.

Safety Overtemperature Protection — The bq34z950 monitors the pack temperature during charging and discharging. The overtemperature thresholds and time limits can be set independently for charging and discharging.

Charge and Zero-Volt Charge FET Fault Protection — The bq34z950 monitors if there is, at any time, an attempt to turn off the CHG FET or ZVCHG FET or the bq29330 OUTPUT register CHG bit is set and current still continues to flow.

Discharge FET Fault Protection — The bq34z950 monitors if there is, at any time, an attempt to turn off the DSG FET or the bq29330 OUTPUT register DSG bit is set and the current still continues to flow.

Table 2-6. Time Limit Based 2nd Level Protection

| PROTECTION | MONITORED VALUE | REQUIREMENT | PF THRESHOLD | PF TIME LIMIT (SET to 0 to DISABLE PROTECTION) | PFStatus FLAG | Permanent Fail Cfg FLAG |
|---------------------------------------|--|---|------------------------------------|--|---------------|-------------------------|
| Safety Overvoltage | Voltage | — | SOV Threshold | SOV Time | [SOV] | [XSOV] |
| Cell Imbalance Fault | Difference of highest and lowest of <i>CellVoltage4..1</i> | $Current \leq$ Cell Imbalance Current for Battery Rest Time AND All (<i>CellVoltage4..1</i>) > Min CIM-check voltage | Cell Imbalance Fail Voltage | Cell Imbalance Time | [CIM] | [XCIM] |
| Safety Overcurrent Charge | Current | Current > 0 | SOC Chg | SOC Chg Time | [SOCC] | [XSOCC] |
| Safety Overcurrent Discharge | (-)Current | Current < 0 | SOC Dsg | SOC Dsg Time | [SOCD] | [XSOCD] |
| Safety Overtemperature Chg | Temperature | Current > 0 | SOT Chg | SOT Chg Time | [SOTC] | [XSOTC] |
| Safety Overtemperature Dsg | Temperature | Current < 0 | SOT Dsg | SOT Dsg Time | [SOTD] | [XSOTD] |
| Charge and Zero-Volt Charge FET Fault | Current | (CHG FET or ZVCHG FET turn off attempt or CHG Flag in bq29330 OUTPUT register set) and $Current > 0$ | 50 mA | FET Fail Time | [CFETF] | [XCFETF] |

Table 2-6. Time Limit Based 2nd Level Protection (continued)

| PROTECTION | MONITORED VALUE | REQUIREMENT | PF THRESHOLD | PF TIME LIMIT (SET to 0 to DISABLE PROTECTION) | PFStatus FLAG | Permanent Fail Cfg FLAG |
|---------------------|-----------------|---|--------------|--|---------------|-------------------------|
| Discharge FET Fault | (-)Current | (DSG FET turn off attempt or DSG Flag in bq29330 OUTPUT register set) and Current < 0 | (-)50 mA | FET Fail Time | [DFETF] | [XDFETF] |

2.2.3 Limit-Based Protection

The bq34z950 reports a 2nd level permanent failure and sets the appropriate *PFStatus* flag if the internal error counter reaches the max error limit. The internal error counter is incremented by one if the error happens and decremented by one each fail recovery period.

bq29330 AFE Communication Fault Protection — The bq34z950 periodically validates its read and write communications with the bq29330. If either a read or write verify fails, an internal *AFE_Fail_Counter* is incremented. If the *AFE_Fail_Counter* reaches **AFE Fail Limit**, the bq34z950 reports a [AFE_C] permanent failure. If the **AFE Fail Limit** is set to 0, this feature is disabled. An [AFE_C] fault can also be declared if, after a full reset, the initial gain and offset values read from the AFE cannot be verified. These values are A/D readings of the bq29330 VCELL output. The bq29330 offset values are verified by reading the values twice and confirming that the readings are within acceptable limits. The max difference between 2 readings is fixed at 20 . The maximum number of read retries, if offset and gain value verification fails and [AFE_C] fault is declared, is set in **AFE Fail Limit**.

Data Flash Failure — The bq34z950 can detect if the data flash is not operating correctly. A permanent failure is reported when either: (i) After a full reset the instruction flash checksum does not verify; (ii) if any data flash write does not verify; or (iii) if any data flash erase does not verify.

Table 2-7. Error-Based 2nd Level Protection

| PROTECTION | MONITORED VALUE | FAIL RECOVERY | MAX ERROR LIMIT (SET to 0 to DISABLE PROTECTION) | PFStatus FLAG | Permanent Fail Cfg FLAG |
|-------------------------|-------------------------------------|---|--|---------------|-------------------------|
| AFE Communication Fault | Periodic Communication with bq29330 | Decrement of <i>AFE_Fail_Counter</i> by one per 20s time period | AFE Fail Limit | [AFE_C] | [XAFE_C] |
| Data Flash Failure | Data flash | — | False flash checksum after reset, data flash write not verified, data flash erase not verified | [DFF] | [XDFF] |

2.2.4 Clearing Permanent Failure

The bq34z950 permanent failure can be cleared by sending two *ManufacturerAccess* commands in sequence: the first word of the *PFKey* followed by the second word of the *PFKey*. After sending these two commands in sequence, *PFStatus* flags are cleared. Refer to Permanent Fail Clear (*PFKey*) Manufacturer access for further details.

2.3 Gas Gauging

The bq34z950 measures individual cell voltages, pack voltage, temperature, and current using features of the bq29330 AFE device. The bq34z950 determines battery state of charge by analyzing individual cell voltages when a time exceeding 35 minutes has passed since the batteries last charge or discharge activity. The bq34z950 measures charge and discharge activity by monitoring the voltage across a small-value series sense resistor (10 mΩ typ.) between the cell stack negative terminal and the negative terminal of the battery pack. The battery state of charge is subsequently adjusted during load or charger application using the integrated charge passed through the battery.

2.3.1 Impedance Track Configuration

LOAD Mode — During normal operation, the battery-impedance profile compensation of the Impedance Track™ algorithm can provide more accurate full-charge and remaining state-of-charge information if the typical load type is known. The two selectable options are constant current (**LOAD mode** = 0) and constant power (**LOAD mode** = 1).

Load Select — In order to compensate for the I x R drop near the end of discharge, the bq34z950 needs to be configured for whatever current (or power) will flow in the future. While it cannot be known exactly, the bq34z950 can use load history such as the average current of the present discharge to make a sufficiently accurate prediction. The bq34z950 can be configured to use several methods of this prediction by setting the **Load Select** value. Because this estimate has only a second-order effect on remaining capacity accuracy, different measurement based methods (0x00 to 0x03) result in only minor differences in accuracy. However, methods 0x04–0x06, where an estimate is arbitrarily assigned by the user, can result in significant error if a fixed estimate is far from the actual load.

| Constant Current (LOAD Mode = 0) | Constant Power (LOAD Mode = 1) |
|--|--|
| 0 = Previous average discharge current from last run | Previous average discharge power from last run |
| 1 = Present average discharge current | Present average discharge power |
| 2 = <i>Current</i> | <i>Current x Voltage</i> |
| 3 = <i>AverageCurrent</i> (default) | <i>AverageCurrent x average Voltage</i> |
| 4 = Design Capacity / 5 | Design Energy / 5 |
| 5 = <i>AtRate</i> (mA) | <i>AtRate</i> (10 mW) |
| 6 = User Rate-mA | User Rate-mW |

Pulsed Load Compensation and Termination Voltage — In order to take into account pulsed loads, while calculating remaining capacity until **Term Voltage** threshold is reached, the bq34z950 monitors not only average load but also short load spikes. The maximum voltage deviation during a load spike is continuously updated during discharge and stored in **Delta Voltage**.

Reserve Battery Capacity — The bq34z950 allows an amount of capacity to be reserved in either mAh (**Reserve Cap-mAh**, **LOAD mode** = 0) or 10 mWh (**Reserve Cap-mWh**, **LOAD mode** = 1) units between the point where *RemainingCapacity* function reports zero capacity, and the absolute minimum pack voltage, **Term Voltage**. This enables a system to report zero energy, but still have enough reserve energy to perform a controlled shutdown, or to provide an extended sleep period for the host system.

Also, if **[RESCAP]** bit is set to 0, the reserve capacity is compensated at a no-load condition. However, if **[RESCAP]** bit is set to 1, then the reserve capacity is compensated at the present discharge rate as selected by **Load Select**.

2.3.2 Gas Gauge Modes

Resistance updates take place only in DISCHARGE mode, while OCV and Qmax updates only take place in RELAXATION mode. Entry and exit of each mode is controlled by data flash parameters in the subclass 'Gas Gauging: Current Thresholds' section. In RELAXATION mode or DISCHARGE mode, the DSG flag in *BatteryStatus* is set.




Figure 2-6. Gas Gauge Operating Modes

CHARGE mode is exited and RELAXATION mode is entered when *Current* goes below **Quit Current** for a period of 60 s. DISCHARGE mode is entered when *Current* goes below **(-)Dsg Current Threshold**. DISCHARGE mode is exited and RELAXATION mode is entered when *Current* goes above **(-)Quit Current** threshold for a period of 1s. CHARGE mode is entered when *Current* goes above **Chg Current Threshold**.




Figure 2-7. Gas Gauge Operating Mode Example

2.3.3 Qmax

The total battery capacity is found by comparing states of charge before and after applying the load with the amount of charge passed. When an applications load is applied, the impedance of each cell is measured by comparing the open circuit voltage (OCV) obtained from a predefined function for present state of charge with the measured voltage under load.

Measurements of OCV and charge integration determine chemical state of charge and Chemical Capacity (*Qmax*).

The bq34z950 acquires and updates the battery-impedance profile during normal battery usage. It uses this profile, along with state-of-charge and the *Qmax* values, to determine *FullChargeCapacity* and *RelativeStateOfCharge* specifically for the present load and temperature. *FullChargeCapacity* reports a capacity or energy available from a fully charged battery reduced by **Reserve Cap-mAh** or **Reserve Cap-mWh** under the present load and present temperature until *Voltage* reaches the **Term Voltage**.

2.3.3.1 Qmax Initial Values

The initial **Qmax Pack**, **Qmax Cell 0**, **Qmax Cell 1**, **Qmax Cell 2**, and **Qmax Cell 3** values should be taken from the cell manufacturers' data sheet multiplied by the number of parallel cells, and are also used for the *DesignCapacity* function value in the **Design Capacity** data flash value.

See *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm* application note ([SLUA364](#)) for further details.

2.3.3.2 Qmax Update Conditions

The bq34z950 updates the no-load full capacity (*Qmax*) when two open circuit voltage (OCV) readings are taken. These OCV readings are taken when the battery is in a relaxed state before and after charge or discharge activity. A relaxed state is achieved if the battery voltage has a dV/dt of $< 4 \mu V/s$. Typically, it takes 2 hrs in a charged state and 5 hrs in a discharged state to ensure that the dV/dt condition is satisfied. If 5 hrs is exceeded, a reading will be taken even if the dV/dt condition was not satisfied. A *Qmax* update is disqualified under the following conditions:

- Temperature: If **Temperature** is outside of the range 10°C to 40°C.
- Delta Capacity: If the capacity change between suitable battery rest periods is less than 37%.
- Voltage: If **CellVoltage4..1** is within the range of 3737 mV and 3800 mV for the default LION chemistry. Refer to *Support of Multiple Li-Ion Chemistries w/Impedance Track Gas Gauges Application Note* ([SLUA372](#)) for the voltage ranges of other chemistries.

2.4 Charge Control

The bq34z950 can report the appropriate charging current needed for the constant charging current and the charging voltage needed for constant voltage charging per charging algorithm to a smart charger using the *ChargingCurrent* and the *ChargingVoltage* functions. The actual charging status of the bq34z950 device is indicated with flags and can be read out with the *ChargingStatus* function.

- SBS:ChargingCurrent(0x14)
- SBS:ChargingVoltage(0x15)
- SBS:ChargingStatus(0x55)




Figure 2-8. Charging

2.4.1 Charge Control SMBus Broadcasts

All broadcasts to a host or a smart charger are enabled by the **[BCAST]** bit. The **[ChgM]** and **[AM]** modes in *BatteryMode* are enabled by setting the **[BCAST]** bit. If the **[HPE]** bit is enabled, transmissions to the host and receiving communications from all sources are PEC enabled. If the **[CPE]** flag is enabled, MASTER mode broadcasts to the Smart-Charger address are PEC enabled. When broadcast is enabled, the following broadcasts are sent:

- *ChargingVoltage* and *ChargingCurrent* broadcasts are sent to the Smart-Charger device address (0x12) every 10 to 60 seconds.
- If any of the **[OCA]**, **[TCA]**, **[OTA]**, **[TDA]**, **[RCA]**, **[RTA]** flags are set, the *AlarmWarning* broadcast is sent to the host device address (0x14) every 10 s. Broadcasts stop when all flags above have been cleared.
- If any of the **[OCA]**, **[TCA]**, **[OTA]**, or **[TDA]** flags are set, the *AlarmWarning* broadcast is sent to Smart-Charger device address every 10 s. Broadcasts stop when all flags above have been cleared.

2.4.2 Cell Balancing

The bq34z950 can determine the chemical state of charge of each cell using the Impedance Track algorithm. The cell balancing algorithm used in the bq34z950 decreases the differences in imbalanced cells in a fully charged state gradually, which prevents fully charged cells from becoming overcharged causing excessive degradation. This increases overall pack energy by preventing premature charge termination. More Information can be found in the "Cell Balancing Using the bq20z80" Application Report (SLUA340).

The algorithm determines the amount of charge needed to fully charge each cell. There is a bypass FET in parallel with each cell connected to the bq29330. The FET is enabled for each cell with charge greater than the lowest charged cell to reduce charge current through those cells. Each FET is enabled for a precalculated time as calculated by the cell balancing algorithm. When any bypass FET is turned on, then the **[CB]** charging status flag is set, otherwise the **[CB]** flag is cleared.

If **Min Cell Deviation** is set to 0, cell balancing is disabled and all bypass FETs stay OFF.

The bypass time needed for each cell is calculated as:

$$\mathbf{Min\ Cell\ Deviation} = R / (\text{duty_cycle} \times V_avg) \times 3.6 \text{ s/mAh}$$

Where:

R = internal bypass FET resistance of 500Ω (typ.) of bq29330 + 2 series input filter resistors, R_X . For example: if input filter R_X value is 100 Ω, $R = 500 + 2 \times R_X = 700 \Omega$.

$V_avg = 3.6 \text{ V}$

$\text{duty_cycle} = 0.4 \text{ typ.}$

Using default values, the formula calculates the default value for **Min Cell Deviation**:

$$\mathbf{Min\ Cell\ Deviation} = (500 \Omega + (2 \times R_X)) / (0.4 \times 3.6 \text{ V}) \times 3.6 \text{ s/mAh} = 1750 \text{ s/mAh,}$$

2.4.3 CHARGE INHIBIT Mode

If the bq34z950 is in DISCHARGE mode or RELAXATION mode ($[DSG] = 1$), the bq34z950 goes into CHARGE INHIBIT mode and sets the *ChargingCurrent* and *ChargingVoltage* values to 0 to inhibit charging if:

- $Temperature < \text{Charge Inhibit Temp Low limit}$ OR
- $Temperature > \text{Charge Inhibit Temp High limit}$

In CHARGE INHIBIT mode the $[XCHG]$ flag in *ChargingStatus* is set. If $[CHGIN]$ bit in **Operation Cfg B** is set, the CHG FET and ZVCHG FET (if used) are also turned off when the bq34z950 is in charge-inhibit mode.

The bq34z950 allows charging to resume when:

- $Temperature \geq \text{Charge Inhibit Temp Low} + 5^{\circ}\text{C}$ AND
- $Temperature \leq \text{Charge Inhibit Temp High} - 5^{\circ}\text{C}$

The FETs also return to their previous states at that time. The $[XCHG]$ flag is cleared when the above conditions are met, or when a fault condition is detected.




Figure 2-9. Charge Inhibit

2.4.4 CHARGE SUSPEND Mode

The bq34z950 suspends charging when:

- One of the following conditions:
 - $Temperature < \mathbf{Suspend\ Low\ Temp}$, OR
 - $Temperature > \mathbf{Suspend\ High\ Temp}$

In CHARGE SUSPEND mode $[CHGSUSP]$ flag in *ChargingStatus* is set, and *ChargingCurrent* is set to 0. The CHG FET and ZVCHG FET(if used) are also turned off if $[CHGSUSP]$ bit in **Operation Cfg B** register is set.

The bq34z950 resumes charging if:

- $Temperature \geq \mathbf{Charge\ Inhibit\ Temp\ Low} + 5^{\circ}\text{C}$, AND
- $Temperature \leq \mathbf{Charge\ Inhibit\ Temp\ High} - 5^{\circ}\text{C}$.

Upon resuming, the bq34z950 clears the $[CHGSUSP]$ status flag, sets *ChargingCurrent* according to the appropriate charging mode entered and the CHG and ZVCHG FETs (if used) return to their previous state.

The bq34z950 also leaves CHARGE SUSPEND mode and clears the $[CHGSUSP]$ flag when a protection condition is detected.




Figure 2-10. Charge Suspend

2.4.5 PRECHARGE Mode

The bq34z950 enters PRECHARGE mode during charging if the *Temperature* function reports a temperature between **Charge Inhibit Temp Low** limit and **Pre-chg Temp** limit or any cell voltages are below **Pre-chg Voltage** limit. PRECHARGE mode is also entered if any of the *SafetyStatus* flags [*CUV*] or [*OCD*] are set.

Depending on the setting of the [*ZVCHG1*] and [*ZVCHG0*] bits, different FETs can be used in PRECHARGE mode.

Table 2-8. Precharge FET

| ZVCHG1 | ZVCHG0 | FET USED |
|--------|--------|---------------------|
| 0 | 0 | ZVCHG FET |
| 0 | 1 | CHG FET |
| 1 | 0 | GPOD Pin on bq29330 |
| 1 | 1 | No Action |

In PRECHARGE mode, the [*PCHG*] flag is set and *ChargingCurrent* is set to **Pre-chg Current**.

The bq34z950 leaves PRECHARGE mode and clears the [*PCHG*] flag if all cell voltages reach or rise above **Recovery Voltage** and the reported *Temperature* is equal to or greater than **Pre-chg Temp** + 5°C. PRECHARGE mode is also exited if CHARGE INHIBIT mode is entered, any fault condition is detected, or the pack is removed in removable mode.

2.4.6 Fast Charge

The bq34z950 enters FAST CHARGE mode and sets *ChargingCurrent* to **Fast Charge Current** and *ChargingVoltage* to **Charging Voltage** when all of the following conditions are met.

- *Temperature* ≥ **Pre-chg Temp**
- *Temperature* ≤ **Charge Suspend Temp High**
- *CellVoltage4..1* ≥ **Pre-chg Voltage**

During fast charge, [*FCHG*] *ChargingStatus* flag is set and the CHG FET is turned on if no protection conditions are detected.

2.4.7 Primary Charge Termination

The bq34z950 determines charge termination if:

- Average Charge Current < **Taper Current** during 2 consecutive 40-s time periods, AND
- The accumulated change in capacity must be > 0.25 mAh per period during 2 consecutive 40s time periods, AND
- *Voltage* + **Taper Voltage** ≥ **Charging Voltage**

Upon entering charge termination status, [*TCA*] and [*FC*] flags are set, [*MCHG*] is flag set, *ChargingCurrent* = 0.

NOTE: To ensure proper charge termination, it is recommended that **Taper Current** be set to a value greater than **Quit Current**.

The following parameters change the behavior of bq34z950 on charge termination:

Table 2-9. Primary Charge Termination

| PARAMETER | BEHAVIOR on PRIMARY CHARGE TERMINATION |
|------------------------|---|
| [CHGFET] set | CHG FET turned off |
| [CSYNC] set | <i>RemainingCapacity</i> = <i>FullChargeCapacity</i> |
| [RSOCL] set | <i>RelativeStateOfCharge</i> is held at 99% until primary charge termination occurs and displays 100% only upon entering primary charge termination state. |
| [RSOCL] cleared | <i>RelativeStateOfCharge</i> is not held at 99% until primary charge termination occurs. Fractions of % greater than 99% are rounded up to display 100%. |

2.4.8 Charging Faults

The bq34z950 can report charging faults in the *ChargingStatus* register.

2.4.8.1 Overcharge

The bq34z950 goes into OVERCHARGE mode if battery pack is charged in excess of *FullChargeCapacity* by an amount greater than **Over Charge Capacity**. Also, *ChargingCurrent* = 0, *ChargingVoltage* = 0, *[TCA]* and *[OCA]* flags in *BatteryStatus* and *[OC]* flag in *ChargingStatus* are set. If **Over Charge Capacity** is set to 0, this feature is completely disabled.

The bq34z950 recovers if any of the following conditions are met:

- Continuous amount of discharge over 2 mAh and *AverageCurrent* < 0
- *RemainingCapacity* ≤ **FC Clear %**

On recovery, *[TCA]* and *[OCA]* flags in *BatteryStatus* and *[OC]* flag in *ChargingStatus* are cleared.

Table 2-10. Charging Faults

| CHARGE FAULT | FAULT CONDITION | RECOVERY CONDITION | <i>ChargingStatus</i> FLAG |
|--------------|---|--|----------------------------|
| Overcharge | Charge in excess of <i>FullChargeCapacity</i> ≥ Over Charge Capacity | Continuous amount of discharge of 2 mAh, OR <i>RemainingCapacity</i> ≤ FC Clear % | <i>[OC]</i> |

2.4.9 Discharge and Charge Alarms

The bq34z950 enables *[TDA]*, *[FD]*, *[TCA]* and *[FC]* flags in *BatteryStatus* to be set or cleared on the following thresholds based on *RelativeStateOfCharge*. All thresholds can be disabled by setting them to -1. **FC Clear %** should not be disabled by setting to -1.

| | THRESHOLD | <i>BatteryStatus</i> FLAG |
|------------------------------|----------------------|---------------------------|
| <i>RelativeStateOfCharge</i> | ≤ TDA Set % | <i>[TDA]</i> is set. |
| | ≥ TDA Clear % | <i>[TDA]</i> is cleared. |
| | ≤ FD Set % | <i>[FD]</i> is set. |
| | ≥ FD Clear % | <i>[FD]</i> is cleared. |
| | ≤ TCA Clear % | <i>[TCA]</i> is cleared. |
| | ≤ FC Clear % | <i>[FC]</i> is cleared. |

The *[TDA]* flag in *BatteryStatus* can also be set or cleared based on *Voltage*. If the voltage settings are not used then they should be set to extreme range values.

| | THRESHOLD | <i>BatteryStatus</i> FLAG |
|----------------|--|---------------------------|
| <i>Voltage</i> | ≤ TDA Volt Threshold for a period of TDA Volt Time | <i>[TDA]</i> is set. |
| | ≥ TDA Clear Volt | <i>[TDA]</i> is cleared. |

2.5 Device Operating Mode

The bq34z950 has several device power modes. During these modes, the bq34z950 modifies its operation to minimize power consumption from the battery.

2.5.1 NORMAL Mode

During normal operation, the bq34z950 takes *Current*, *Voltage*, and *Temperature* measurements, performs calculations, updates SBS data, and makes protection and status decisions at 1-s intervals. Between these periods of activity, the bq34z950 is in a reduced power state.

2.5.2 SLEEP Mode

In SLEEP mode, the bq34z950 measures *Voltage* and *Temperature* every 5-s interval and *Current* every 20 s. At each interval, the bq34z950 performs calculations, updates SBS data and makes protection and status decisions. Between these periods of activity, the bq34z950 is in a reduced-power state.

The bq34z950 enters SLEEP mode when the following conditions exist:

- ($|Current| \leq 10 \text{ mA}$) AND (SMBus is low for 5 s) AND (**[SLEEP]** bit is set)
- OR
- ($|Current| \leq 10 \text{ mA}$) AND (*ManufacturerAccess* Sleep command is received) AND (**[SLEEP]** is set)

Entry to SLEEP mode is blocked if any of the *PF Status* flags are set.

On entry to sleep, the CHG FET is turned off, and the ZVCHG FET is turned off (if used). However, if **[NRCHG]** is set then the CHG FET remains on.

Also, on entry to SLEEP mode, the auto calibration of the A/DC begins. However, if *Temperature* is $\leq 5^\circ\text{C}$ or *Temperature* $\geq 45^\circ\text{C}$, Auto Calibration is not started on entry to SLEEP mode. The activation of auto calibration is not affected by the state of **[SLEEP]** or *Current*.

The bq34z950 exits SLEEP mode when one or more of the following conditions exist:

- ($|Current| > 10 \text{ mA}$)
- SMBC or SMBD inputs transition high
- *OperationStatus*, *ChargingStatus* or *SafetyStatus* flags are set.
- Wake function enabled by setting **Wake Current Reg** and a voltage across SRP and SRN

2.5.3 Wake Function

The bq34z950 can exit SLEEP mode, if enabled, by the presence of a voltage across SRP and SRN. The level of current signal needed is defined in **Wake Current Reg**.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|-----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Low Byte | RSVD | RSVD | RSVD | RSVD | RSVD | IWAKE | RSNS1 | RSNS0 |

LEGEND: RSVD = Reserved and **must** be programmed to 0

Figure 2-11. Wake Current Reg

IWAKE —This bit sets the current threshold for the Wake function.

0 = 0.5A (or if RSNS0=RSNS1=0 then this function is disabled)

1 = 1.0A (or if RSNS0=RSNS1=0 then this function is disabled)

Table 2-11. Wake Current Reg

| RSNS1 | RSNS0 | RESISTANCE |
|-------|-------|--------------------|
| 0 | 0 | Disabled (Default) |
| 0 | 1 | 2.5 mΩ |
| 1 | 0 | 5 mΩ |
| 1 | 1 | 10 mΩ |

2.5.4 SHUTDOWN Mode

The bq34z950 enters SHUTDOWN mode if the following conditions are met:

- **[SHUTV]** in **Operation Cfg C** is 0 AND **Voltage** \leq **Shutdown Voltage** AND **Current** \leq 0 for a period greater than 10 s.
OR
- **[SHUTV]** in **Operation Cfg C** is 1 AND **Min (CellVoltage4..1)** \leq **Cell Shutdown Voltage** and **Current** \leq 0 for a period greater than 10 s.
OR
- (**ManufacturerAccess** shutdown command received AND **Current** = 0) AND voltage at the bq29330 PACK pin < **Charger Present** threshold.

When the bq34z950 meets these conditions, the CHG, DSG, and ZVCHG FETs are turned off, and the bq29330 is commanded to shut down. In SHUTDOWN mode, the bq34z950 is completely powered down because its supply is removed.

To exit SHUTDOWN mode, the voltage at the PACK pin of the bq29330 must be greater than its minimum operating voltage. When this occurs, the bq29330 returns power to the bq34z950, the **[WAKE]** flag is set, and the bq29330 configured. The **[INIT]** and **[WAKE]** flags are cleared after approximately 1 s when all SBS parameters have been measured and updated.

2.6 Security (Enables and Disables Features)

There are three levels of secured operation within the bq34z950. To switch between the levels, different operations are needed with different codes. The three levels are SEALED, UNSEALED, and FULL ACCESS.

1. **FULL ACCESS or UNSEALED to SEALED** — The use of the *Seal Device* command instructs the bq34z950 to limit access to the SBS functions and data flash space and sets the **[SS]** flag. In SEALED mode, standard SBS functions have access per the Smart Battery Data Specification – Appendix A. Extended SBS Functions and data flash are not accessible. Once in SEALED mode, the part can never permanently return to UNSEALED or FULL ACCESS modes.
2. **SEALED to UNSEALED** — Instructs the bq34z950 to extend access to the SBS and data flash space and clears the **[SS]** flag. In UNSEALED mode, all data, SBS, and DF have read/write access. Unsealing is a 2 step command performed by writing the 1st word of the *UnSealKey* to *ManufacturerAccess* followed by the second word of the *UnSealKey* to *ManufacturerAccess*. The unseal key can be read and changed via the extended SBS block command *UnSealKey* when in FULL ACCESS mode. To return to the SEALED mode, either a hardware reset is needed, or the *ManufacturerAccess* seal device command is needed to transit from FULL ACCESS or UNSEALED to Sealed.
3. **UNSEALED to FULL ACCESS** — Instructs the bq34z950 to allow FULL ACCESS to all SBS commands and data flash. The bq34z950 is shipped from TI in this mode. The keys for UNSEALED to FULL ACCESS can be read and changed via the extended SBS block command *FullAccessKey* when in FULL ACCESS mode. Changing from UNSEALED to FULL ACCESS is performed by using the *ManufacturerAccess* command, by writing the 1st word of the *FullAccessKey* to *ManufacturerAccess* followed by the second word of the *FullAccessKey* to *ManufacturerAccess*. The full access key can be read and changed via the extended SBS block command *FullAccessKey* when in FULL ACCESS mode. In FULL ACCESS mode, the command to go to Boot ROM can be sent.




Figure 2-12. Security

2.7 LED Display

2.7.1 Display Activation




Figure 2-13. Display Activation

The LED display is activated with a High to Low (H-L) transition at the $\overline{\text{DISP}}$ pin. The following flags configure additional display activation settings. If *[CUV]* flag is set, the display is disabled.

LEDR — Set this flag to activate the display on exit from reset.

LEDRCA — Set this flag to let all active LEDs flash with **LED Flash Period** if *[RCA]* flag is set.

CHGLED — Set this flag to let the display stay activated during charging.

LEDs ON, LEDs OFF, Display ON — The display can be tested with these *ManufacturerAccess* commands, *LEDs ON* and *LEDs OFF* switches all configured LEDs on or off. The *Display ON* command simulates an H-L transition at the $\overline{\text{DISP}}$ pin.

2.7.2 Display Configuration

The following parameters configure the display in various ways.

DMODE — The charge level display can be configured to show either relative state of charge or absolute state of charge.

LED1, LED0 — These bits configure the number of LEDs and the charge threshold levels used in the LED display. The bq20z90/bq20z95 can use predefined charge levels for 3, 4, or 5 LEDs or user defined levels.

SLED — The serial LED option can be used to implement a much brighter display at the expense of additional hardware components. With the parallel connection, the 3.3-V output from the bq29330 is used to power the LEDs. Using that approach, current in each LED should be limited to 3 mA maximum. With the serial option, all LEDs can be powered from the battery voltage and driven in series through a simple constant current regulator. The current is then diverted to ground at the various nodes between the series LEDs in order to program the desired pattern.

LED Blink Period — During charging, the top LED segment flashes with the **LED Blink Period**; for example if battery charge is 36% and the display uses 5 LEDs, LED 2 will blink. *[LEDRCA]*, **CHG Flash Alarm** and **DSG Flash Alarm** will override this setting if active.

LED Flash Period — During discharge alarm, the remaining LED segments flash with **LED Flash Period**; for example if battery charge is 36% and the display uses 5 LEDs, LED 1 and LED 2 will blink.

LED Delay — An activation delay from one LED to another LED can be set with this value.

LED Hold Time — After display activation the display will stay on **LED Hold Time** period. The permanent failure display will stay on double the **LED Hold Time** period for each permanent failure bit set.

2.7.3 Display Format

The bq34z950 can show state of charge using the LED display. Predefined levels for 3, 4 or 5 LEDs or user configurable levels can be selected. State of charge levels can be configured for charging and discharging.

If the display is activated during charging the display shows the state of charge and the top LED segment flashes at the rate of **LED Blink Period** (for example: if *RelativeStateOfCharge* = 36% and 5 LEDs are being used then LED2 will blink). The blinking is overridden with **CHG Flash Alarm** or *[LEDRCA]*

If state of charge falls below the flash alarm level, all remaining active LEDs will flash at the **LED Flash Period**. The flash alarm can be disabled by setting it to -1.

Table 2-12. Display Charge Level Threshold

| LED1, LED0 Setting | 3 LED | 4 LED | 5 LED | USER | |
|--------------------|--------------------------|------------|------------|-----------------------------|-----------------------------|
| THRESHOLD LEVEL | CHARGE + DISCHARGE LEVEL | | | CHARGING LEVEL | DISCHARGING LEVEL |
| Flash Alarm active | 0% – 10% | 0% – 10% | 0% – 10% | 0% – CHG Flash Alarm | 0% – DSG Flash Alarm |
| LED 1 active | 0% – 100% | 0% – 100% | 0% – 100% | CHG Thresh 1 – 100% | DSG Thresh 1 – 100% |
| LED 2 active | 34% – 100% | 25% – 100% | 20% – 100% | CHG Thresh 2 – 100% | DSG Thresh 2 – 100% |
| LED 3 active | 67% – 100% | 50% – 100% | 40% – 100% | CHG Thresh 3 – 100% | DSG Thresh 3 – 100% |
| LED 4 active | — | 75% – 100% | 60% – 100% | CHG Thresh 4 – 100% | DSG Thresh 4 – 100% |
| LED 5 active | — | — | 80% – 100% | CHG Thresh 5 – 100% | DSG Thresh 5 – 100% |

2.7.4 LED Current Configuration

The sink current setting of the LED inputs to the bq34z950 can be programmed with the following settings. All of the LEDs are programmed with the same current level.

Table 2-13. LED Current Configuration

| ILED1 | ILED0 | SINK CURRENT |
|-------|-------|----------------|
| 0 | 0 | 0 mA |
| 0 | 1 | 3 mA |
| 1 | 0 | 4 mA |
| 1 | 1 | 5 mA (default) |

2.8 Calibration

2.8.1 Coulomb Counter Deadband

The bq34z950 does not accumulate charge or discharge for gas gauging when the current input is below the dead-band current threshold. The threshold is programmed in **CC Deadband** (Coulomb Counter Deadband) and should be set sufficiently high to prevent false signal detection with no charge or discharge flowing through the sense resistor.

2.8.2 Auto Calibration

The bq34z950 provides an auto-calibration feature to cancel the voltage offset error across SRP and SRN for maximum charge measurement accuracy. The bq34z950 performs auto-calibration when the SMBus lines stay low continuously for a minimum of 5 s and *Temperature* is within bounds of 5°C and 45°C.

2.9 Communications

The bq34z950 uses SMBus v1.1 with MASTER mode and packet error checking (PEC) options per the SBS specification.

2.9.1 SMBus On and Off State

The bq34z950 detects an SMBus off state when SMBC and SMBD are logic-low for ≥ 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.

2.9.2 Packet Error Checking

The bq34z950 can receive or transmit data with or without PEC.

In the write-word protocol, if the host does not support PEC, the last byte of data is followed by a stop condition. If host does not support PEC, the **[HPE]** bit should be set to 0 (default).

In the write-word protocol, the bq34z950 receives the PEC after the last byte of data from the host. After receipt of the PEC, the bq34z950 compares the value to its calculation. If the PEC is correct, the bq34z950 responds with an ACKNOWLEDGE. If it is not correct, the bq34z950 responds with a NOT ACKNOWLEDGE and sets an error code. If host supports PEC, the **[HPE]** bit should be set to 1.

In the read-word and block-read in MASTER mode, the host generates an ACKNOWLEDGE after the last byte of data sent by the bq34z950. The bq34z950 then sends the PEC, and the host, acting as a master-receiver, generates a NOT ACKNOWLEDGE and a stop condition.

2.9.3 **bq34z950 Slave Address**

The bq34z950 uses the address 0x16 on SMB for communication.

2.9.4 **Broadcasts to Smart Charger and Smart Battery Host**

The bq34z950 can broadcast messages to the smart battery charger and smart battery host. This can be enabled with the **[BCAST]** bit.

PEC byte for alarm transmissions in MASTER mode to charger can be enabled with the **[CPE]** bit.

PEC byte for alarm transmissions in MASTER mode to smart battery host and PEC byte for receiving communications from all sources in SLAVE mode can be enabled with the **[HPE]** bit.

Standard SBS Commands

The bq34z950 SBS command set meets the SBD v1.1 specification. All SBS Values are updated in second intervals.

A.1 ManufacturerAccess (0x00)

This read- or write-word function provides battery-system level data, access to test controls, and security features.

Table A-1. ManufacturerAccess

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------------|--------|---------------|-----------|-----------|---------------|------|
| 0x00 | R/W | ManufacturerAccess | hex | 2 | 0x0000 | 0xFFFF | — | |

A.1.1 System Data

The result of these commands needs to be read from *ManufacturerAccess* after a write with the command word to *ManufacturerAccess*.

A.1.1.1 Device Type (0x0001)

Returns the IC part number.

Table A-2. Device Type

| MANUFACTURER ACCESS | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|---------------------|------|-------------|--------|---------------|-----------|-----------|---------------|------|
| 0x0001 | R | Device Type | hex | 2 | — | — | 0x0700 | |

A.1.1.2 Firmware Version (0x0002)

Returns the firmware version. The format is most-significant byte (MSB) = Decimal integer, and the least-significant byte (LSB) = sub-decimal integer, for example, 0x0120 = version 01.20.

Table A-3. Firmware Version

| MANUFACTURER ACCESS | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|---------------------|------|------------------|--------|---------------|-----------|-----------|---------------|------|
| 0x0002 | R | Firmware Version | hex | 2 | — | — | 0x0101 | |

A.1.1.3 Hardware Version (0x0003)

Returns the hardware version stored in single byte of reserved data flash. for example: 0xa2 = Version A2.

Table A-4. Hardware Version

| MANUFACTURER ACCESS | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|---------------------|------|------------------|--------|---------------|-----------|-----------|---------------|------|
| 0x0003 | R | Hardware Version | hex | 2 | — | — | — | |

A.1.1.4 DF Checksum (0x0004)

This function is only available when the bq34z950 is in UNSEALED mode or FULL ACCESS mode, indicated by the *[SS]* and *[FAS]* flag. A write to this command forces the bq34z950 to generate a checksum of the full data flash (DF) array and. The generated checksum is then returned within 45 ms.

NOTE: If another SMBus command is received while the checksum is being generated, the DF Checksum is generated but the response may be time out (<25 ms).

Table A-5. DF Checksum

| MANUFACTURER ACCESS | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|---------------------|------|-------------|--------|---------------|-----------|-----------|---------------|------|
| 0x0004 | R | DF Checksum | hex | 2 | — | — | — | |

A.1.1.5 Manufacturer Status (0x0006)

This function is available while the bq34z950 is in normal operation. This 16-bit word reports the battery status.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|--------|--------|--------|--------|
| High Byte | FET1 | FET0 | PF1 | PF0 | STATE3 | STATE2 | STATE1 | STATE0 |
| Low Byte | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

LEGEND: All bits are read-only

Figure A-1. Manufacturer Status

FET1, FET0 — Indicates the state of the charge and discharge FETs

- 0,0 = Both charge and discharge FETs are on.
- 0,1 = CHG FET is off, DSG FET is on.
- 1,0 = Both charge and discharge FETs are off.
- 1,1 = CHG FET is on, DSG FET is off.

PF1, PF0 — Indicates permanent failure cause when permanent failure indicated by STATE3..STATE0

- 0,0 = Fuse is blown if enabled via DF:Configuration:Registers(64):Permanent Fail Cfg(6)
- 0,1 = Cell imbalance failure
- 1,0 = Safety voltage failure
- 1,1 = FET failure

STATE3, STATE2, STATE1, STATE0 — Indicates the battery state.

0,0,0,0 = Wake Up
 0,0,0,1 = Normal Discharge
 0,0,1,1 = Precharge
 0,1,0,1 = Charge
 0,1,1,1 = Charge Termination
 1,0,0,1 = Permanent Failure
 1,0,1,0 = Overcurrent
 1,0,1,1 = Overtemperature
 1,1,0,0 = Battery Failure
 1,1,0,1 = Sleep
 1,1,1,0 = Reserved
 1,1,1,1 = Battery Pack Removed

A.1.1.6 Chemistry ID (0x0008)

Returns the OCV table chemistry ID of the battery. The default table ID is 0x0100. For a list of OCV chemistry IDs, refer to *Support of Multiple Li-Ion Chemistries w/Impedance Track Gas Gauges*, application note ([SLUA372](#)).

Table A-6. Chemistry ID

| MANUFACTURER ACCESS | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|---------------------|------|--------------|--------|---------------|-----------|-----------|---------------|------|
| 0x0008 | R | Chemistry ID | hex | 2 | 0x0000 | 0xFFFF | 0x100 | |

A.1.2 System Control

The commands in this section cause the bq34z950 to take actions when written. No data is returned.

A.1.2.1 Shutdown (0x0010)

Instructs the bq34z950 to verify and enter SHUTDOWN mode. This command is only available when the bq34z950 is in UNSEALED or FULL ACCESS mode. Shutdown will not be entered unless *PackVoltage* < **Charger Present** and *Current* = 0.

A.1.2.2 Sleep (0x0011)

Instructs the bq34z950 to verify and enter SLEEP mode, if no other command is sent after *Sleep* command. Any SMB transition will wake up bq34z950. It takes about 1 min before the device will go to sleep. This command is only available when the bq34z950 is in UNSEALED or FULL ACCESS mode.

A.1.2.3 Seal Device (0x0020)

Instructs the bq34z950 to limit access to the extended SBS functions and data flash space, set *[SS]* flag and clears *[FAS]* flag.

This command is only available when the bq34z950 is in UNSEALED or FULL ACCESS mode.

See [Section 2.6](#) for more detailed information.

A.1.2.4 IT Enable (0x0021)

This command forces the bq34z950 to begin the Impedance Track algorithm and changes **Update Status**, and the *[QEN]* flag.

This command is only available when the bq34z950 is in UNSEALED or FULL ACCESS mode.

A.1.2.5 CALIBRATION Mode (0x0040)

Places the bq34z950 into CALIBRATION mode. See *Data Flash Programming and Calibrating the bq34z950 and bq20z90 family of Gas Gauges* application note ([SLUA379](#)) for further details.

This command is only available when the bq34z950 is in UNSEALED or FULL ACCESS mode.

A.1.2.6 Reset (0x0041)

The bq34z950 undergoes a full reset. The bq34z950 holds the clock line down for a few ms to complete the reset.

This command is only available when the bq34z950 is in UNSEALED or FULL ACCESS mode.

A.1.2.7 BootRom (0x0F00)

The bq34z950 goes into BOOTROM mode.

This command is only available when the bq34z950 is in FULL ACCESS mode.

A.1.2.8 Permanent Fail Clear(PFkey)

This 2 step command needs to be written to *ManufacturerAccess* in following order: 1st word of the *PFKey* followed by the 2nd word of the *PFKey*. The default 1st word is 0x2673 and the default 2nd word is 0x1712.

It instructs the bq34z950 to clear the *PFStatus*, clear the *[PF]* flag, and unlock the data flash for writes.

This command is only available when the bq34z950 is in UNSEALED or FULL ACCESS mode.

NOTE: Higher 2 bytes must be immediately followed by lower 2 bytes. If clear command fails, command can only be repeated 4 seconds after previous attempt. If communication other than the lower 2 bytes occurs after the first 2 bytes are sent, the *Permanent Fail Clear* command fails.

A.1.2.9 Unseal Device (*UnsealKey*)

Instructs the bq34z950 to enable access to the SBS functions and data flash space and clears *[SS]* flag. This 2 step command needs to be written to *ManufacturerAccess* in following order: 1st word of the *UnSealKey* followed by the 2nd word of the *UnSealKey*.

This command is only available when the bq34z950 is in SEALED mode.

See [Section 2.6](#) for more detailed information.

A.1.2.10 Full Access Device (*FullAccessKey*)

Instructs the bq34z950 to enable full access to all SBS functions and data flash space and set the *[FAS]* flag. This 2 step command needs to be written to *ManufacturerAccess* in following order: 1st word of the *FullAccessKey* followed by the 2nd word of the *FullAccessKey*.

This command is only available when the bq34z950 is in UNSEALED mode.

See [Section 2.6](#) for more detailed information.

A.1.3 Extended SBS Commands

Also available via *ManufacturerAccess* in SEALED mode are some of the extended SBS commands. The commands available are listed below.

The result of these commands needs to be read from *ManufacturerAccess* after a write to *ManufacturerAccess*.

0x0051 = SBS:SafetyStatus(0x51)
 0x0053 = SBS:PFStatus(0x53)
 0x0054 = SBS:OperationStatus(0x54)
 0x0055 = SBS:ChargingStatus(0x55)
 0x0057 = SBS:ResetData(0x57)
 0x005A = SBS:PackVoltage(0x5A)
 0x005D = SBS:AverageVoltage(0x5D)

A.2 RemainingCapacityAlarm (0x01)

This read or write function sets or gets a low-capacity alarm threshold unsigned integer value with a range of 0 to 65535 and units of either mAh (*CAPACITY_MODE* = 0) or 10 mWh (*CAPACITY_MODE* = 1). The default value for *RemainingCapacityAlarm* is stored in **Rem Cap Alarm**. If *RemainingCapacityAlarm* is set to 0, alarm is disabled.

If *RemainingCapacity* < *RemainingCapacityAlarm*, [RCA] flag is set and bq34z950 sends *AlarmWarning* message to SMBUS host.

If *RemainingCapacity* ≥ *RemainingCapacityAlarm* and [DSG] is set, [RCA] flag is cleared.

0 = Remaining capacity alarm is disabled.
 1..700 = Remaining capacity limit for [RCA] flag

Table A-7. RemainingCapacityAlarm

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------------|------------------|---------------|-----------|-----------|---------------|---------------|
| 0x01 | R/W | RemainingCapacityAlarm | unsigned integer | 2 | 0 | 700 | 300 | mAh or 10 mWh |

A.3 RemainingTimeAlarm (0x02)

This read or write-word function sets or gets the *RemainingTimeAlarm* unsigned integer value in minutes with a range of 0 to 65,535. The default value of *RemainingTimeAlarm* is stored in **Rem Time Alarm**. If *RemainingTimeAlarm* = 0, this alarm is disabled.

If *AverageTimeToEmpty* < *RemainingTimeAlarm*, [RTA] flag is set and bq34z950 sends *AlarmWarning* message to SMBus host.

If *AverageTimeToEmpty* ≥ *RemainingTimeAlarm*, [RTA] flag is reset.

0 = Remaining time alarm is disabled.
 1..30 = Remaining time limit for [RTA] flag

Table A-8. RemainingTimeAlarm

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x02 | R/W | RemainingTimeAlarm | unsigned integer | 2 | 0 | 30 | 10 | min |

A.4 BatteryMode (0x03)

This read- or write-word function selects the various battery operational modes and reports the battery's capabilities, modes, and flags minor conditions requiring attention.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| High Byte | CapM | ChgM | AM | RSVD | RSVD | RSVD | PB | CC |
| Low Byte | CF | RSVD | RSVD | RSVD | RSVD | RSVD | PBS | ICC |

LEGEND: High Byte is Read/Write, Low Byte is Read Only

Figure A-2. BatteryMode

CAPM: CAPACITY_MODE — Sets the units used for capacity information and internal calculation.

- 0 = Reports in mA or mAh (default)
- 1 = Reports in 10 mW or 10 mWh

Following functions are instantaneously updated after *[CAPACITY_MODE]* change:

SBS:RemainingCapacityAlarm(0x01)
 SBS:AtRate(0x04)
 SBS:RemainingCapacity(0x0F)
 SBS:FullChargeCapacity(0x10)

Following functions are recalculated within 1 second after *[CAPACITY_MODE]* change:

SBS:RemainingTimeAlarm(0x02)
 SBS:AtRateTimeToEmpty(0x06)
 SBS:AtRateOK(0x07)
 SBS:RunTimeToEmpty(0x11)
 SBS:AverageTimeToEmpty(0x12)
 SBS:BatteryStatus(0x16)

CHGM: CHARGER_MODE — Enables or disables the bq34z950's transmission of *ChargingCurrent* and *ChargingVoltage* messages to the Smart Battery Charger.

- 0 = Enable *ChargingVoltage* and *ChargingCurrent* broadcasts to smart battery charger by setting the **[BCAST]** bit in **Operation Cfg B**, when charging is desired.
- 1 = Disable *ChargingVoltage* and *ChargingCurrent* broadcasts to smart battery charger by clearing the **[BCAST]** bit in **Operation Cfg B** (default).

AM: ALARM_MODE — Enable or disable *AlarmWarning* broadcasts to host and smart battery charger

- 0 = Enable *AlarmWarning* broadcast to host and smart battery charger by setting the **[BCAST]** bit in **Operation Cfg B**. The bq34z950 sends the *AlarmWarning* messages to the SMBus Host and the Smart Battery Charger any time an alarm condition is detected.
- 1 = Disable *AlarmWarning* broadcast to host and smart battery charger clearing the **[BCAST]** bit in **Operation Cfg B** (default). The bq34z950 does not master the SMBus, and *AlarmWarning* messages are not sent to the SMBus Host and the Smart Battery Charger.

NOTE: The system, at a minimum, is required to poll the Smart Battery every 10 s if the *[ALARM_MODE]* flag is set.

PB: PRIMARY_BATTERY — Sets the role of the battery pack. This flag is not used by bq34z950 and should be set to 0.

CC: CHARGE_CONTROLLER — Enable or disable internal charge controller. This flag is not used by bq34z950 and should be set to 0.

CF: CONDITION_FLAG — This flag is set if *MaxError* > **CF MaxError Limit**

0 = Battery OK

1 = Condition cycle requested

DF:SBS Configuration:Data(48):CF MaxError Limit (20)

SBS:MaxError(0x0C)

PBS: PRIMARY_BATTERY_SUPPORT — Primary battery support is not supported by bq34z950 and is fixed to 0.

ICC: INTERNAL_CHARGE_CONTROLLER — This flag indicates if internal charge controller function is supported or not. This value is fixed to 1.

A.5 AtRate (0x04)

This read- or write-word function is the first half of a two-function call set used to set the *AtRate* value used in calculations made by the *AtRateTimeToFull*, *AtRateTimeToEmpty* and *AtRateOK* functions. The *AtRate* units are in either mA (*[CAPACITY_MODE]* = 0) or 10 mW (*[CAPACITY_MODE]* = 1).

When the *AtRate* value is positive, the *AtRateTimeToFull* function returns the predicted time to full-charge at the *AtRate* value of charge. When the *AtRate* value is negative, the *AtRateTimeToEmpty* function returns the predicted operating time at the *AtRate* value of discharge. When the *AtRate* value is negative, the *AtRateOK* function returns a Boolean value that predicts the battery's ability to supply the *AtRate* value of additional discharge energy (current or power) for 10 s.

The default value for *AtRate* is zero.

Table A-9. AtRate

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------|----------------|---------------|-----------|-----------|---------------|-------------|
| 0x04 | R/W | AtRate | signed integer | 2 | -32768 | 32767 | 0 | mA or 10 mW |

A.6 AtRateTimeToFull (0x05)

This read-word function returns an unsigned integer value of the predicted remaining time to fully charge the battery using a CC-CV method at the *AtRate* value in minutes, with a range of 0 to 65534. A value of 65,535 indicates that the *AtRate* = 0.

AtRateTimeToFull can report time based on constant current (*[CAPACITY_MODE]* = 0) or constant power (*[CAPACITY_MODE]* = 1), and updates within 1 s after the SMBus host sets the *AtRate* value. The bq34z950 automatically updates *AtRateTimeToFull* based on the *AtRate* function at 1-s intervals.

0..65534 = Predicted time to full charge, based on *AtRate*

65535 = No charge or discharge (*AtRate* is 0)

Table A-10. AtRateTimeToFull

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x05 | R | AtRateTimeToFull | unsigned integer | 2 | 0 | 65535 | — | min |

A.7 AtRateTimeToEmpty (0x06)

This read-word function returns an unsigned integer value of the predicted remaining operating time in minutes with a range of 0 to 65534, if the battery is discharged at the *AtRate* value. A value of 65,535 indicates that *AtRate* = 0.

AtRateTimeToEmpty can report time based on constant current (*[LDMD]* = 0), or constant power (*[LDMD]* = 1), and is updated within 1 s after the SMBus host sets the *AtRate* value. The bq34z950 updates *AtRateTimeToEmpty* at 1-s intervals.

0..65534 = predicted remaining operating time, based on *AtRate*
65535 = no charge or discharge (*AtRate* is 0)

Table A-11. AtRateTimeToEmpty

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-------------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x06 | R | AtRateTimeToEmpty | unsigned integer | 2 | 0 | 65535 | — | min |

A.8 AtRateOK (0x07)

This read-word function returns a Boolean value that indicates whether or not the battery can deliver the *AtRate* value of energy for 10 s.

The bq34z950 updates this value within 1 s after the SMBus host sets the *AtRate* function value. The bq34z950 updates *AtRateOK* at 1-s intervals.

If *AtRate* function returns ≥ 0 , *AtRateOK* always returns TRUE.

0 = FALSE bq34z950 **cannot** deliver energy for 10 s actual discharge rate indicated in *AtRate*.
1..65535 = TRUE bq34z950 deliver energy for 10 s actual discharge rate indicated in *AtRate*,

Table A-12. AtRateOK

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|----------|------------------|---------------|-----------|-----------|---------------|------|
| 0x07 | R | AtRateOK | unsigned integer | 2 | 0 | 65535 | — | min |

A.9 Temperature (0x08)

This read-word function returns an unsigned integer value of the temperature in units of 0.1°K, as measured by the bq34z950. It has a range of 0 to 6553.5°K.

The source of the measured temperature is configured by *[TEMP1]*, *[TEMP0]* bits in the **Operation Cfg A** register.

Table A-13. Temperature

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-------------|------------------|---------------|-----------|-----------|---------------|-------|
| 0x08 | R | Temperature | unsigned integer | 2 | 0 | 65535 | — | 0.1°K |

A.10 Voltage (0x09)

This read-word function returns an unsigned integer value of the sum of the individual cell voltage measurements in mV with a range of 0 to 20000 mV.

Table A-14. Voltage

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|---------|------------------|---------------|-----------|-----------|---------------|------|
| 0x09 | R | Voltage | unsigned integer | 2 | 0 | 20000 | — | mV |

A.11 Current (0x0A)

This read-word function returns a signed integer value of the measured current being supplied (or accepted) by the battery in mA, with a range of $-32,768$ to $32,767$. A positive value indicates charge current and negative indicates discharge.

Any current value within the **Deadband** will be reported as 0 mA by the *Current* function.

Table A-15. Current

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|---------|----------------|---------------|-----------|-----------|---------------|------|
| 0x0A | R | Current | signed integer | 2 | -32768 | 32767 | — | mA |

NOTE: *Current* function is the average of four internal current measurements over a 1-s period.

A.12 AverageCurrent (0x0B)

This read-word function returns a signed integer value that approximates a one-minute rolling average of the current being supplied (or accepted) through the battery terminals in mA, with a range of $-32,768$ to $32,767$.

AverageCurrent is calculated by a rolling IIR filtered average of *Current* function data with a period of 14.5s. During the time after a reset and before 14.5s has elapsed the reported *AverageCurrent* = *Current* function value.

Table A-16. AverageCurrent

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|----------------|----------------|---------------|-----------|-----------|---------------|------|
| 0x0B | R | AverageCurrent | signed integer | 2 | -32768 | 32767 | — | mA |

A.13 MaxError (0x0C)

This read-word function returns an unsigned integer value of the expected margin of error, in %, in the state-of-charge calculation with a range of 1 to 100%.

Internally *MaxError* is incremented 0.05% for every increment of *CycleCount* after the last *Qmax* update. The displayed *MaxError* is incremented by 1% points.

| Event | <i>MaxError</i> Setting |
|--------------------------|-------------------------|
| Full Reset | Set to 100% |
| Ra table update | Set to 5% |
| Qmax update | Set to 3% |
| Qmax and Ra table update | Set to 1% |

Table A-17. MaxError

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|----------|------------------|---------------|-----------|-----------|---------------|------|
| 0x0C | R | MaxError | unsigned integer | 1 | 0% | 100% | — | |

A.14 RelativeStateOfCharge (0x0D)

This read-word function returns an unsigned integer value of the predicted remaining battery capacity expressed as a percentage of *FullChargeCapacity*, in %, with a range of 0 to 100%, with fractions of % rounded up.

If *RSOCL* bit, in *Operation Cfg C*, is set, then *RelativeStateOfCharge* is held at 99% until primary charge termination occurs and displays 100% only upon entering primary charge termination state.

If *RSOCL* bit, in *Operation Cfg C*, is cleared, then *RelativeStateOfCharge* is **not** held at 99% until primary charge termination occurs. Fractions of % greater than 99% are rounded up to display 100%.

Table A-18. RelativeStateOfCharge

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x0D | R | RelativeStateOfCharge | unsigned integer | 1 | 0% | 100% | — | |

A.15 AbsoluteStateOfCharge (0x0E)

This read-word function returns an unsigned integer value of the predicted remaining battery capacity expressed in %, with a range of 0 to 100% with any fractions of % rounded up. The table below shows the calculation used depending on *CAPACITY_MODE* flag.

CAPACITY_MODE AbsoluteStateOfCharge Calculation

0 = *RemainingCapacity / Design Capacity*

1 = *RemainingCapacity / Design Energy*

NOTE: *AbsoluteStateOfCharge* can return values > 100%.

Table A-19. AbsoluteStateOfCharge

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x0E | R | AbsoluteStateOfCharge | unsigned integer | 1 | 0% | 100% | — | |

A.16 RemainingCapacity (0x0F)

This read-word function returns an unsigned integer value, with a range of 0 to 65535, of the predicted charge or energy remaining in the battery. This value is expressed in either charge (mAh) or energy (10 mWh), depending on the setting of [*CAPACITY_MODE*] flag.

Table A-20. RemainingCapacity

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-------------------|------------------|---------------|-----------|-----------|---------------|---------------|
| 0x0F | R | RemainingCapacity | unsigned integer | 2 | 0 | 65535 | — | mAh or 10 mWh |

A.17 FullChargeCapacity (0x10)

This read-word function returns an unsigned integer value, with a range of 0 to 65535, of the predicted pack capacity when it is fully charged. This value is expressed in either charge (mAh) or power (10 mWh) depending on setting of *[CAPACITY_MODE]* flag.

Table A-21. FullChargeCapacity

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------------|------------------|---------------|-----------|-----------|---------------|---------------|
| 0x10 | R | FullChargeCapacity | unsigned integer | 2 | 0 | 65535 | — | mAh or 10 mWh |

A.18 RunTimeToEmpty (0x11)

This read-word function returns an unsigned integer value of the predicted remaining battery life at the present rate of discharge, in minutes, with a range of 0 to 65,534 min. A value of 65,535 indicates battery is not being discharged.

This value is calculated and updated based on current or power, depending on the setting of *[CAPACITY_MODE]* flag.

Table A-22. RunTimeToEmpty

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x11 | R | RunTimeToEmpty | unsigned integer | 2 | 0 | — | | min |

A.19 AverageTimeToEmpty (0x12)

This read-word function returns an unsigned integer value of predicted remaining battery life, in minutes, based upon *AverageCurrent* with a range of 0 to 65534. A value of 65,535 indicates that the battery is not being discharged.

This value is calculated based on current or power, depending on the setting of the *[CAPACITY_MODE]* flag.

0..65534 = predicted remaining battery life, based on *AverageCurrent*

65535 = battery is not being discharged

Table A-23. AverageTimeToEmpty

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x12 | R | AverageTimeToEmpty | unsigned integer | 2 | 0 | 65535 | — | min |

A.20 AverageTimeToFull (0x13)

This read-word function returns an unsigned integer value of predicted remaining time until the battery reaches full charge, in minutes, based on *AverageCurrent* with a range of 0 to 65,535. A value of 65,535 indicates that the battery is not being charged.

0..65534 = Predicted remaining time until full charge

65535 = Battery is not being charged.

Table A-24. AverageTimeToFull

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-------------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x13 | R | AverageTimeToFull | unsigned integer | 2 | 0 | 65535 | — | min |

A.21 ChargingCurrent (0x14)

This read-word function returns an unsigned integer value of the desired charging rate, in mA, with a range of 0 to 65,535. A value of 65,535 indicates that a charger should operate as a voltage source outside its maximum regulated current range.

0..65534 = Desired charging voltage in mA

65535 = Charger should operate as voltage source outside its maximum regulated voltage range.

Table A-25. ChargingCurrent

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x14 | R | ChargingCurrent | unsigned integer | 2 | 0 | 65535 | — | mA |

A.22 ChargingVoltage (0x15)

This read-word function returns an unsigned integer value of the desired charging voltage, in mV, where the range is 0 to 65,535. A value of 65,535 indicates that the charger should operate as a current source outside its maximum regulated voltage range.

0..65534 = Desired charging voltage in mV

65535 = Charger should operate as current source outside its maximum regulated voltage range.

Table A-26. ChargingVoltage

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x15 | R | ChargingVoltage | unsigned integer | 2 | 0 | 65535 | — | mV |

A.23 BatteryStatus (0x16)

This read-word function returns the status of the bq34z950-based battery.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| High Byte | OCA | TCA | RSVD | OTA | TDA | RSVD | RCA | RTA |
| Low Byte | INIT | DSG | FC | FD | EC3 | EC2 | EC1 | EC0 |

LEGEND: All Values Read Only

Figure A-3. BatteryStatus

OCA — 1 = Over Charged Alarm

TCA — 1 = Terminate Charge Alarm

OTA — 1 = Over Temperature Alarm

TDA — 1 = Terminate Discharge Alarm

RCA — Remaining Capacity Alarm

1 = Remaining Capacity Alarm is set

See:

SBS:RemainingCapacityAlarm(0x01)

RTA — Remaining Time Alarm

1 = Remaining Time Alarm is set

See:

SBS:RemainingTimeAlarm(0x02)

INIT — 1 = Initialization. This flag is cleared approx. 1 after device reset, after all SBS parameters have been measured and updated

DSG — Discharging

0 = bq34z950 is in CHARGING mode.

1 = bq34z950 is in DISCHARGING mode, RELAXATION mode, or valid charge termination has occurred.

FC — 1 = Fully Charged

FD — 1 = Fully Discharged

EC3, EC2, EC1, EC0 — Error Code, returns status of processed SBS function

| | |
|--------------------------|--|
| 0,0,0,0 = OK | bq34z950 processed the function code with no errors detected. |
| 0,0,0,1 = BUSY | bq34z950 is unable to process the function code at this time. |
| 0,0,1,0 = Reserved | bq34z950 detected an attempt to read or write to a function code reserved by this version of the specification or bq34z950 detected an attempt to access an unsupported optional manufacturer function code. |
| 0,0,1,1 = Unsupported | bq34z950 does not support this function code. |
| 0,1,0,0 = AccessDenied | bq34z950 detected an attempt to write to a read-only function code. |
| 0,1,0,1 = Over/Underflow | bq34z950 detected a data overflow or underflow. |
| 0,1,1,0 = BadSize | bq34z950 detected an attempt to write to a function code with an incorrect data block. |
| 0,1,1,1 = UnknownError | bq34z950 detected an unidentifiable error. |

A.24 CycleCount (0x17)

This read-word function returns, as an unsigned integer value, the number of cycles the battery has experienced, with a range of 0 to 65,535. The default value is stored in data flash value **Cycle Count** which is updated each time this variable is incremented. One cycle count is accumulated discharge of **CC Threshold**.

When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-27. CycleCount

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x17 | R/W | CycleCount | unsigned integer | 2 | 0 | 65535 | 0 | |

A.25 DesignCapacity (0x18)

This read-word function returns, as an unsigned integer value, the theoretical or nominal capacity of a new pack, stored in **DesignCapacity** or in **DesignEnergy**.

The *DesignCapacity* value is expressed in either current (mAh at a C/5 discharge rate) or power, (0.1 mWh at a P/5 discharge rate) depending on the setting of [CAPACITY_MODE] bit.

When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-28. DesignCapacity

| SBS CMD. | MODE | NAME | CAPACITY MODE | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|----------------|---------------|------------------|---------------|-----------|-----------|---------------|---------|
| 0x18 | R/W | DesignCapacity | 0 | unsigned integer | 2 | 0 | 65535 | 4400 | mAh |
| | | | 1 | unsigned integer | 2 | 0 | 65535 | 6336 | 0.1 mWh |

A.26 DesignVoltage (0x19)

This read-word function returns an unsigned integer value of the theoretical voltage of a new pack, in mV, with a range of 0 to 65,535. The default value is stored in **DesignVoltage**.

When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-29. DesignVoltage

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x19 | R/W | DesignVoltage | unsigned integer | 2 | 7000 | 18000 | 14400 | mV |

A.27 SpecificationInfo (0x1A)

This read-word function returns, as an unsigned integer value, the version number of the Smart Battery Specification the battery pack supports, as well as voltage- and current-scaling information.


Power scaling is the product of the voltage scaling times the current scaling. The data is packed in the following fashion:

$$\text{IPScale} \times 0x1000 + \text{VScale} \times 0x0100 + \text{SpecID_H} \times 0x0010 + \text{SpecID_L}$$

VScale (voltage scaling) and IPScale (current scaling) should always be set to zero. The default setting is stored in **Spec Info**. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-30. SpecificationInfo

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-------------------|--------|---------------|-----------|-----------|---------------|------|
| 0x1A | R/W | SpecificationInfo | hex | 2 | 0x0000 | 0xFFFF | 0x0031 | |



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure A-4. SpecificationInfo

A.28 ManufactureDate (0x1B)


This read-word function returns the date the pack was manufactured in a packed integer. The date is packed in the following fashion:

$$(\text{year}-1980) \times 512 + \text{month} \times 32 + \text{day}$$

The default value for this function is stored in **Manuf Date**. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-31. ManufactureDate

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x1B | R/W | ManufactureDate | unsigned integer | 2 | 0 | 65535 | 0 | |



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure A-5. ManufactureDate

A.29 SerialNumber (0x1C)

This read-word function is used to return an unsigned integer serial number. The default value of this function is stored in **Ser. Num.**. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-32. SerialNumber

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------|--------|---------------|-----------|-----------|---------------|------|
| 0x1C | R/W | SerialNumber | hex | 2 | 0x0000 | 0xFFFF | 0x0001 | |

A.30 ManufacturerName (0x20)

This read-block function returns a character string containing the battery manufacturer's name with a maximum length of 11 characters (11 data + length byte).

The default setting of this function is stored in data flash **Manuf Name**. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-33. ManufacturerName

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------|--------|---------------|-----------|-----------|---------------|-------|
| 0x20 | R/W | ManufacturerName | String | 11+1 | — | — | Texas Inst. | ASCII |

A.31 DeviceName (0x21)

This read-block function returns a character string that contains the battery name with a maximum length of 7 characters (7 data + length byte).

The default setting of this function is stored in data flash **Device Name**. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-34. DeviceName

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------|--------|---------------|-----------|-----------|---------------|-------|
| 0x21 | R/W | DeviceName | String | 7+1 | — | — | bq34z950 | ASCII |

A.32 DeviceChemistry (0x22)

This read-block function returns a character string that contains the battery chemistry with a maximum length of 4 characters (4 data + length byte).

The default setting of this function is in stored in data flash **Device Chemistry** although it has no use for internal charge control or fuel gauging. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-35. DeviceChemistry

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-----------------|--------|---------------|-----------|-----------|---------------|-------|
| 0x22 | R/W | DeviceChemistry | String | 4+1 | — | — | LION | ASCII |

A.33 ManufacturerData (0x23)

This read-block function returns several configuration data flash elements with an absolute maximum length of 7 Data + 1 length byte (stored in Manufacturer Data Length). The Manufacturing data elements shown below are stored in the Manufacturer Data subclass. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is R/W.

Table A-36. ManufacturerData

| DATA | BYTE | NAME | FORMAT |
|-------------------|------|------------------------|--------|
| Manufacturer Data | 0 | Firmware Version | hex |
| | 1 | | |
| | 2 | | |
| bq34z950 Counter | 3 | Partial Reset Counter | |
| | 4 | Full Reset Counter | |
| | 5 | Watchdog Reset Counter | |
| | 6 | Check Sum | |
| | 7 | String Length Byte | |

A.34 Authenticate (0x2F)

This read/write-block function allows the host to authenticate the bq34z950-based battery using a SHA-1 authentication transform with a length of 20 data bytes + 1 length byte. See *Using SHA-1 in bq20zxx Family of Gas Gauges* application report ([SLUA359](#)) for detailed information.

Table A-37. Authenticate

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------|--------|---------------|-----------|-----------|---------------|------|
| 0x2F | R/W | Authenticate | String | 20+1 | — | — | — | |

A.35 CellVoltage4..1 (0x3C..0x3F)

These read-word functions return an unsigned value of the calculated individual cell voltages, in mV, with a range of 0 to 65,535. *CellVoltage1* corresponds to the bottom most series cell element, while *CellVoltage4* corresponds to the top most series cell element.

Table A-38. CellVoltage4..1

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x3C | R | CellVoltage4 | unsigned Integer | 2 | 0 | 65535 | — | mV |
| 0x3D | | CellVoltage3 | | | | | — | |
| 0x3E | | CellVoltage2 | | | | | — | |
| 0x3F | | CellVoltage1 | | | | | — | |

A.36 SBS Command Values

Table A-39. SBS COMMANDS

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------------|--------------|---------------|-----------|-----------|-------------------|---------------|
| 0x00 | R/W | ManufacturerAccess | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x01 | R/W | RemainingCapacityAlarm | unsigned int | 2 | 0 | 65535 | — | mAh or 10 mWh |
| 0x02 | R/W | RemainingTimeAlarm | unsigned int | 2 | 0 | 65535 | — | min |
| 0x03 | R/W | BatteryMode | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x04 | R/W | AtRate | signed int | 2 | -32768 | 32767 | — | mA or 10 mW |
| 0x05 | R | AtRateTimeToFull | unsigned int | 2 | 0 | 65535 | — | min |
| 0x06 | R | AtRateTimeToEmpty | unsigned int | 2 | 0 | 65535 | — | min |
| 0x07 | R | AtRateOK | unsigned int | 2 | 0 | 65535 | — | |
| 0x08 | R | Temperature | unsigned int | 2 | 0 | 65535 | — | 0.1°K |
| 0x09 | R | Voltage | unsigned int | 2 | 0 | 20000 | — | mV |
| 0x0A | R | Current | signed int | 2 | -32768 | 32767 | — | mA |
| 0x0B | R | AverageCurrent | signed int | 2 | -32768 | 32767 | — | mA |
| 0x0C | R | MaxError | unsigned int | 1 | 0% | 100% | — | |
| 0x0D | R | RelativeStateOfCharge | unsigned int | 1 | 0% | 100% | — | |
| 0x0E | R | AbsoluteStateOfCharge | unsigned int | 1 | 0% | 100% | — | |
| 0x0F | R/W | RemainingCapacity | unsigned int | 2 | 0 | 65535 | — | mAh or 10 mWh |
| 0x10 | R | FullChargeCapacity | unsigned int | 2 | 0 | 65535 | — | mAh or 10 mWh |
| 0x11 | R | RunTimeToEmpty | unsigned int | 2 | 0 | 65535 | — | min |
| 0x12 | R | AverageTimeToEmpty | unsigned int | 2 | 0 | 65535 | — | min |
| 0x13 | R | AverageTimeToFull | unsigned int | 2 | 0 | 65535 | — | min |
| 0x14 | R | ChargingCurrent | unsigned int | 2 | 0 | 65535 | — | mA |
| 0x15 | R | ChargingVoltage | unsigned int | 2 | 0 | 65535 | — | mV |
| 0x16 | R | BatteryStatus | unsigned int | 2 | 0x0000 | 0xFFFF | — | |
| 0x17 | R/W | CycleCount | unsigned int | 2 | 0 | 65535 | — | |
| 0x18 | R/W | DesignCapacity | unsigned int | 2 | 0 | 65535 | — | mAh or 10 mWh |
| 0x19 | R/W | DesignVoltage | unsigned int | 2 | 7000 | 16000 | 14400 | mV |
| 0x1A | R/W | SpecificationInfo | unsigned int | 2 | 0x0000 | 0xFFFF | 0x0031 | |
| 0x1B | R/W | ManufactureDate | unsigned int | 2 | 0 | 65535 | 0 | |
| 0x1C | R/W | SerialNumber | hex | 2 | 0x0000 | 0xFFFF | 0x0001 | |
| 0x20 | R/W | ManufacturerName | String | 11+1 | — | — | Texas Instruments | ASCII |
| 0x21 | R/W | DeviceName | String | 7+1 | — | — | bq34z950 | ASCII |

Table A-39. SBS COMMANDS (continued)

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------|--------------|---------------|-----------|-----------|---------------|-------|
| 0x22 | R/W | DeviceChemistry | String | 4+1 | — | — | LION | ASCII |
| 0x23 | R | ManufacturerData | String | 14+1 | — | — | — | ASCII |
| 0x2F | R/W | Authenticate | String | 20+1 | — | — | — | ASCII |
| 0x3C | R | CellVoltage4 | unsigned int | 2 | 0 | 65535 | — | mV |
| 0x3D | R | CellVoltage3 | unsigned int | 2 | 0 | 65535 | — | mV |
| 0x3E | R | CellVoltage2 | unsigned int | 2 | 0 | 65535 | — | mV |
| 0x3F | R | CellVoltage1 | unsigned int | 2 | 0 | 65535 | — | mV |

Extended SBS Commands

The extended SBS commands are only available when bq34z950 device is in UNSEALED mode and FULL ACCESS mode, indicated by the [SS] flag.

B.1 AFEData (0x45)

This read-block function returns a string of 11 data bytes + 1 length byte. The first 9 bytes are the bq29330 memory map followed by 2 bytes of the internal bq34z950 AFE_Fail_Counter.

Table B-1. AFEData

| DATA | BYTE | NAME | FORMAT |
|----------|------|-------------------------------------|--------|
| bq29330 | 0 | AFE Status | hex |
| | 1 | AFE Output | |
| | 2 | AFE State | |
| | 3 | AFE Function | |
| | 4 | AFE Cell Select | |
| | 5 | AFE OLV | |
| | 6 | AFE OLT | |
| | 7 | AFE SCC | |
| | 8 | AFE SCD | |
| bq34z950 | 9 | internal AFE_Fail_Counter high byte | |
| | 10 | internal AFE_Fail_Counter low byte | |
| | 11 | String Length Byte | |

B.2 FETControl (0x46)

This write/read-word function allows direct control of the FETs for test purposes. The bq34z950 overrides this commands unless in NORMAL mode.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|-------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| FETControl | RSVD | RSVD | RSVD | OD | ZVCHG | CHG | DSG | RSVD |

LEGEND: RSVD = Reserved and **must** be programmed to 0

Figure B-1. FETControl

OD — bq29330 GPOD pin control.

- 0 = Disable GPOD pin (high-Z)
- 1 = Enable GPOD pin (open drain)

ZVCHG — Zero-Volt (Precharge) charge FET Control

- 0 = Turn OFF precharge FET
- 1 = Turn ON precharge FET

CHG — Charge FET Control

0 = Turn OFF CHG FET. CHG FET doesn't turn off in DISCHARGE mode to protect the FET body diode.

1 = Turn ON CHG FET

DSG — Discharge FET Control

0 = Turn OFF DSG FET. DSG FET doesn't turn of in CHARGE mode to protect the FET body diode.

1 = Turn ON DSG FET

B.3 StateOfHealth (0x4F)

This read word function returns the state of health of the battery in %. The calculation formula depends on the *CAPACITY_MODE* flag.

CAPACITY_MODE StateOfHealth

0 = $FullChargeCapacity / Design Capacity$

1 = $FullChargeCapacity / Design Energy$

B.4 SafetyStatus (0x51)

This read word function returns the status of the 1st level safety features.

See [Section D.2](#) for further details.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| High Byte | OTD | OTC | OCD | OCC | RSVD | RSVD | RSVD | RSVD |
| Low Byte | CUV | COV | PF | RSVD | WDF | AOCD | SCC | SCD |

LEGEND: All Values Read Only

Figure B-2. SafetyStatus

OTD — 1 = Discharge overtemperature condition

OTC — 1 = Charge overtemperature condition

OCD — 1 = Discharge overcurrent condition

OCC — 1 = Charge overcurrent condition

CUV — 1 = Cell undervoltage condition

COV — 1 = Cell overvoltage condition

PF — 1 = Permanent failure condition.

WDF — 1 = AFE watchdog condition

AOCD — 1 = Discharge overcurrent condition

SCC — 1 = Charge short-circuit condition

SCD — 1 = Discharge short-circuit condition

B.5 PFStatus (0x53)

The permanent failure status register indicates the source of the bq34z950 permanent-failure condition. Any new permanent failure is added to **PF Flags 1** register to show all permanent failures occurred. See [Section D.3](#) for further details.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| High Byte | RSVD | RSVD | RSVD | RSVD | S OCD | S OCC | RSVD | AFE_C |
| Low Byte | DFF | DFETF | CFETF | CIM | S OTD | S OTC | S OV | RSVD |

LEGEND: All Values Read Only

Figure B-3. PFStatus

- S OCD** — 1 = Discharge Safety Overcurrent permanent failure
- S OCC** — 1 = Charge Safety-Overcurrent permanent failure
- AFE_C** — 1 = Permanent AFE Communications failure
- DFF** — 1 = Data Flash Fault permanent failure
- DFETF** — 1 = Discharge-FET-Failure permanent failure
- CFETF** — 1 = Charge-FET-Failure permanent failure
- CIM** — 1 = Cell-Imbalance permanent failure
- S OTD** — 1 = Discharge Safety Overtemperature permanent failure
- S OTC** — 1 = Charge Safety Overtemperature permanent failure
- S OV** — 1 = Safety-Overvoltage permanent failure

B.6 OperationStatus (0x54)

This read-word function returns the current status of the operation status of the bq34z950.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| High Byte | RSVD | FAS | SS | CSV | RSVD | LDMD | RSVD | RSVD |
| Low Byte | WAKE | DSG | XDSG | RSVD | RSVD | RSVD | VOK | QEN |

LEGEND: All Values Read Only

Figure B-4. OperationStatus

- FAS** — 0 = FULL ACCESS security mode
- SS** — 1 = SEALED mode
- CSV** — 1 = Data flash checksum value has been generated
- LDMD** — LOAD mode for Impedance Track modeling. 0 = constant current, 1 = constant power
- WAKE** — 1 = bq34z950 WAKE mode
- DSG** — Replica of the SBS:BatteryStatus (0x16)[DISCHARGING] flag.
- XDSG** — 1 = Discharge fault
- VOK** — 1 = Voltages are OK for a Qmax update
- QEN** — 1 = Qmax updates are enabled

B.7 ChargingStatus (0x55)

This read-word function returns the current status of the charging functions.

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|---------|-------|-------|-------|-------|-------|-------|
| High Byte | XCHG | CHGSUSP | PCHG | MCHG | RSVD | RSVD | FCHG | RSVD |
| Low Byte | RSVD | CB | RSVD | RSVD | RSVD | RSVD | OC | RSVD |

LEGEND: All Values Read Only

Figure B-5. ChargingStatus

XCHG — 1 = Charging disabled

CHGSUSP — 1 = Charging suspend conditions exist

PCHG — 1 = Precharging conditions exist

MCHG — 1 = Maintenance charging conditions exist

FCHG — 1 = Fast charging conditions exist

CB — 1 = Cell balancing in progress

OC — 1 = Overcharge fault

B.8 ResetData (0x57)

This read-word function returns the number of partial resets (low byte) and full resets (high byte) the device has experienced.

Table B-2. ResetData

| SBS CMD. | MODE | NAME | RESET | | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE |
|----------|------|-----------|----------------|-----------|------------------|---------------|-----------|-----------|---------------|
| 0x57 | R | ResetData | partial resets | low byte | unsigned integer | 1 | 0 | 255 | — |
| | | | full resets | high byte | unsigned integer | 1 | 0 | 255 | — |

B.9 WDRResetData (0x58)

This read-word function returns the number of watchdog resets the device has experienced.

Table B-3. WDRResetData

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x58 | R | WDRResetData | unsigned integer | 2 | 0 | 65535 | — | |

B.10 PackVoltage (0x5A)

This read-word function returns an unsigned integer representing the measured voltage from the AFE pack pin, in mV, with a range of 0 to 65,535.

Table B-4. PackVoltage

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x5A | R | PackVoltage | unsigned integer | 2 | 0 | 65535 | — | mV |

B.11 AverageVoltage (0x5D)

This read-word function returns a signed integer value that approximates a one-minute rolling average of the sum of cell voltages in mV, with a range of 0 to 65,535.

Table B-5. AverageVoltage

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 0x5D | R | AverageVoltage | unsigned integer | 2 | 0 | 65535 | — | mV |

B.12 UnSealKey (0x60)

This read/write block command allows the user to change the Unseal key for the Sealed-to-UNSEALED security-state transition. This function is only available when the bq34z950 is in the FULL ACCESS mode, indicated by a cleared [FAS] flag.

The order of the bytes entered in *ManufacturerAccess* is the reverse of what is read from or written to the part. For example, if the 1st and 2nd word of the UnSealKey block read returns 0x1234 and 0x5678, then in *ManufacturerAccess*, you should enter 0x3412 and 0x7856 to unseal the part.

Table B-6. UnSealKey

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-----------|--------|---------------|------------|------------|---------------|------|
| 0x60 | R/W | UnSealKey | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |

B.13 FullAccessKey (0x61)

This read/write block command allows the user to change the Full-Access security key for the UNSEALED-to-Full-Access security-state transition. This function is only available when the bq34z950 is in the FULL ACCESS mode, indicated by a cleared [FAS] flag.

The order of the bytes entered in *ManufacturerAccess* is the reverse of what is read from or written to the part. For example, if the 1st and 2nd word of the FullAccessKey block read returns 0x1234 and 0x5678, then in *ManufacturerAccess*, you should enter 0x3412 and 0x7856 to put the part in FULL ACCESS mode.

Table B-7. FullAccessKey

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|---------------|--------|---------------|------------|------------|---------------|------|
| 0x61 | R/W | FullAccessKey | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |

B.14 PFKey (0x62)

This read/write block command allows the user to change the Permanent-Failure-Clear key. This function is only available when the bq34z950 is in the FULL ACCESS mode, indicated by a cleared [FAS] flag.

The order of the bytes entered in *ManufacturerAccess* is the reverse of what is read from or written to the part. For example, if the 1st and 2nd word of the PFKey block read returns 0x1234 and 0x5678, then in *ManufacturerAccess*, you should enter 0x3412 and 0x7856 to clear permanent failure.

The default key values for permanent fail clear are 0x2673 and 0x1712.

Table B-8. PFKey

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|-------|--------|---------------|------------|------------|---------------|------|
| 0x62 | R/W | PFKey | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |

B.15 AuthenKey3 (0x63)

This read/write block command stores Byte 12–Byte 15 of the 16 Byte long authentication key. This function is only available when the bq34z950 is in the FULL ACCESS mode, indicated by a cleared *[FAS]* flag.

Table B-9. AuthenKey3

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------|--------|---------------|------------|------------|---------------|------|
| 0x62 | R/W | AuthenKey3 | hex | 4 | 0x00000000 | 0xFFFFFFFF | 0x10325476 | |

B.16 AuthenKey2 (0x64)

This read/write block command stores Byte 8–Byte 11 of the 16 Byte long authentication key. This function is only available when the bq34z950 is in the FULL ACCESS mode, indicated by a cleared *[FAS]* flag.

Table B-10. AuthenKey2

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------|--------|---------------|------------|------------|---------------|------|
| 0x64 | R/W | AuthenKey2 | hex | 4 | 0x00000000 | 0xFFFFFFFF | 0x98BADCFE | |

B.17 AuthenKey1 (0x65)

This read/write block command stores Byte 4–Byte 7 of the 16 Byte long authentication key. This function is only available when the bq34z950 is in the FULL ACCESS mode, indicated by a cleared *[FAS]* flag.

Table B-11. AuthenKey1

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------|--------|---------------|------------|------------|---------------|------|
| 0x65 | R/W | AuthenKey1 | hex | 4 | 0x00000000 | 0xFFFFFFFF | 0xEFCDAB89 | |

B.18 AuthenKey0 (0x66)

This read/write block command stores Byte 0–Byte 3 of the 16 Byte long authentication key. This function is only available when the bq34z950 is in the FULL ACCESS mode, indicated by a cleared *[FAS]* flag.

Table B-12. AuthenKey0

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------|--------|---------------|------------|------------|---------------|------|
| 0x66 | R/W | AuthenKey0 | hex | 4 | 0x00000000 | 0xFFFFFFFF | 0x67452301 | |

B.19 ManufacturerInfo (0x70)

This read-block function returns the data stored in *Manuf. Info* where byte 0 is the MSB with a maximum length of 31 data + 1 length byte. When the bq34z950 is in UNSEALED or FULL ACCESS mode, this block is read/write. When the bq34z950 is in SEALED mode, this block is read only.

Table B-13. ManufacturerInfo

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------|--------|---------------|-----------|-----------|---------------|------|
| 0x70 | R/W | ManufacturerInfo | string | 31+1 | — | — | — | |

B.20 SenseResistor (0x71)

This read/write command allows the user to change the sense resistor value used in $\mu\Omega$. The bq34z950 automatically updates the respective calibration data on receipt of a new sense resistor value.

Table B-14. SenseResistor

| SBS Cmd. | Mode | Name | Format | Size in Bytes | Min Value | Max Value | Default Value | Unit |
|----------|------|---------------|------------------|---------------|-----------|-----------|---------------|-------------|
| 0x71 | R/W | SenseResistor | unsigned integer | 2 | 0 | 65535 | — | $\mu\Omega$ |

B.21 DataflashSubClassID (0x77)

This write word function set the bq34z950 data flash subclass, where data can be accessed by following *DataFlashSubClass1..8* commands.

See for further information.

A *NACK* is returned to this command if the value of the class is outside of the allowed range. The subclasses are defined in the data flash.

Table B-15. DataflashSubClassID

| SBS Cmd. | Mode | Name | Format | Size in Bytes | Min Value | Max Value | Default Value | Unit |
|----------|------|---------------------|--------|---------------|-----------|-----------|---------------|------|
| 0x77 | W | DataflashSubClassID | hex | 2 | 0x0000 | 0xFFFF | — | |

B.22 DataflashSubClassPage1..8 (0x78..0x7F)

These commands are used to access the consecutive 32-byte pages of each subclass.

DataflashSubClassPage1 gets byte 0 to 31 of the subclass, *DataflashSubClassPage2* get bytes 32 to 63, and so on.

NOTE: Any DF location deemed Reserved responds with a *NACK* unless the bq34z950 is in the correct security state to allow access.

Table B-16. DataflashSubClass1..8

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------------|--------|---------------|-----------|-----------|---------------|------|
| 0x78 | R/W | DataflashSubClassPage1 | hex | 32 | 0 | 31 | — | |
| 0x79 | R/W | DataflashSubClassPage2 | hex | 32 | 32 | 63 | — | |
| 0x7A | R/W | DataflashSubClassPage3 | hex | 32 | 64 | 95 | — | |
| 0x7B | R/W | DataflashSubClassPage4 | hex | 32 | 96 | 127 | — | |
| 0x7C | R/W | DataflashSubClassPage5 | hex | 32 | 128 | 159 | — | |
| 0x7D | R/W | DataflashSubClassPage6 | hex | 32 | 160 | 191 | — | |
| 0x7E | R/W | DataflashSubClassPage7 | hex | 32 | 192 | 223 | — | |
| 0x7F | R/W | DataFlasClassSubClass8 | hex | 32 | 224 | 255 | — | |

B.23 Extended SBS Command Values

Table B-17. EXTENDED SBS COMMANDS

| SBS CMD. | MODE | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|------|------------------------|--------------|---------------|------------|------------|---------------|-------------|
| 0x45 | R | AFEData | String | 11+1 | — | — | — | ASCII |
| 0x46 | R/W | FETControl | hex | 1 | 0x00 | 0xFF | — | |
| 0x4F | R | StateOfHealth | unsigned int | 1 | 0% | 100% | — | |
| 0x51 | R | SafetyStatus | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x53 | R | PFStatus | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x54 | R | OperationStatus | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x55 | R | ChargingStatus | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x57 | R | ResetData | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x5A | R | PackVoltage | unsigned int | 2 | 0 | 65535 | — | mV |
| 0x5D | R | AverageVoltage | unsigned int | 2 | 0 | 65535 | — | mV |
| 0x60 | R/W | UnSealKey | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |
| 0x61 | R/W | FullAccessKey | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |
| 0x62 | R/W | PFKey | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |
| 0x63 | R/W | AuthenKey3 | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |
| 0x64 | R/W | AuthenKey2 | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |
| 0x65 | R/W | AuthenKey1 | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |
| 0x66 | R/W | AuthenKey0 | hex | 4 | 0x00000000 | 0xFFFFFFFF | — | |
| 0x70 | R/W | ManufacturerInfo | String | 8+1 | — | — | — | |
| 0x71 | R/W | SenseResistor | unsigned int | 2 | 0 | 65535 | — | $\mu\Omega$ |
| 0x77 | R/W | DataflashSubClassID | hex | 2 | 0x0000 | 0xFFFF | — | |
| 0x78 | R/W | DataflashSubClassPage1 | hex | 32 | — | — | — | |
| 0x79 | R/W | DataflashSubClassPage2 | hex | 32 | — | — | — | |
| 0x7A | R/W | DataflashSubClassPage3 | hex | 32 | — | — | — | |
| 0x7B | R/W | DataflashSubClassPage4 | hex | 32 | — | — | — | |
| 0x7C | R/W | DataflashSubClassPage5 | hex | 32 | — | — | — | |
| 0x7D | R/W | DataflashSubClassPage6 | hex | 32 | — | — | — | |
| 0x7E | R/W | DataflashSubClassPage7 | hex | 32 | — | — | — | |
| 0x7F | R/W | DataflashSubClassPage8 | hex | 32 | — | — | — | |

DQ Command Set

These commands are reflections of the respective SMBus commands and are not altered except to allow the 8-bit DQ communication to make the 16-bit word available where applicable.

C.1 DQ Command Set Summary

Table C-1. DQ Standard Command Set

| SYMBOL | REGISTER NAME | LOC. (HEX) | ACCESS | CONTROL FIELD | | | | | | | |
|--------|--|------------|--------|---------------|--------|--------|--------|--------|--------|--------|--------|
| | | | | 7(MSB) | 6 | 5 | 4 | 3 | 2 | 1 | 0(LSB) |
| FLGS1 | Primary status flags | 1 | Read | CHGS | BRP | –(1) | CI | VDQ | –(1) | EDV1 | EDVF |
| TMPGG | Temperature & Capacity | 2 | Read | TMP3 | TMP2 | TMP1 | TMP0 | GG3 | GG2 | GG1 | GG0 |
| NACH | Nominal available capacity – High byte | 3 | R/W | NACH7 | NACH6 | NACH5 | NACH4 | NACH3 | NACH2 | NACH1 | NACH0 |
| NACL | Nominal available capacity – Low byte | 17 | Read | NACL7 | NACL6 | NACL5 | NACL4 | NACL3 | NACL2 | NACL1 | NACL0 |
| BATID | Battery identification | 4 | R/W | BATID7 | BATID6 | BATID5 | BATID4 | BATID3 | BATID2 | BATID1 | BATID0 |
| LMD | Last measured discharge | 5 | R/W | LMD7 | LMD6 | LMD5 | LMD4 | LMD3 | LMD2 | LMD1 | LMD0 |
| FLGS2 | Secondary status flags | 6 | Read | –(1) | DR1 | DR2 | DR3 | –(1) | –(1) | –(1) | OVLD |
| PPD | Program pin pull-down | 7 | Read | –(1) | –(1) | PPD6 | PPD5 | PPD4 | PPD3 | PPD2 | PPD1 |
| PPU | Program pin pull-up | 8 | Read | –(1) | –(1) | PPU6 | PPU5 | PPU4 | PPU3 | PPU2 | PPU1 |
| CPI | Capacity inaccurate count | 9 | Read | CPI7 | CPI6 | CPI5 | CPI4 | CPI3 | CPI2 | CPI1 | CPI0 |
| VSB | Battery voltage | 0b | Read | VSB7 | VSB6 | VSB5 | VSB4 | VSB3 | VSB2 | VSB1 | VSB0 |
| VTS/ID | Manufacturer Information | 0c | Read | ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |
| CACH | Compensated available capacity – High byte | 0d | Read | CACH7 | CACH6 | CACH5 | CACH4 | CACH3 | CACH2 | CACH1 | CACH0 |
| CACL | Compensated available capacity – Low byte | 0e | Read | CACL7 | CACL6 | CACL5 | CACL4 | CACL3 | CACL2 | CACL1 | CACL0 |
| SAEH | Scaled available energy – High byte | 0f | Read | SAEH7 | SAEH6 | SAEH5 | SAEH4 | SAEH3 | SAEH2 | SAEH1 | SAEH0 |
| SAEL | Scaled available energy – Low byte | 10 | Read | SAEL7 | SAEL6 | SAEL5 | SAEL4 | SAEL3 | SAEL2 | SAEL1 | SAEL0 |
| RST | Reset | 39 | Write | RST | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

C.1.1 Primary Status Register **FLAGS1**

FLAGS1 (DQ Address = 0x01) is a read only register containing the primary device status indicators.

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|------|-----|----|----|-----|----|------|------|
| CHGS | BRP | – | CI | VDQ | – | EDV1 | EDVF |

CHGS

The charge status flag indicates that the bq20862-V200 has detected a charging current.

- 0 Discharge or no charge activity is detected.
- 1 Charge activity is detected.

BRP

The battery replaced flag (BRP) is asserted whenever the bq20862-V200 is reset either by application of VDD or by a DQ serial port command. BRP is reset when either a valid charge action increments NAC to be equal to LMD, or a valid charge action is detected after the EDV1 flag is asserted.

- 0 Battery is being charged and has reached NAC = LMD or discharged until EDV1 is reached
- 1 bq20862-V200 has been reset

CI

The CI bit set indicates that the bq20862-V200 is requesting a capacity relearn cycle for the battery.

- 0 bq20862-V200 has learned capacity within the last 20 increments of cycle count
- 1 bq20862-V200 has been reset, or more than 20 increments of cyclecount() have occurred since the last learn cycle

VDQ

The valid discharge flag (VDQ) in FLAGS1 is a copy of the VDQ bit (bit 4) of PackStatus() [SMBus command 0x2f].

EDV1 and EDVF

EDV1 and EDVF correspond directly to EDV2 and EDV0 SBS functions respectively. The data flash location for EDV1 (DF 0x86 – 0x87) value should be set in between EDV0 and EDV2 in the data flash.

C.1.2 Temperature and Gas Gauge Register **TMPGG**

TMPGG (DQ Address = 0x02) is a read only register containing the battery temperature and capacity.

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|------|------|------|------|-----|-----|-----|-----|
| TMP4 | TMP3 | TMP2 | TMP1 | GG3 | GG2 | GG1 | GG0 |

TMP4–TMP1

The Temperature bits (TMP4–TMP1) report the battery temperature. The temperature is based on Temperature() [SMBus command 0x08]

| TMP3 | TMP2 | TMP1 | TMP0 | TEMPERATURE |
|------|------|------|------|-------------------|
| 0 | 0 | 0 | 0 | T < -30°C |
| 0 | 0 | 0 | 1 | -30°C < T < -20°C |
| 0 | 0 | 1 | 0 | -20°C < T < -10°C |
| 0 | 0 | 1 | 1 | -10°C < T < 0°C |

| TMP3 | TMP2 | TMP1 | TMP0 | TEMPERATURE |
|------|------|------|------|-----------------|
| 0 | 1 | 0 | 0 | 0°C < T < 10°C |
| 0 | 1 | 0 | 1 | 10°C < T < 20°C |
| 0 | 1 | 1 | 0 | 20°C < T < 30°C |
| 0 | 1 | 1 | 1 | 30°C < T < 40°C |
| 1 | 0 | 0 | 0 | 40°C < T < 50°C |
| 1 | 0 | 0 | 1 | 50°C < T < 60°C |
| 1 | 0 | 1 | 0 | 60°C < T < 70°C |
| 1 | 0 | 1 | 1 | 70°C < T < 80°C |
| 1 | 1 | 0 | 0 | T > 80°C |

GG3–GG0

The Gas Gauge bits (GG3–GG0) report the battery capacity in 1/16th divisions of NAC from 0 to 15/16 when GGSRC in **bq20862 Configuration** (DF 0xf6) is set. If GGSRC in bq20862 Configuration (DF 0xf6) is cleared, then the Gas Gauge bits (GG3–GG0) report the battery capacity in 1/16th divisions of CAC from 0 to 15/16.

C.1.3 Nominal Available Charge Registers (NACH and NACL)

The read only NACH high-byte register (DQ address = 0x03) and NACL low-byte register (address = 0x17) are the main gas gauging registers for the bq20862-V200 available via the DQ 1-wire interface. The NAC registers are a function of the SBS RemainingCapacity() High and Low bytes and are in μVh units.

$$\text{NAC} = \text{RM}() \times \text{RSNS} \times 1/\text{mV to mAh SCALE}$$

Where RM() is the SBS RemainingCapacity() in mAh, RSNS is the sense resistor value in m Ω , and mV to mAh SCALE differs based on the setting of the PPUD bit in the bq20862 Configuration register. When the PPUD bit is 0, mV to mAh SCALE is based on the value stored in mV to mAh SCALE DF 0xf4 and 0xf5. When the PPUD bit is 1, mV to mAh SCALE is decoded from the PPU and PPD registers. The selection of the proper value for the mV to mAh SCALE factor is discussed in the Programmed Full Count (PFC) or Initial Battery Capacity (Prog1–Prog4) section.

C.1.4 Battery Identification Register (BATID)

The read/write BATID register (DQ address = 0x04) is available for use by the system to determine the type of battery pack. The BATID contents are retained as long as VDD is greater than 2 V. The contents of BATID have no effect on the operation of the device. The default value for this register is in **Bat ID**.

C.1.5 Last Measured Discharge Register (LMD)

LMD is a read/write register (DQ address = 0x05) that the bq20862-V200 uses as a measured full reference. LMD is the DQ equivalent of the SBS value FullChargeCapacity() and is in μVh units.

$$\text{LMD} = \text{PFC}/256$$

Where PFC is the Programmed Full Count or Initial Battery Capacity. See Programmed Full Count (PFC) or Initial Battery Capacity (PPx1–PPx4) ([Section C.1.8](#)) for a discussion of PFC.

C.1.6 Secondary Status Register (FLGS2)

FLAGS2 (DQ Address 0x06) is a read-only register containing the secondary status indicators.

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|----|-----|-----|-----|----|----|----|------|
| – | DR2 | DR1 | DR0 | – | – | – | OVLD |

DR2...DR0

The discharge rate flags, DR2–0, are bits 6–4. They are used to determine the current discharge regime as follows:

| DR2 | DR1 | DR0 | DISCHARGE RATE |
|-----|-----|-----|----------------------------------|
| 0 | 0 | 0 | Current <25% of Overload Current |
| 0 | 0 | 1 | 25% ≤ Current < Overload Current |
| 0 | 1 | 0 | Current ≥ Overload Current |

OVLD

The Overload flag is set when the measured current exceeds the programmable *Overload Current Threshold* (DF 0x58 – 0x59)

- 0 Current() and (IH +IL) are below *Overload Current Threshold*
- 1 Current() and (IH +IL) are equal to or above *Overload Current Threshold*

C.1.7 Program Pin Pull-Down and Pull-Up Registers (PPD and PPU)

These read-only registers (DQ addresses = 0x07 and 0x08) (DF 0xee and 0xef) contain the configuration information for the bq20862-V200 to enable compatibility with the bq2050 pin input programming.

If PPUD in bq20862 Configuration (DF 0xf6) is 0 then PPU and PPD bits 0, 1, 2, and 3 (Prog1–Prog4) have no impact on the configuration and operation of the bq20862-V200. In this configuration, on POR, PFC is set to the value determined by the following equation:

$$PFC = \text{Full Charge Capacity (FCC)} \times \text{RSNS} \times \text{mV to mAh SCALE.}$$

Where FCC is Full Charge Capacity (DF 0x35-0x36) in mAh, RSNS is the value of the sense resistor in mΩ, and mV to mAh SCALE is the scale factor stored in mV to mAh SCALE (DF 0xf4 and 0xf5). LMD (DQ 0x05) is set to PFC/256. In this mode, LMD depends on the value of FCC that is stored in the data flash, so LMD is not lost upon POR.

If PPUD is 1 then the resolved capacity value of PPU and PPD is loaded into PFC upon POR, and LMD (DQ 0x05) is set to PFC/256. Every time the bq20862-V200 goes through a full reset the learned LMD is lost. See Programmed Full Count (PFC) or Initial Battery Capacity (Prog1–Prog4) ([Section C.1.8](#)) for a discussion of PFC when the PPUD bit is set to 1.

| | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-----|----|----|------|------|------|------|------|------|
| PPD | – | – | PPD6 | PPD5 | PPD4 | PPD3 | PPD2 | PPD1 |
| PPU | – | – | PPU6 | PPU5 | PPU4 | PPU3 | PPU2 | PPU1 |

PPU and **PPD** selection is based on the following configuration elements where

| PROGx | PPUx | PPDx |
|-------|------------------|------------------|
| L | 0 | 1 ⁽¹⁾ |
| H | 1 ⁽¹⁾ | 0 |
| Z | 0 | 0 |

⁽¹⁾ PPUx = PPDx = 1 is not a valid state and should not be used.

C.1.8 Programmed Full Count (PFC) or Initial Battery Capacity (PPx1–PPx4)

PFC is the Programmed Full Count or Initial capacity of the battery pack. PFC is determined at POR depending on the setting of the PPUD bit in the bq20862 Configuration register. If the PPUD bit is cleared, then the PPU and PPD bits 0-3 (prog1-4) have no effect on the configuration of the bq20862-V200, and on reset, PFC is set to the value determined by the following equation:

$$\text{PFC} = \text{Full Charge Capacity (FCC)} \times \text{RSNS} \times \text{mV to mAh SCALE}$$

Where FCC is Full Charge Capacity (DF 0x35-0x36) in mAh, RSNS is the value of the sense resistor in mΩ, and mV to mAh SCALE is the scale factor stored in mV to mAh SCALE (DF 0xf4 & 0xf5). LMD (DQ 0x05) is set to PFC/256. In this mode, LMD depends on the value of FCC that is stored in the data flash, so LMD is not lost on POR.

If the PPUD bit in the bq20862 Configuration register is set to 1 then the PFC is decoded from the PPU (DF 0xee) and PPD (DF 0xef) registers on POR. Note: On POR, LMD (DQ 0x05) is set to PFC/256. The PFC value is programmed by using Prog1 through Prog4. The bq20862-V200 is configured for a given application by selecting a PFC value from [Table C-2](#). The correct PFC is selected from the table using the following equation

$$\text{Battery Capacity (mVh)} = \text{Battery Capacity (mAh)} \times \text{RSNS}$$

Where Battery Capacity (mVh) is the design capacity of the battery pack in mVh, Battery Capacity (mAh) is the design capacity of the battery pack in mAh and RSNS is the value of the sense resistor in mΩ. After calculating Battery Capacity (mVh) find the closest value to this number in [Table C-2](#) (use the next lowest value) and use the value for mV to mAh SCALE in the column containing that number. The PFC value in the same row as the Battery Capacity (mVh) (next lowest value) is the PFC value used for calculations when the PPUD bit is set to 1. Selecting the next lowest value to Battery Capacity (mVh) from the table provides a conservative capacity reference until the bq20862-V200 learns a new capacity reference.

Example: Selecting a PFC Value

Given: Sense resistor = 0.05 Ω

Capacity = 1000 mAh, Li-Ion battery, coke-anode

Therefore: 1000 mAh * 0.05 Ω = 50 mVh

Looking at [Table C-2](#), 48.0 is the next lowest value to the calculated value of 50 mVh. This means that mV to mAh SCALE will be set to 1/640 and the PFC used for calculations will be 30720. In this mode, LMD is determined from the PFC value selected from [Table C-2](#), so LMD is reset to PFC (from [Table C-2](#))/256 on reset. This causes the learned LMD to be lost on reset.

Table C-2. mV to mAh SCALE, PFC and PROG1–4 Settings

| PROGx | | PFC | PROG4 = L | | | PROG4 = Z | | | UNIT |
|---------------------------------------|---|-------|-----------------|------------------|------------------|------------------|-------------------|-------------------|---------------|
| 1 | 2 | | PROG3 = H | PROG3 = Z | PROG3 = L | PROG3 = H | PROG3 = Z | PROG3 = L | |
| – | – | – | SCALE = 1/80 | SCALE = 1/160 | SCALE = 1/320 | SCALE = 1/640 | SCALE = 1/1280 | SCALE = 1/2560 | mVh/ count |
| H | H | 49152 | 614 | 307 | 154 | 76.8 | 38.4 | 19.2 | mVh |
| H | Z | 45056 | 563 | 282 | 141 | 70.4 | 35.2 | 17.6 | mVh |
| H | L | 40960 | 512 | 256 | 128 | 64.0 | 32.0 | 16.0 | mVh |
| Z | H | 36864 | 461 | 230 | 115 | 57.6 | 28.8 | 14.4 | mVh |
| Z | Z | 33792 | 422 | 211 | 106 | 53.0 | 26.4 | 13.2 | mVh |
| Z | L | 30720 | 384 | 192 | 96.0 | 48.0 | 24.0 | 12.0 | mVh |
| L | H | 27648 | 346 | 173 | 86.4 | 43.2 | 21.6 | 10.8 | mVh |
| L | Z | 25600 | 320 | 160 | 80.0 | 40.0 | 20.0 | 10.0 | mVh |
| L | L | 22528 | 282 | 141 | 70.4 | 35.2 | 17.6 | 8.8 | mVh |
| VSR equivalent to 2 counts/sec. (nom) | | | 90 | 45 | 22.5 | 11.25 | 5.6 | 2.8 | mV |

Table C-3. Compensation and PROG5 Setting

| PROG5 | COMPENSATION |
|-------|----------------|
| H | Coke Anode |
| Z | Coke Anode |
| L | Graphite Anode |

Table C-4. Discharge Rate and Compensation Factors

| APPROXIMATE DISCHARGE RATE | GRAPHITE | | COKE | |
|-------------------------------|----------------------------------|------------|----------------------------------|------------|
| | DISCHARGE COMPENSATION FACTOR | EFFICIENCY | DISCHARGE COMPENSATION FACTOR | EFFICIENCY |
| <0.5C | 1.00 | 100% | 1.00 | 100% |
| ≥0.5C | 1.05 | 95% | 1.15 | 86% |

Table C-5. Temperature Compensation Factors

| TEMPERATURE | GRAPHITE | | COKE | |
|--------------|------------------------------------|------------|------------------------------------|------------|
| | TEMPERATURE COMPENSATION FACTOR | EFFICIENCY | TEMPERATURE COMPENSATION FACTOR | EFFICIENCY |
| ≥10°C | 1.00 | 100% | 1.00 | 100% |
| 0°C to 10°C | 1.10 | 90% | 1.25 | 80% |
| -10°C to 0°C | 1.35 | 74% | 2.00 | 50% |
| ≤-10°C | 2.50 | 40% | 8.00 | 12% |

Table C-6. Initial Setting of LMD Using PROG6

| PROG5 | COMPENSATION |
|-------|--|
| H | LMD = Initial Capacity (DF 0x33 – 0x34) on Reset |
| L | 0 |

C.1.9 Capacity Inaccurate Count Register (CPI)

The LMD is susceptible to error on initialization or if no updates occur. On initialization, the LMD value includes the error between the programmed full capacity and the actual capacity. This error is present until a valid discharge occurs and LMD is updated. The other cause of LMD error is battery wear-out. As the battery ages, the measured capacity must be adjusted to account for changes in actual battery capacity.

The read-only CPI register (DQ address = 0x09) increments to indicate the number of cycles since its last update of LMD. This is directly taken from CycleCount() updates. However, once an update to LMD has occurred then CPI is reset whereas CycleCount() continues to increment.

C.1.10 Battery Voltage Register (VSB)

The read-only Battery Voltage register (VSB) is used to represent the battery voltage. The VSB register (DQ address = 0x0b) is updated approximately once per second with the present value of the Battery Voltage / Resistor Gain. The resistor divider gain (DF 0xf0–0xf1) is used to enable backwards compatibility to the bq2050 device and is the inverse of the divider ratio.

Example: For a 500-k Ω and a 100-k Ω resistor divider network the Resister Divider Gain would be 6
Battery Voltage = 2.4 V x (256/VSB) x Resister divider gain.

The actual battery voltage can be read via VBATH (DQ 0x40) and VBATL (DQ 0x41).

C.1.11 VTS/ID (ID)

This location is available for manufacturing codes or other information. It has no effect on the operation of the bq20862-V200.

C.1.12 Compensated Available Capacity Registers (CACH/CACL)

The read-only CACH high-byte register (DQ address = 0x0d) and the read-only CACL low-byte register (address = 0x0e) represent the available capacity compensated for discharge rate and temperature. CACH and CACL use corrections as outlined in Tables 13, 14, 15, 16, and 17, and vary as conditions change. The NAC and LMD registers are not affected by the discharge rate and temperature. Compensation is only active when a discharge is present. If the discharge is removed then the compensation is removed as well.

C.1.13 Scaled Available Energy Registers (SAEH/SAEL)

The read-only SAEH high-byte register (DQ address = 0x0f) and the read only SAEL low-byte register (DQ address = 0x10) are used to scale battery voltage and CAC to a value which can be translated to watt-hours remaining under the present conditions. SAEL and SAEH may be converted to mWh using Equation 1:

$$E(\text{mWh}) = (\text{SAEH} \times 256 + \text{SAEL}) \times \frac{2.4 \times \text{SCALE}}{R_S} \times \frac{R_{B1} + R_{B2}}{R_{B2}}$$

where $(R_{B1} + R_{B2})/R_{B2}$ = Resister Divider Gain (DF 0xf0 – 0xf3)

R_S = sense resistor value.

Where *mV TO mAh SCALE* is based on the setting of the PPUD bit in the *bq20862 Configuration* register. (1)

| PPUD Bit | <i>mV TO mAh SCALE</i> |
|----------|---|
| 0 | 1 / <i>mV to mAh SCALE</i> (DF 0xf4 – 0xf5) |
| 1 | See <i>SCALE</i> in Table C-2. |

C.1.14 Reset Register (RST)

The reset register (DQ address = 0x39) enables a software controlled reset of the device. By writing the RST register contents from 00h to 80h, a bq20862-V200 reset is performed. Setting any bit other than the most-significant bit of the RST register is not allowed and results in improper operation of the bq20862-V200. Resetting the bq20862-V200 sets the following:

- LMD = PFC
- CPI, VDQ, NACH, and NACL = 0
- CI and BRP = 1

Table C-7. DQ Extended Command Set Summary

| SYMBOL | REGISTER NAME | LOC. (HEX) | ACCESS | EQUIVALENT SMBus COMMAND (SEE Appendix A) |
|--------|-----------------------------|------------|--------|---|
| VBATH | Battery Voltage – High byte | 40 | Read | <i>Voltage()</i> 0x09 |
| VBATL | Battery Voltage – Low byte | 41 | Read | |

Table C-7. DQ Extended Command Set Summary (continued)

| SYMBOL | REGISTER NAME | LOC. (HEX) | ACCESS | EQUIVALENT SMBus COMMAND (SEE Appendix A) |
|---------------|--------------------------------|-------------------|---------------|--|
| CELL4H | Cell 4 Voltage – High byte | 42 | Read | <i>VCELL4()</i> 0x3C |
| CELL4L | Cell 4 Voltage – Low byte | 43 | Read | |
| CELL3H | Cell 3 Voltage – High byte | 44 | Read | <i>VCELL3()</i> 0x3D |
| CELL3L | Cell 3 Voltage – Low byte | 45 | Read | |
| CELL2H | Cell 2 Voltage – High byte | 46 | Read | <i>VCELL2()</i> 0x3E |
| CELL2L | Cell 2 Voltage – Low byte | 47 | Read | |
| CELL1H | Cell 1 Voltage – High byte | 48 | Read | <i>VCELL1()</i> 0x3F |
| CELL1L | Cell 1 Voltage – Low byte | 49 | Read | |
| CYCH | Cycle Count – High byte | 4A | Read | <i>Cyclecount()</i> 0x17 |
| CYCL | Cycle Count – Low byte | 4B | Read | |
| MFDH | Manufacturers Date – High byte | 4C | Read | <i>ManufactureDate()</i> 0x1B |
| MFDL | Manufacturers Date – Low byte | 4D | Read | |
| IH | Current – High byte | 4E | Read | <i>Current()</i> 0x0A |
| IL | Current – Low byte | 4F | Read | |
| AVIH | Average Current – High byte | 50 | Read | <i>AverageCurrent()</i> 0x0B |
| AVIL | Average Current – Low byte | 51 | Read | |
| TMPH | Temperature – High byte | 52 | Read | <i>Temperature()</i> 0x08 |
| TMPL | Temperature – Low byte | 53 | Read | |
| SNH | Serial Number – High byte | 54 | Read | <i>SerialNumber()</i> 0x1C |
| SNL | Serial Number – Low byte | 55 | Read | |
| CHGVH | Charging Voltage – High byte | 56 | Read | <i>ChargingVoltage()</i> 0x15 |
| CHGVL | Charging Voltage – Low byte | 57 | Read | |
| CHGIH | Charging Current – High byte | 58 | Read | <i>ChargingCurrent()</i> 0x14 |
| CHGIL | Charging Current – Low byte | 59 | Read | |
| RSOC | Relative State of Charge | 5A | Read | <i>RelativeStateofCharge()</i> 0x0D |
| ASOC | Absolute State of Charge | 5B | Read | <i>AbsoluteStateofCharge()</i> 0x0E |
| MERH | Max Error – High byte | 5C | Read | <i>MaxError()</i> 0x0C |
| MERL | Max Error – Low byte | 5D | Read | |

Data Flash

CAUTION

Care should be taken when mass programming the data flash space using previous versions of data flash memory map files (such as *.gg files) to ensure all public locations are updated correctly.

Data flash can only be updated if *Voltage* ≥ **Flash Update OK Voltage** or *PackVoltage* ≥ **Charger Present**. Data flash reads and writes are verified according to the method detailed in the *2nd Level Safety* section of this data sheet.

NOTE: Data flash updates are disabled when *[PF]* *SafetyStatus* flag is set.

D.1 Accessing Data Flash

In different security modes, the data flash access conditions change. See *ManufacturerAccess* and [Section 2.6](#) for more detailed information.

| SECURITY MODE | NORMAL DATA FLASH ACCESS |
|---------------|--------------------------|
| BootROM | N/A |
| FULL ACCESS | R/W |
| UNSEALED | R/W |
| SEALED | N/A |

D.1.1 Data Flash Interface

The bq34z950 data flash is organized into subclasses where each data flash variable is assigned an offset within its numbered subclass. For example: the **Pre-chg Temp** threshold location is defined as:

- Class = Charge Control
- SubClass = Precharge Cfg = 33
- Offset = 2

Note: Data flash commands are NACKed if the bq34z950 is in SEALED mode (*[SS]* flag is set).

Each subclass can be addressed individually by using the *DataflashSubClassID* command and the data within each subclass is accessed by using the *DataflashSubClassPage1..8* commands.

Reading and Writing subclass data are block operations which are 32 Bytes long each, but data can be written in shorter block sizes. The final block in one subclass can be shorter than 32 bytes so care must be taken not to write over the subclass boundary. None of the values written are bounded by the bq34z950 and the values are not rejected by the gas gauge. Writing an incorrect value may result in hardware failure due to firmware program interpretation of the invalid data. The data written is persistent, so a Power On Reset does resolve the fault.

D.1.2 Reading a SubClass

Information required:

- SubClassID
- Number of bytes in the subclass
- Variable Offset

Procedure:

1. Write the SubClassID to bq34z950 using *DataflashSubClassID* command.
2. Read a block of data using *DataflashSubClassPage1..8* command. A subclass can hold up to 256 bytes of data, but subclass data can only be read in 32 byte long data blocks. The *DataflashSubClassPage1* command reads only the first 32 bytes in a subclass, the *DataflashSubClassPage2* command reads the second 32 bytes in a subclass and so on. For example: if the subclass has 40 bytes, *DataflashSubClassPage1 + DataflashSubClassPage1* is needed to read the whole subclass.

D.1.3 Writing a SubClass

Information required:

- SubClassID
- Number of bytes in the subclass
- 32 bytes of initialized data to be written. Less than 32 bytes is acceptable if a subclass contains less than 32 bytes in the last block.

Procedure:

1. Write the SubClassID to bq34z950 using *DataflashSubClassID* command.
2. Write a block of data using *DataflashSubClassPage1..8* command. A subclass can hold up to 256 bytes of data, but subclass data can only be write in 32 byte long data blocks. The *DataflashSubClassPage1* command writes only the first 32 bytes in a subclass, the *DataflashSubClassPage2* command writes the second 32 bytes in a subclass and so on. For example: if the subclass has 40 bytes and data in offset 34 of the subclass needs to be changed, use *DataflashSubClassPage2* to write data from byte 32–40 of the subclass.

D.1.4 Example

To write the value of **Term Voltage** to a value of 8.7 V the following sequence is used.

Read complete Gas Gauging-IT Cfg subclass (SubclassID = 80) into RAM:

- Write Subclass ID
 - SMB Slave Address (0x16)
 - SMB CMD 0x77 with 0x0050 as data (=80 decimal)
- Read Subclass (2 blocks are needed as it is over 32 bytes long)
 - SMB Slave Address (0x16)
 - SMB CMD 0x78 receiving 32 bytes of data
 - SMB CMD 0x79 receiving 32 bytes of data

Overwrite offset 45 of received data with 8.7 V:

- Update offset 45 of second block with 0x21Fc (=8700 decimal)

Write the complete subclass back to the bq34z950:

- Write Subclass ID
 - SMB Slave Address (0x16)
 - SMB CMD 0x77 with 0x0050 as data
- Write Subclass
 - SMB Slave Address (0x17)

- SMB CMD 0x78 with 32 bytes of data
- SMB CMD 0x79 with 32 bytes of data

Alternatively, only the required block rather than the full subclass can be accessed.

Read required block of Gas Gauging-IT Cfg subclass (SubclassID = 80) into RAM:

- Write Subclass ID
 - SMB Slave Address (0x17)
 - SMB CMD 0x77 with 0x0050 as data (=80 decimal)
- Read Subclass (2nd block is needed as its offset 45)
 - SMB Slave Address (0x16)
 - SMB CMD 0x79 receiving 32 bytes of data

Overwrite offset (45–32 = 13) of received data with 8.7 V:

- Update offset 45 with 0x21Fc (= 8700 decimal)

Write the updated block back to the bq34z950:

- Write Subclass ID
 - SMB Slave Address (0x17) SMB CMD 0x77 with 0x0050 as data
- Write Subclass
 - SMB Slave Address (0x17)
 - SMB CMD 0x79 with 32 bytes of data

D.2 1st Level Safety Class

D.2.1 Voltage (Subclass 0)

D.2.1.1 COV Threshold (Offset 0)

The bq34z950 sets the *[COV]* flag in *SafetyStatus* if any *CellVoltage4..1* is equal to or higher than the **COV Threshold** for a period of 2 s.

Table D-1. COV Threshold

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 0 | Voltage | 0 | COV Threshold | unsigned integer | 2 | 3700 | 5000 | 4300 | mV |

D.2.1.2 COV Recovery (Offset 3)

The bq34z950 recovers from cell overvoltage condition, if all cell voltages are equal to or lower than the **COV Recovery** threshold level. On recovery the *ChargingCurrent* and *ChargingVoltage* is set to appropriate value by charging algorithm, *[TCA]* is cleared and the *[COV]* in *SafetyStatus* is reset.

Table D-2. COV Recovery

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 0 | Voltage | 3 | COV Recovery | unsigned integer | 2 | 0 | 4400 | 3900 | mV |

D.2.1.3 CUV Threshold (Offset 12)

The bq34z950 sets the *[CUV] SafetyStatus* if any *CellVoltage4..1* is equal to or lower than the **CUV Threshold** for a period of 2 s.

Table D-3. CUV Threshold

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 0 | Voltage | 12 | CUV Threshold | unsigned integer | 2 | 0 | 3500 | 2200 | mV |

D.2.1.4 CUV Recovery (Offset 15)

The bq34z950 recovers from cell undervoltage condition, if all *CellVoltage4..1* are equal to or higher than the **CUV Recovery** threshold. On recovery the *ChargingCurrent* and *ChargingVoltage* are set to appropriate value by charging algorithm, the *[TDA]* flag is reset, the *[CUV]* in *SafetyStatus* is reset and the *[XDSG]* flag in *OperationStatus* is reset.

Table D-4. CUV Recovery

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 0 | Voltage | 15 | CUV Recovery | unsigned integer | 2 | 0 | 3600 | 3000 | mV |

D.2.2 Current (Subclass 1)

D.2.2.1 OC (1st Tier) Chg (Offset 0)

The bq34z950 sets the *[OCC] SafetyStatus* if charge *Current* is equal to or higher than the **OC (1st Tier) Chg** threshold for a period of 2 s.

In overcurrent while charging condition, the CHG FET is turned off, the *ChargeCurrent* and *ChargeVoltage* is set to 0, the *[TCA]* is set and the *[OCC]* in *SafetyStatus* is set.

The bq34z950 recovers from overcurrent charge condition if the *AverageCurrent* is equal to or lower than 100 mA for the length of **Current Recovery Time**. The bq34z950 recovers in REMOVABLE BATTERY mode by removing and reinserting the battery pack. On recovery the *ChargingCurrent* and *ChargingVoltage* are set to appropriate value per charging algorithm, *[TCA]* is reset and the *[OCC]* in *SafetyStatus* is reset.

Table D-5. OC (1st Tier) Chg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 1 | Current | 0 | OC (1st Tier) Charge | unsigned integer | 2 | 0 | 20000 | 6000 | mA |

D.2.2.2 OC (1st Tier) Dsg (Offset 5)

The bq34z950 sets the [OCD] *SafetyStatus* if the discharge *Current* is equal to or higher than the **OC (1st Tier) Dsg** threshold for a period of 2 s.

In overcurrent discharge condition, the DSG FET is turned off, the *ChargeCurrent* is set to **Precharge Current**, the [TCA] is set, the [FD] flag is set, the [OCD] in *SafetyStatus* is set and the [XDSG] is set.

The bq34z950 recovers from overcurrent discharge condition if the *AverageCurrent* is equal to or lower than 100 mA current level for the length of **Current Recovery Time**. On recovery the *ChargingCurrent* and *ChargingVoltage* is set to appropriate value per charging algorithm, [TCA] is reset, the [OCD] *SafetyStatus* is reset and the [XDSG] is reset

Table D-6. OC (1st Tier) Dsg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------------|------------------|---------------|-----------|-----------|---------------|------|
| 1 | Current | 5 | OC (1st Tier) Dsg | unsigned integer | 2 | 0 | 20000 | 6000 | mA |

D.2.2.3 Current Recovery Time (Offset 16)

The **Current Recovery Time** sets the minimum time period where the *AverageCurrent* need to be below overcurrent charge/discharge recovery threshold to recover from overcurrent charge/discharge condition.

Table D-7. Current Recovery Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 1 | Current | 16 | Current Recovery Time | unsigned integer | 1 | 0 | 240 | 8 | s |

D.2.2.4 AFE OC Dsg (Offset 17)

The **AFE OC Dsg** threshold sets the OLV register of bq29330 AFE device. See the overload threshold register of bq29330 datasheet ([SLUS673](#)) for more details and appropriate values to use.

Table D-8. AFE OC Dsg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------|--------|---------------|-----------|-----------|---------------|------|
| 1 | Current | 17 | AFE OC Dsg | hex | 1 | 0 | 0x1F | 0x12 | |

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|-----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Low Byte | RSVD | RSVD | RSVD | OLV4 | OLV3 | OLV2 | OLV1 | OLV0 |

LEGEND: RSVD = Reserved and **must** be programmed to 0

Figure D-1. OLV Register

OLV4, OLV3, OLV2, OLV1, OLV0 — Sets the overload voltage threshold of bq29330

0x00–0x1F = sets the voltage threshold between 50mV and 205mV in 5mV steps.

D.2.2.5 AFE OC Dsg Time (Offset 18)

The **AFE OC Discharge Time** is programmed into the OLT register of bq29330 AFE device. If an overcurrent discharge condition is reported by bq29330, *ChargingCurrent* is set to 0, [TDA] in *BatteryStatus* is set and [AOCD] in *SafetyStatus* is set.

The bq34z950 recovers from overcurrent discharge condition if the *AverageCurrent* is equal to or lower than the (-)100 mA current level for the length of **Current Recovery Time**. On recovery the charging current and voltage is set to appropriate value per charging algorithm, terminate discharge alarm is reset, the [AOCD] in *SafetyStatus* is reset and the operation status discharge fault is reset

Table D-9. AFE OC Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 1 | Current | 18 | AFE OC Dsg Time | hex | 1 | 0 | 0xFF | 0x0F | |

OLT3, OLT2, OLT1, OLT0 — Sets the overload voltage delay of bq29330

0x00–0x0F = Sets the overvoltage trip delay between 1 ms – 31 ms in 1 ms steps

D.2.2.6 AFE SC Chg Cfg (Offset 21)

The **AFE SC Charge Cfg** is programmed into the SCC register of bq29330 AFE device.

AFE SC Charge Cfg sets the short circuit charging voltage threshold and the short circuit in charging delay of the bq29330.

If the bq34z950 identifies short circuit situation from bq29330, *ChargingCurrent* and *ChargingVoltage* are set to 0, [TCA] in *BatteryStatus* is set and the [SCC] in *SafetyStatus* is set.

The bq34z950 recovers from short circuit charge condition if *AverageCurrent* is equal to or lower than the 5 mA for the length of **Current Recovery Time**. On recovery the *ChargingCurrent* and *ChargingVoltage* is set to appropriate value per charging algorithm, , [TCA] in *BatteryStatus* is reset, the [SCC] in *SafetyStatus* is reset.

Table D-10. AFE SC Chg Cfg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|--------|---------------|-----------|-----------|---------------|------|
| 1 | Current | 21 | AFE SC Chg Cfg | hex | 1 | 0 | 0xFF | 0x77 | |




Figure D-2. SCC Register

SCCT3, SCCT2, SCCT1, SCCT0 — Sets the short circuit delay in charging of bq29330

0x00–0x0F = Sets the short circuit in charging delay between 0 μs–915 μs in 61-μs steps

SCCV3, SCCV2, SCCV1, SCCV0 — Sets the short circuit voltage threshold in charging of bq29330

0x00–0x0F = sets the short circuit voltage threshold between 0.1V and 0.475V in 25mV steps

D.2.2.7 AFE SC Dsg Cfg (Offset 22)

The **AFE SC Dsg Cfg** is programmed into the SCD register of bq29330 AFE device. The

AFE SC Dsg Cfg sets the short circuit discharging voltage threshold and the short circuit in discharging delay of the bq29330.

If the bq34z950 identifies discharge short circuit situation from bq29330, *ChargingCurrent* and *ChargingVoltage* are set to 0, [TDA] in *BatteryStatus* is set, [SCD] in *SafetyStatus* is set and [XDSG] in *OperationStatus* is set.

The bq34z950 recovers from short circuit discharge condition if *AverageCurrent* is equal to or greater than the (-)5 mA for the length of **Current Recovery Time**. On recovery the *ChargingCurrent* and *ChargingVoltage* is set to appropriate value per charging algorithm, *[TDA]*, in *BatteryStatus* is reset, *[SCD]* in *SafetyStatus* is reset and the *[XDSG]* is reset

Table D-11. AFE SC Dsg Cfg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|--------|---------------|-----------|-----------|---------------|------|
| 1 | Current | 22 | AFE SC Dsg Cfg | hex | 1 | 0 | 0xFF | 0x77 | |

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|-----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Low Byte | SCDT3 | SCDT2 | SCDT1 | SCDT0 | SCDV3 | SCDV2 | SCDV1 | SCDV0 |

Figure D-3. SCD Register

SCDT3, SCDT2, SCDT1, SCDT0 — Sets the short circuit delay in discharging of bq29330

0x00–0x0F = Sets the short circuit in discharging delay between 0 μ s–915 μ s in 61- μ s steps

SCDV3, SCDV2, SCDV1, SCDV0 — Sets the short circuit voltage threshold in discharging of bq29330

0x00–0x0F = Sets the short circuit voltage threshold between 0.1 V and 0.475 V in 25-mV steps

D.2.3 Temperature (Subclass 2)

D.2.3.1 Over Temp Chg (Offset 0)

The bq34z950 sets the *[OTC]* in *SafetyStatus* if pack *Temperature* is equal to or higher than the **Over Temp Chg** threshold for a period of 2 s.

In charging overtemperature condition, the *ChargingVoltage* and *ChargingCurrent* is set to 0, the *[OTA]* in *BatteryStatus* is set, *[TCA]* is set, the *[OTC]* in *SafetyStatus* is set. If *[OTFET]* bit is enabled, CHG FET also turns off.

Table D-12. Over Temp Chg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|-------|
| 2 | Temperature | 0 | Over Temp Chg | unsigned integer | 2 | 0 | 1200 | 550 | 0.1°C |

D.2.3.2 OT Chg Recovery (Offset 3)

The bq34z950 recovers from overtemperature charge condition, if the *Temperature* is equal to or lower than the **OT Chg Recovery** level. On recovery the CHG FET returns to normal operating state, the *ChargingCurrent* and *ChargingVoltage* are set to appropriate value per charging algorithm, the *[OTA]* is reset and the *[OTC]* in *SafetyStatus* is reset.

Table D-13. OT Chg Recovery

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|------------------|---------------|-----------|-----------|---------------|-------|
| 2 | Temperature | 3 | OT Chg Recovery | unsigned integer | 2 | 0 | 1200 | 500 | 0.1°C |

D.2.3.3 Over Temp Dsg (Offset 5)

The bq34z950 sets the *[OTD]* in *SafetyStatus* if *Temperature* function value is equal to or higher than **Over Temp Dsg** threshold for a period of 2 s.

In discharging overtemperature condition, the *ChargingCurrent* is set to 0, the *[OTA]* battery status is set, and the *[OTD]* *SafetyStatus* is set. If *[OTFET]* bit is enabled, DSG FET also turns off and *[XDSG]* in *OperationStatus* is set.

Table D-14. Over Temp Dsg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|-------|
| 2 | Temperature | 5 | Over Temp Dsg | unsigned integer | 2 | 0 | 1200 | 600 | 0.1°C |

D.2.3.4 OT Dsg Recovery (Offset 8)

The bq34z950 recovers from overtemperature discharge condition, if the *Temperature* function reports a temperature equal to or lower than the **OT Dsg Recovery** level. On recovery the DSG FET returns to normal operating state, the *ChargingCurrent* and *ChargingVoltage* are set to appropriate value per charging algorithm, the *[OTA]* is reset, the *[OTD]* *SafetyStatus* is reset and the *[XDSG]* in *OperationStatus* is reset.

Table D-15. OT Dsg Recovery

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|------------------|---------------|-----------|-----------|---------------|-------|
| 2 | Temperature | 8 | OT Dsg Recovery | unsigned integer | 2 | 0 | 1200 | 550 | 0.1°C |

D.3 2nd Level Safety

D.3.1 Voltage (Subclass 16)

D.3.1.1 SOV Threshold (Offset 0)

The bq34z950 sets the *[SOV]* flag in *PF Status* if the *Voltage* function reports a value equal to or higher than the **SOV Threshold**.

Table D-16. SOV Threshold

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 16 | Voltage | 0 | SOV Threshold | unsigned integer | 2 | 0 | 20000 | 18000 | mV |

D.3.1.2 SOV Time (Offset 2)

If the *Voltage* exceeds *[SOV]* threshold for a time period of *SOV Time* limit, the bq34z950 goes into safety overvoltage condition, *[SOV]* in *PF Status* is set. This function is disabled if **SOV Time** is set to 0.

Table D-17. SOV Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------|------------------|---------------|-----------|-----------|---------------|------|
| 16 | Voltage | 2 | SOV Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.3.1.3 Cell Imbalance Current (Offset 3)

The battery pack *Current* must be below the **Cell Imbalance Current** limit for **Cell Imbalance Time** before the bq34z950 starts detecting cell imbalance.

Table D-18. Cell Imbalance Current

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------------|------------------|---------------|-----------|-----------|---------------|------|
| 16 | Voltage | 3 | Cell Imbalance Current | unsigned integer | 1 | 0 | 200 | 5 | mA |

D.3.1.4 Cell Imbalance Fail Voltage (Offset 4)

If the *Current* goes below **Cell Imbalance Current** for **Battery Rest Time**, the bq34z950 starts cell imbalance measurements. The bq34z950 sets the *[CIM]* in *PFStatus* if the bq34z950 measures a difference between any *CellVoltage4..1* are equal to or higher than the **Cell Imbalance Fail Voltage** threshold for a period of **Cell Imbalance Time**.

Table D-19. Cell Imbalance Fail Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------------------|------------------|---------------|-----------|-----------|---------------|------|
| 16 | Voltage | 4 | Cell Imbalance Fail Voltage | unsigned integer | 2 | 0 | 5000 | 1000 | mV |

D.3.1.5 Cell Imbalance Time (Offset 6)

If the measured voltage difference between cells is higher than the **Cell Imbalance Fail Voltage** threshold for a period of **Cell Imbalance Time** limit, the bq34z950 goes into cell imbalance condition, *[CIM]* in *PF Status* is set. This function is disabled if **Cell Imbalance Time** is set to 0.

Table D-20. Cell Imbalance Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------------|------------------|---------------|-----------|-----------|---------------|------|
| 16 | Voltage | 6 | Cell Imbalance Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.3.1.6 Battery Rest Time (Offset 7)

The battery *Current* must be below **Cell Imbalance Current** limit for at least **Battery Rest Time** period AND All (*CellVoltage4..1*) must be greater than **Min CIM-check voltage** before the bq34z950 starts detecting cell imbalance. Set to 0 to disable cell imbalance detection.

Table D-21. Battery Rest Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------------|------------------|---------------|-----------|-----------|---------------|------|
| 16 | Voltage | 7 | Battery Rest Time | unsigned integer | 2 | 0 | 65535 | 1800 | s |

D.3.1.7 Min CIM-check voltage (Offset 9)

The battery *Current* must be below **Cell Imbalance Current** limit for at least **Battery Rest Time** period AND All (*CellVoltage4..1*) must be greater than **Min CIM-check voltage** before the bq34z950 starts detecting cell imbalance.

Table D-22. Min CIM-check voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 16 | Voltage | 9 | Min CIM-check voltage | unsigned integer | 2 | 0 | 65535 | 3000 | mV |

D.3.2 Current (Subclass 17)

D.3.2.1 SOC Chg (Offset 0)

The bq34z950 sets the $[SOCC]$ in *PF Status* if *Current* is equal to or higher than the **SOC Chg** threshold for a period of **SOC Chg Time**.

Table D-23. SOC Chg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------|------------------|---------------|-----------|-----------|---------------|------|
| 17 | Current | 0 | SOC Chg | unsigned integer | 2 | 0 | 30000 | 10000 | mA |

D.3.2.2 SOC Chg Time (Offset 2)

If the *Current* is equal to or higher than the **SOC Chg** threshold, $[SOCC]$ in *PFStatus* is set. This function is disabled if **SOC Chg Time** is set to 0.

Table D-24. SOC Chg Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 17 | Current | 2 | SOC Chg Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.3.2.3 SOC Dsg (Offset 3)

The bq34z950 sets the $[SOCD]$ *PF Status* if discharge *Current* is equal to or higher than the **(-)SOC Dsg** threshold for a period of **SOC Dsg Time**.

Table D-25. SOC Dsg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------|------------------|---------------|-----------|-----------|---------------|------|
| 17 | Current | 3 | SOC Dsg | unsigned integer | 2 | 0 | 30000 | 10000 | mA |

D.3.2.4 SOC Dsg Time (Offset 5)

If the discharge *Current* is equal to or higher than the **(-)SOC Dsg** threshold for a period of **SOC Dsg Time**, $[SOCD]$ in *PF Status* is set and if $[XSOCD]$ bit in permanent fail configuration is set. This function is disabled if **SOCD Dsg Time** is set to 0.

Table D-26. SOC Dsg Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 17 | Current | 5 | SOC Dsg Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.3.3 Temperature (Subclass 18)

D.3.3.1 SOT Chg (Offset 0)

The bq34z950 sets the $[SOTC]$ *PF Status* if *Temperature* is equal to or higher than the **SOT Chg** threshold during charging ($[DSG] = 0$) for a period of **SOT Chg Time**.

Table D-27. SOT Chg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------|------------------|---------------|-----------|-----------|---------------|-------|
| 18 | Temperature | 0 | SOT Chg | unsigned integer | 2 | 0 | 1200 | 650 | 0.1°C |

D.3.3.2 SOT Chg Time (Offset 2)

If the *Temperature* is equal to or higher than the **SOT Chg** threshold during charging for a time period of safety overtemperature charging time, the bq34z950 goes into SOTC condition, *[SOTC]* in *PF Status* and if *[XSOTC]* in permanent fail configuration is set. This function is disabled if **SOT Chg Time** is set to 0.

Table D-28. SOT Chg Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 18 | Temperature | 2 | SOT Chg Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.3.3.3 SOT Dsg (Offset 3)

The bq34z950 sets the *[SOTD]* *PF Status* if *Temperature* is equal to or higher than the **SOT Dsg** threshold during discharging (*[DSG] = 1*) for a period of **SOT Dsg Time**.

Table D-29. SOT Dsg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------|------------------|---------------|-----------|-----------|---------------|-------|
| 18 | Temperature | 3 | SOT Dsg | unsigned integer | 2 | 0 | 1200 | 750 | 0.1°C |

D.3.3.4 SOT Dsg Time (Offset 5)

If *Temperature* is equal to or higher than the **SOT Dsg** threshold during discharging (*[DSG] = 1*) for a period of **SOT Dsg Time**, the bq34z950 goes into *[SOTD]* condition, *[SOTD]* in *PF Status* is set. This function is disabled if **SOT Dsg Time** is set to 0.

Table D-30. SOT Dsg Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 18 | Temperature | 5 | SOT Dsg Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.3.4 FET Verification (Subclass 19)

D.3.4.1 FET Fail Time (Offset 2)

If the bq34z950 tries to turn off CHG FET and charge *Current* is equal to or higher than 50 mA for a time period of **FET Fail Time** the bq34z950 goes into *[CFETF]* condition, *[CFETF]* in *PF Status* is set. This function is disabled if **FET Fail Time** is set to 0.

If the bq34z950 tries to turn off DSG FET and the discharge *Current* is equal to or lower than the -50 mA for a time period of **FET fail time**, the bq34z950 goes into *[DFETF]* condition, *[DFETF]* in *PF Status* is set and if *[XDFETF]* in permanent fail configuration is set. This function is disabled if **FET Fail Time** is set to 0.

Table D-31. FET Fail Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|------------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 19 | FET Verification | 2 | FET Fail Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.3.5 AFE Verification (Subclass 20)

D.3.5.1 AFE Fail Limit (Offset 1)

The bq34z950 continuously validates its read and write communications with the bq29330. If either a read or write verify fails, an internal AFE_Fail_Counter is incremented. If the AFE_Fail_Counter reaches **AFE Fail Limit**, the bq34z950 reports a [AFE_C] permanent failure and if [XAFE_C] in permanent fail configuration is set. If the **AFE Fail Limit** is set to 0, this feature is disabled.

Table D-32. AFE Fail Limit

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|------------------|--------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 20 | FET Verification | 1 | AFE Fail Limit | unsigned integer | 1 | 0 | 255 | 10 | |

D.4 Charge Control

D.4.1 Charge Inhibit Cfg (Subclass 32)

D.4.1.1 Chg Inhibit Temp Low (Offset 0)

If the [DSG] flag is set and the *Temperature* is below the **CHG Inhibit Temp Low** threshold, *ChargingCurrent* and *ChargingVoltage* are set to 0. If the [CHGIN] bit is also set, CHG FET and ZVCHG FET (if used) are switched off and [XCHG] in *ChargingStatus* is set during CHARGE INHIBIT mode.

If in CHARGE INHIBIT mode the *Temperature* rises above **Chg Inhibit Temp Low** + 5°C, charging is allowed to be resumed and [XCHG] charging status is cleared.

Table D-33. Chg Inhibit Temp Low

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|--------------------|--------|----------------------|----------------|---------------|-----------|-----------|---------------|-------|
| 32 | Charge Inhibit Cfg | 0 | Chg Inhibit Temp Low | signed integer | 2 | -400 | 1200 | 0 | 0.1°C |

D.4.1.2 Chg Inhibit Temp High (Offset 2)

If the [DSG] flag is set and the *Temperature* is above the **CHG Inhibit Temp High** threshold, *ChargingCurrent* and *ChargingVoltage* are set to 0. If the [CHGIN] bit is also set, CHG FET and ZVCHG FET (if used) are switched off and [XCHG] charging status is set in charge inhibit mode.

If in CHARGE INHIBIT mode the *Temperature* falls below **Chg Inhibit Temp High** -5°C, charging is allowed to be resumed and [XCHG] charging status is cleared.

Table D-34. Chg Inhibit Temp High

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|--------------------|--------|-----------------------|----------------|---------------|-----------|-----------|---------------|-------|
| 32 | Charge Inhibit Cfg | 2 | Chg Inhibit Temp High | signed integer | 2 | -400 | 1200 | 450 | 0.1°C |

D.4.2 Precharge Cfg (Subclass 33)

D.4.2.1 Pre-chg Current (Offset 0)

The bq34z950 sets the *ChargingCurrent* to the **Precharge Current** value, when in PRECHARGE mode.

Table D-35. Pre-chg Current

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 33 | Pre-Chg Cfg | 0 | Pre-chg Current | unsigned integer | 2 | 0 | 2000 | 250 | mA |

D.4.2.2 Pre-chg Temp (Offset 2)

If the battery *Temperature* drops below the **Pre-chg Temp**, the bq34z950 enters PRECHARGE mode and *[PCHG]* flag in *ChargingStatus* is set. The bq34z950 leaves PRECHARGE mode if *Temperature* rises above **Pre-chg Temp** + 5°C and all *CellVoltage4..1* are above **Recovery Voltage** level. On recovery *[PCHG]* status is cleared.

Table D-36. Pre-chg Temp

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|-------|
| 33 | Pre-Chg Cfg | 2 | Pre-chg Temp | signed integer | 2 | -400 | 1200 | 120 | 0.1°C |

D.4.2.3 Pre-chg Voltage (Offset 4)

The bq34z950 enters PRECHARGE mode and sets the *[PCHG]* in *ChargingStatus* if any *CellVoltage4..1* drops below the **Pre-chg Voltage** threshold.

Table D-37. Pre-chg Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 33 | Pre-Chg Cfg | 4 | Pre-chg Voltage | unsigned integer | 2 | 0 | 20000 | 3000 | mV |

D.4.2.4 Recovery Voltage (Offset 6)

The bq34z950 enters FAST CHARGE mode from PRECHARGE mode and sets the *[FCHG]* in *ChargingStatus* if all *CellVoltage4..1* are equal to or higher than the **Recovery Voltage** threshold and battery *Temperature* is above **Pre-chg Temp** + 5°C.

Table D-38. Recovery Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|------------------|---------------|-----------|-----------|---------------|------|
| 33 | Pre-Chg Cfg | 6 | Recovery Voltage | unsigned integer | 2 | 0 | 20000 | 3100 | mV |

D.4.3 Fast Charge Cfg (Subclass 34)

D.4.3.1 Fast Charge Current (Offset 0)

The bq34z950 sets the *ChargingCurrent* to the **Fast Charge Current** value, when in fast charge mode.

Table D-39. Fast Charge Current

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|---------------------|------------------|---------------|-----------|-----------|---------------|------|
| 34 | Fast Charge Cfg | 0 | Fast Charge Current | unsigned integer | 2 | 0 | 10000 | 4000 | mA |

D.4.3.2 Charging Voltage (Offset 2)

The bq34z950 sets the *ChargingVoltage* to this value in fast charge mode.

Table D-40. Charging Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|------------------|------------------|---------------|-----------|-----------|---------------|------|
| 34 | Fast Charge Cfg | 2 | Charging Voltage | unsigned integer | 2 | 0 | 20000 | 16800 | mV |

D.4.3.3 Suspend Low Temp (Offset 6)

If the battery pack *Temperature* drops below **Suspend Low Temp**, the *AverageCurrent* is above **Chg Current Threshold** and the bq34z950 is in CHARGE mode ($[DSG] = 0$), the bq34z950 suspends charging. On suspend *ChargingCurrent* is set to 0 and the $[CHGSUSP]$ flag in *ChargingStatus* is set. The CHG FET and ZVCHG FET (if used) are also disabled if $[CHGSUSP]$ bit is set. The bq34z950 returns to normal charging and clears $[CHGSUSP]$, if *Temperature* rises above **Chg Inhibit Temp Low** + 5°C.

Table D-41. Suspend Low Temp

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|------------------|----------------|---------------|-----------|-----------|---------------|-------|
| 34 | Fast Charge Cfg | 6 | Suspend Low Temp | signed integer | 2 | -400 | 1200 | -50 | 0.1°C |

D.4.3.4 Suspend High Temp (Offset 8)

If battery pack *Temperature* rises above **Suspend Temperature High**, the *AverageCurrent* is above the **Chg Current Threshold** and the bq34z950 is in CHARGE mode ($[DSG] = 0$), the bq34z950 suspends charging. On suspend *ChargingCurrent* is set to 0 and the $[CHGSUSP]$ flag in *ChargingStatus* is set. The CHG FET and ZVCHG FET (if used) are also disabled if $[CHGSUSP]$ bit is set. The bq34z950 returns to normal charging and clears $[CHGSUSP]$, if temperature drops below **Chg Inhibit Temp High** -5°C.

Table D-42. Suspend High Temp

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|------------------|----------------|---------------|-----------|-----------|---------------|-------|
| 34 | Fast Charge Cfg | 8 | Suspend Low Temp | signed integer | 2 | -400 | 1200 | 550 | 0.1°C |

D.4.4 Termination Cfg (Subclass 36)

D.4.4.1 Taper Current (Offset 2)

If battery *Current* falls below **Taper Current** for 2 consecutive windows of 40s each during charging and *Voltage* is equal or higher than **Charging Voltage** - **Taper Voltage**, the bq34z950 recognizes valid primary charge termination.

Table D-43. Taper Current

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 36 | Termination Cfg | 2 | Taper Current | unsigned integer | 2 | 0 | 1000 | 250 | mA |

D.4.4.2 Taper Voltage (Offset 6)

For valid primary charge termination pack *Voltage* must equal to or higher than **Charging Voltage** - **Taper Voltage**.

Table D-44. Taper Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 36 | Termination Cfg | 6 | Taper Voltage | unsigned integer | 2 | 0 | 1000 | 300 | mV |

D.4.4.3 TCA Clear % (Offset 10)

If set between 0% and 100%, *[TCA]* battery status is cleared, if *RelativeStateOfCharge* is below **TCA Clear %**. Set to -1% to disable this function.

Table D-45. TCA Clear %

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|-------------|----------------|---------------|-----------|-----------|---------------|------|
| 36 | Termination Cfg | 10 | TCA Clear % | signed integer | 1 | -1% | 100% | 95% | |

D.4.4.4 FC Clear % (Offset 12)

If set between 0% and 100%, *[FC]* battery status is cleared if *RelativeStateOfCharge* reaches or sinks below **FC Clear %**. Set to -1% to disable this function. It is recommended not to set **FC Clear %** to -1%.

Table D-46. FC Clear %

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|------------|----------------|---------------|-----------|-----------|---------------|------|
| 36 | Termination Cfg | 12 | FC Clear % | signed integer | 1 | -1% | 100% | 98% | |

D.4.5 Cell Balancing Cfg (Subclass 37)

D.4.5.1 Min Cell Deviation (Offset 0)

This value defines the conversion factor for calculating cell balancing time per cell in balance time per mAh, before the bq34z950 starts balancing cell capacity during charging. If **Min Cell Deviation** is set to 0, cell balancing is disabled.

Table D-47. Min Cell Deviation

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|--------------------|--------|--------------------|------------------|---------------|-----------|-----------|---------------|-------|
| 37 | Cell Balancing Cfg | 0 | Min Cell Deviation | unsigned integer | 2 | 0 | 65535 | 1750 | s/mAh |

D.4.6 Charging Faults (Subclass 38)

D.4.6.1 Over Charge Capacity (Offset 13)

The bq34z950 goes into overcharge error and sets *[OC]* flag in *ChargingStatus* if the internal counted remaining capacity exceeds *FullChargeCapacity* + **Over Charge Capacity**.

The bq34z950 recovers from over charge if it is continuously discharged by an amount of 2 mAh.

Table D-48. Over Charge Capacity

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 38 | Charging Faults | 13 | Over Charge Capacity | unsigned integer | 2 | 0 | 4000 | 300 | mAh |

D.4.6.2 Charge Fault Cfg (Offset 21)

This register sets the behavior of the charge, discharge, and zero-volt charge FETs in fault conditions.

Table D-49. Charge Fault Cfg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-----------------|--------|------------------|--------|---------------|-----------|-----------|---------------|------|
| 38 | Charging Faults | 21 | Charge Fault Cfg | hex | 1 | 0 | 0x02 | 0x00 | |

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|-----|------|
| RSVD | RSVD | RSVD | RSVD | RSVD | RSVD | OC | RSVD |
| R | R | R/W | R/W | R/W | R/W | R/W | R/W |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; RSVD = Reserved and **must** be programmed to 0

Figure D-4. Charge Fault Cfg Register

OC — If set, CHG FET and ZVCHG FET (if used) are turned off when over charge fault occurs.

D.5 SBS Configuration

D.5.1 Data (Subclass 48)

D.5.1.1 Rem Cap Alarm (Offset 0)

The default value of *RemainingCapacityAlarm* is stored in this variable and copied to the SBS value on bq34z950 initialization.

Table D-50. Rem Cap Alarm

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 0 | Rem Cap Alarm | unsigned integer | 2 | 0 | 700 | 300 | mAh |

D.5.1.2 Rem Energy Alarm (Offset 2)

The default value of *RemainingEnergyAlarm* is stored in this variable.

Table D-51. Rem Energy Alarm

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|------------------|---------------|-----------|-----------|---------------|--------|
| 48 | Data | 2 | Rem Energy Alarm | unsigned integer | 2 | 0 | 1000 | 432 | 10 mWh |

D.5.1.3 Rem Time Alarm (Offset 4)

The default value of *RemainingTimeAlarm* is stored in this variable and copied to the SBS value on bq34z950 initialization.

Table D-52. Rem Time Alarm

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 4 | Rem Time Alarm | unsigned integer | 2 | 0 | 30 | 10 | min |

D.5.1.4 Init Battery Mode (Offset 6)

The default value of *BatteryMode* is stored in this variable and copied to the SBS value on bq34z950 initialization.

Table D-53. Init Battery Mode

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------------|--------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 6 | Init Battery Mode | hex | 2 | 0 | 0xFFFF | 0x0081 | |

D.5.1.5 Design Voltage (Offset 8)

The default value of *DesignVoltage* is stored in this variable and copied to the SBS value on bq34z950 initialization.

Table D-54. Design Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 8 | Design Voltage | unsigned integer | 2 | 7000 | 18000 | 14400 | mV |

D.5.1.6 Spec Info (Offset 10)

The default value of *SpecificationInfo* is stored in this variable and copied to the SBS value on bq34z950 initialization.

Table D-55. Spec Info

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------|--------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 10 | Spec Info | hex | 2 | 0x0000 | 0xFFFF | 0x0031 | |

D.5.1.7 Manuf Date (Offset 12)

The default value of *ManufacturerDate* is stored in this variable and copied to the SBS value on bq34z950 initialization.

Table D-56. Manuf Date

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------|------------------|---------------|-----------|-----------|---------------|-----------------------------------|
| 48 | Data | 12 | Manuf Date | unsigned integer | 2 | 0 | 65535 | 0 | Day + Mo * 32 + (Yr - 1980) * 512 |

D.5.1.8 Ser. Num. (Offset 14)

The default value of *SerialNumber* is stored in this variable and copied to the SBS value on bq34z950 initialization.

Table D-57. Ser. Num.

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------|--------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 14 | Ser. Num. | hex | 2 | 0x0000 | 0xFFFF | 0x0001 | |

D.5.1.9 Cycle Count (Offset 16)

The default value of *CycleCount* is stored in this variable and copied to the SBS value on bq34z950 initialization. When SBS value changes this value is also updated.

Table D-58. Cycle Count

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|------------------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 16 | Cycle Count | unsigned integer | 2 | 0 | 65535 | 0 | |

D.5.1.10 CC Threshold (Offset 18)

The cycle count function counts the accumulated discharge of **CC Threshold** value as one cycle.

Table D-59. CC Threshold

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 18 | CC Threshold | signed integer | 2 | 100 | 32767 | 4400 | mAh |

D.5.1.11 CF Max Error Limit (Offset 21)

If *MaxError* function value is greater than this limit, *CONDITION_FLAG* is set.

Table D-60. CF Max Error Limit

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------------|------------------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 21 | CF Max Error Limit | unsigned integer | 1 | 0% | 100% | 100% | |

D.5.1.12 Design Capacity (Offset 22)

If *CAPACITY_MODE* is set to 0, the *DesignCapacity* function reports this value.

Table D-61. Design Capacity

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 48 | Data | 22 | Design Capacity | unsigned integer | 2 | 0 | 65535 | 4400 | mAh |

D.5.1.13 Design Energy (Offset 24)

If *CAPACITY_MODE* is set to 1, the *DesignCapacity* function reports this value.

Table D-62. Design Energy

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|-------|
| 48 | Data | 24 | Design Energy | unsigned integer | 2 | 0 | 65535 | 6336 | 0.1Wh |

D.5.1.14 Manuf Name (Offset 26)

The *ManufacturerName* function returns a string stored in this value. The maximum text length is 11 characters.

Table D-63. Manuf Name

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------|--------|---------------|-----------|-----------|---------------|-------|
| 48 | Data | 26 | Manuf Name | string | 11 + 1 | — | — | Texas Inst. | ASCII |

D.5.1.15 Device Name (Offset 38)

The *DeviceName* function returns a string stored in this value. The maximum text length is 7 characters.

Table D-64. Device Name

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|--------|---------------|-----------|-----------|---------------|-------|
| 48 | Data | 38 | Device Name | string | 7 + 1 | — | — | bq34z950 | ASCII |

D.5.1.16 Device Chemistry (Offset 46)

The *DeviceChemistry* function returns a string stored in this value. The maximum text length is 4 characters.

Table D-65. Device Chemistry

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|--------|---------------|-----------|-----------|---------------|-------|
| 48 | Data | 46 | Device Chemistry | string | 4+1 | — | — | LION | ASCII |

D.5.2 Configuration (Subclass 49)

D.5.2.1 TDA Set % (Offset 0)

If set between 0% and 100%, the bq34z950 sets *[TDA]* flag in *BatteryStatus* if the *RelativeStateOfCharge* reaches or falls below this value. Set to -1% to disable this function.

Table D-66. TDA Set %

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------|----------------|---------------|-----------|-----------|---------------|------|
| 49 | Configuration | 0 | TDA Set % | signed integer | 1 | -1% | 100% | 6% | |

D.5.2.2 TDA Clear % (Offset 1)

If set between 0% and 100%, the bq34z950 clears *[TDA]* flag in *BatteryStatus* if the *RelativeStateOfCharge* reaches or rises above this value. Set to -1% to disable this function.

Table D-67. TDA Clear %

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|----------------|---------------|-----------|-----------|---------------|------|
| 49 | Configuration | 1 | TDA Clear % | signed integer | 1 | -1% | 100% | 8% | |

D.5.2.3 FD Set % (Offset 2)

If set between 0% and 100%, the bq34z950 sets *[FD]* flag in *BatteryStatus* if the *RelativeStateOfCharge* reaches or falls below this value. Set to -1% to disable this function.

Table D-68. FD Set %

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------|----------------|---------------|-----------|-----------|---------------|------|
| 49 | Configuration | 2 | FD Set % | signed integer | 1 | -1% | 100% | 2% | |

D.5.2.4 FD Clear % (Offset 3)

If set between 0% and 100%, the bq34z950 clears *[FD]* flag in *BatteryStatus* if the *RelativeStateOfCharge* reaches or rises above this value. Set to -1% to disable this function.

Table D-69. FD Clear %

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------|----------------|---------------|-----------|-----------|---------------|------|
| 49 | Configuration | 3 | FC Clear % | signed integer | 1 | -1% | 100% | 5% | |

D.5.2.5 TDA Set Volt Threshold (Offset 4)

The bq34z950 sets *[TDA]* flag in *BatteryStatus* if *Voltage* is equal to or lower than this value for a period equal to or greater than **TDA Set Volt Time**.

Table D-70. TDA Set Volt Threshold

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------------|------------------|---------------|-----------|-----------|---------------|------|
| 49 | Configuration | 4 | TDA Set Volt Threshold | unsigned integer | 2 | 0 | 16800 | 5000 | mV |

D.5.2.6 TDA Set Volt Time (Offset 6)

The bq34z950 sets *[TDA]* flag in *BatteryStatus* if *Voltage* is equal to or lower than **TDA Set Volt Threshold** for a period equal to or greater than **TDA Set Voltage Time**. Set to 0 to disable this feature.

Table D-71. TDA Set Volt Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------------|------------------|---------------|-----------|-----------|---------------|------|
| 49 | Configuration | 6 | TDA Set Volt Time | unsigned integer | 1 | 0 | 240 | 0 | s |

D.5.2.7 TDA Clear Volt (Offset 7)

The bq34z950 clears *[TDA]* if *Voltage* is equal to or above than this value. **TDA Clear Volt** clears *[TDA]* only if *[TDA]* is set by **TDA Set Volt Threshold**. It will not clear *[TDA]* if *[TDA]* is set by **TDA Set %** or any other functions.

Table D-72. TDA Clear Volt

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 49 | Configuration | 7 | TDA Clear Volt | unsigned integer | 2 | 0 | 16800 | 5500 | mV |

D.6 System Data

D.6.1 Manufacturer Info (Subclass 58)

D.6.1.1 Manuf. Info (Offset 0)

The *ManufacturerInfo* function returns the string stored in this variable. The maximum text length is 31 characters.

Table D-73. Manuf. Info

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-------------------|--------|-------------|--------|---------------|-----------|-----------|---|-------|
| 58 | Manufacturer Info | 0 | Manuf. Info | string | 31 + 1 | — | — | 0123456789a bcdef0123456 789abcde | ASCII |

D.7 Configuration

D.7.1 Registers (Subclass 64)

D.7.1.1 Operation Cfg A (Offset 0)

This register enable, disable or configures various features of the bq34z950.

Table D-74. Operation Cfg A

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 64 | Configuration | 0 | Operation Cfg A | hex | 2 | 0x0000 | 0x033B | 0x033B | |

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|-------|-------|--------|--------|
| High Byte | RSVD | RSVD | RSVD | RSVD | RSVD | RSVD | CC1 | CC0 |
| Low Byte | RSVD | RSVD | SLEEP | TEMP1 | TEMP0 | RSVD | ZVCHG1 | ZVCHG0 |

LEGEND: RSVD = Reserved and **must** be programmed to 0

Figure D-5. Operation Cfg A

CC1, CC0 — These bits configure the bq34z950 for the number of series cells in the battery stack.

- 0,0 = Reserved
- 0,1 = 2 cell
- 1,0 = 3 cell
- 1,1 = 4 cell (default)

SLEEP — Enables the bq34z950 to enter SLEEP mode if SMBus lines are low.

- 0 = The bq34z950 never enters SLEEP mode
- 1 = The bq34z950 enters SLEEP mode under normal Sleep entry criteria (default)

TEMP1, TEMP0 — These bits configures the source of the *Temperature* function

- 0,0 = Internal Temperature Sensor
- 0,1 = TS1 Input (default)

ZVCHG1, ZVCHG0 — These bits enable or disable the use of ZVCHG or CHG FET in Zero-Volt/PRECHARGE modes.

- 0,0 = ZVCHG
- 0,1 = CHG (default)
- 1,0 = GPOD of bq29330
- 1,1 = No Action

D.7.1.2 Operation Cfg B (Offset 2)

This register enable, disable or configures various features of the bq34z950.

Table D-75. Operation Cfg B

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 64 | Configuration | 2 | Operation Cfg B | hex | 2 | 0x0000 | 0x3Efff | 0x2440 | |

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|---------|-------|--------|-------|-------|-------|---------|-------|
| High Byte | RSVD | RSVD | RESCAP | NCSMB | NRCHG | CSYNC | CHGTERM | RSVD |
| Low Byte | CHGSUSP | OTFET | CHGFET | CHGIN | RSVD | CPE | HPE | BCAST |

Figure D-6. Operation Cfg B

RESCAP — This bit configures the compensation model of the Impedance Track Algorithm for reserve capacity calculation.

- 0 = Light Load Compensation
- 1 = Average Load Compensation defined by **Load Select** (default)

NCSMB — Disables SMBUS t_{TIMEOUT} feature. Use this bit with caution.

- 0 = Normal SMBUS t_{TIMEOUT} (default)
- 1 = Extended SMBUS t_{TIMEOUT}

NRCHG — Enables the CHG FET to remain on during SLEEP mode.

- 0 = CHG FET turns off in SLEEP mode (default).
- 1 = CHG FET remains on in SLEEP mode.

CSYNC — Enables the bq34z950 to write *RemainingCapacity* to equal *FullChargeCapacity* when a valid charge termination is detected.

- 0 = *RemainingCapacity* is not modified on valid primary charge termination
- 1 = *RemainingCapacity* is written up to equal *FullChargeCapacity* on valid primary charge termination (default).

CHGTERM — This bit enables or disables *[TCA]*, *[FC]* flag in *BatteryStatus* to be cleared after charger termination confirmed.

- 0 = *[TCA]*, *[FC]* are not cleared by primary charge termination confirmation, but are cleared by other means (default).
- 1 = *[TCA]*, *[FC]* flags are cleared on valid primary charge termination. Note: This does not disable clearing the flags by **TCA Clear %** and **FC Clear %**.

CHGSUSP — This bit enables the bq34z950 to turn off CHG FET (and ZVCHG FET) when in charge suspend mode.

- 0 = No FET change in CHARGE SUSPEND mode. (default)
- 1 = CHG FET and ZVCHG FET (if used) turns off in Charge Suspend mode.

OTFET — This bit enables or disables FET actions from reacting to an overtemperature fault.

- 0 = There is NO FET action when an overtemperature condition is detected.
- 1 = When the *[OTC]* flag is set then the CHG FET is turned off and when *[OTD]* flag is set then the DSG FET is turned off (default).

CHGFET — This bit enables or disables the CHG FET from reacting to a valid charge termination.

- 0 = CHG FET stays on at charge termination(*[TCA]* set). (default)
- 1 = CHG FET turns off at charge termination.

CHGIN — This bit enable the CHG FET and ZVCHG FET (if used) to turn off when the bq34z950 is in CHARGE INHIBIT mode.

- 0 = No FET change in CHARGE INHIBIT mode. (default)
- 1 = Charge and ZVCHG, if used, turn off in charge-inhibit mode.

CPE — This bit enables or disables PEC transmissions to the smart-battery charger for MASTER mode alarm messages.

- 0 = No PEC byte on alarm warning to charger (default)
- 1 = PEC byte on alarm warning to charger

HPE — This bit enables or disables PEC transmissions to the smart-battery host for MASTER mode alarm messages and receiving communications from all sources in slave-mode. If host uses PEC is bit should be set.

- 0 = No PEC byte on alarm warning to host and receiving communications from all sources in SLAVE mode (default)
- 1 = PEC byte on alarm warning to host and receiving communications from all sources in slave-mode. If host uses PEC is bit should be set.

BCAST — This bit enables or disables SBS broadcasts to smart charger and host.

- 0 = Broadcasts to host and charger disabled (default)
- 1 = Broadcasts to host and charger enabled

D.7.1.3 Operation Cfg C (Offset 4)

This register enable, disable or configures various features of the bq34z950.

Table D-76. Operation Cfg C

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 64 | Configuration | 4 | Operation Cfg C | hex | 2 | 0x0000 | 0x0005 | 0x0000 | |

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| High Byte | RSVD | RSVD | RSVD | RSVD | RSVD | RSVD | RSVD | RSVD |
| Low Byte | RSVD | RSVD | RSVD | RSVD | RSVD | SHUTV | RSVD | RSOCL |

LEGEND: RSVD = Reserved and **must** be programmed to 0

Figure D-7. Operation Cfg C

SHUTV — This bit configures the voltage threshold used when entering SHUTDOWN mode.

- 0 = Shutdown occurs when $Voltage \leq \text{Shutdown Voltage}$ AND $Current \leq 0$ for a period greater than 10 s.
- 1 = Shutdown occurs when $Min(\text{CellVoltage}_{4..1}) \leq \text{Cell Shutdown Voltage}$ and $Current \leq 0$ for a period greater than 10 s.

RSOCL — This bit configures the RelativeStateofCharge display during charge termination.

0 = *RelativeStateOfCharge* is **not** held at 99% until primary charge termination occurs. Fractions of % greater than 99% are rounded up to display 100%.

1 = *RelativeStateOfCharge* is held at 99% until primary charge termination occurs and displays 100% only upon entering primary charge termination state.

D.8 Power

D.8.1 Power (Subclass 68)

D.8.1.1 Flash Update OK Voltage (Offset 0)

This value sets the minimum allowed battery pack voltage for flash update. If battery pack *Voltage* is below this threshold no flash update will be made. If charger present is detected with **Charger Present**, the is value is bypassed and flash can be updated.

Table D-77. Flash Update OK Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------------------|------------------|---------------|-----------|-----------|---------------|------|
| 68 | Power | 0 | Flash Update OK Voltage | unsigned integer | 2 | 6000 | 20000 | 7500 | mV |

D.8.1.2 Shutdown Voltage (Offset 2)

The bq34z950 goes into SHUTDOWN mode if battery *Voltage* is equal to or less than **Shutdown Voltage** for 10 s and has been out of SHUTDOWN mode at least for 10 s.

Table D-78. Shutdown Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|------------------|---------------|-----------|-----------|---------------|------|
| 68 | Power | 2 | Shutdown Voltage | unsigned integer | 2 | 5000 | 20000 | 7000 | mV |

D.8.1.3 Cell Shutdown Voltage (Offset 5)

The bq34z950 goes into SHUTDOWN mode if Min (*CellVoltage4..1*) is equal to or less than **Cell Shutdown Voltage** for 10 s and has been out of SHUTDOWN mode for at least 10 s.

Table D-79. Cell Shutdown Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 68 | Power | 5 | Cell Shutdown Voltage | unsigned integer | 2 | 0 | 5000 | 1750 | mV |

D.8.1.4 Charger Present (Offset 8)

The bq34z950 detects a charger when the voltage at PACK pin of bq29330 is above this threshold. If a charger is detected, it overrides **Flash Update Ok Voltage** and flash can be updated.

Table D-80. Charger Present

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 68 | Power | 8 | Charger Present | unsigned integer | 2 | 0 | 23000 | 3000 | mV |

D.8.1.5 Wake Current Reg (Offset 19)

Wake Current Reg configures the current threshold required to wake the bq34z950 from SLEEP mode by detecting voltage across SRN and SRP.

Table D-81. Wake Current Reg

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|--------|---------------|-----------|-----------|---------------|------|
| 68 | Power | 19 | Wake Current Reg | hex | 1 | 0x00 | 0xFF | 0x00 | |

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|-----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Low Byte | RSVD | RSVD | RSVD | RSVD | RSVD | IWAKE | RSNS1 | RSNS0 |

LEGEND: RSVD = Reserved and **must** be programmed to 0

Figure D-8. Wake Current Reg

IWAKE —This bit sets the current threshold for the Wake function.

0 = 0.5A (or if RSNS0=RSNS1=0 then this function is disabled)

1 = 1.0A (or if RSNS0=RSNS1=0 then this function is disabled)

Table D-82. Wake Current Reg

| RSNS1 | RSNS0 | RESISTANCE |
|-------|-------|--------------------|
| 0 | 0 | Disabled (Default) |
| 0 | 1 | 2.5 mΩ |
| 1 | 0 | 5 mΩ |
| 1 | 1 | 10 mΩ |

D.9 Gas Gauging

D.9.1 IT Cfg (Offset 80)

D.9.1.1 Load Select (Offset 0)

This value defines the load compensation model used by the Impedance Track algorithm for remaining capacity calculation.

Constant Current (LOAD mode = 0)

- 0 = Avg I Last Run
- 1 = present average discharge current
- 2 = *Current*
- 3 = *AverageCurrent* (default)
- 4 = **Design Capacity** / 5
- 5 = *AtRate* (mA)
- 6 = **User Rate-mA**

Constant Power (LOAD mode = 1)

- Avg P Last Run
- present average discharge power
- Current x Voltage*
- AverageCurrent x average Voltage*
- Design Energy** / 5
- AtRate* (10 mW)
- User Rate-10 mWh**

Table D-83. Load Select

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|------------------|---------------|-----------|-----------|---------------|------|
| 80 | IT Cfg | 0 | Load Select | unsigned integer | 1 | 0 | 255 | 3 | |

D.9.1.2 LOAD Mode (Offset 1)

This value defines the LOAD mode used by the Impedance Track algorithm for remaining capacity calculation.

- 0 = Constant Current (default)
- 1 = Constant Power

Table D-84. LOAD Mode

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------|------------------|---------------|-----------|-----------|---------------|------|
| 80 | IT Cfg | 1 | LOAD Mode | unsigned integer | 1 | 0 | 255 | 0 | |

D.9.1.3 Term Voltage (Offset 45)

This value is the absolute minimum pack voltage used by the Impedance Track algorithm for capacity calculation and should also set to the absolute minimum pack voltage used by application. The reserve capacity function also reserves charge where zero RemainingCapacity is reported and the **Term Voltage** is reached.

Table D-85. Term Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------|
| 80 | IT Cfg | 45 | Term Voltage | signed integer | 2 | -32768 | 32767 | 12000 | mV |

D.9.1.4 User Rate-mA (Offset 60)

This value specifies the discharge rate used by the Impedance Track algorithm for remaining capacity calculation if selected by **Load Select**.

Table D-86. User Rate-mA

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------|
| 80 | IT Cfg | 60 | User Rate-mA | signed integer | 2 | -9000 | -2000 | 0 | mA |

D.9.1.5 User Rate-10 mW (Offset 62)

This value specifies the discharge rate in 10 mW used by the Impedance Track algorithm for remaining capacity calculation if selected by **Load Select**.

Table D-87. User Rate-mW

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|----------------|---------------|-----------|-----------|---------------|-------|
| 80 | IT Cfg | 62 | User Rate-10 mW | signed integer | 2 | -14000 | -3000 | 0 | 0.1 W |

D.9.1.6 Reserve Cap-mAh (Offset 64)

This value reserves an amount of charge in mAh (**CAPACITY_MODE** = 0) for the system to react if the *RemainingCapacity* reports zero energy remains in the battery. The **Reserve Cap-mAh** reserves an amount of charge between the final **Term Voltage** is reached and the *RemainingCapacity* reports 0 energy. The *FullChargeCapacity* function reports the internally full charge capacity reduced by **Reserve Cap-mAh**.

Table D-88. Reserve Cap-mAh

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|----------------|---------------|-----------|-----------|---------------|------|
| 80 | IT Cfg | 64 | Reserve Cap-mAh | signed integer | 2 | 0 | 9000 | 0 | mAh |

D.9.1.7 Reserve Cap-mWh (Offset 66)

This value reserves an amount of charge in 10 mWh (**CAPACITY_MODE** = 1) for the system to react if the *RemainingCapacity* reports zero energy remains in the battery. The **Reserve Cap-mWh** reserves an amount of charge between the final **Term Voltage** is reached and the *RemainingCapacity* reports 0 energy. The *FullChargeCapacity* function reports the internally full charge capacity reduced by **Reserve Cap-mAh**.

Table D-89. Reserve Cap-mWh

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|----------------|---------------|-----------|-----------|---------------|--------|
| 80 | IT Cfg | 66 | Reserve Cap-mWh | signed integer | 2 | 0 | 14000 | 0 | 0.1 Wh |

D.9.2 Current Thresholds (Offset 81)**D.9.2.1 Dsg Current Threshold (Offset 0)**

The bq34z950 enters DISCHARGE mode from RELAXATION mode or CHARGE mode if *Current* < (–) **Dsg Current Threshold**

Table D-90. Dsg Current Threshold

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 81 | IT Cfg | 0 | Dsg Current Threshold | unsigned integer | 2 | 0 | 2000 | 50 | mA |

D.9.2.2 Chg Current Threshold (Offset 2)

The bq34z950 enters CHARGE mode from RELAXATION mode or DISCHARGE mode if *Current* > **Chg Current Threshold**.

Table D-91. Chg Current Threshold

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------------|------------------|---------------|-----------|-----------|---------------|------|
| 81 | IT Cfg | 2 | Chg Current Threshold | unsigned integer | 2 | 0 | 2000 | 25 | mA |

D.9.2.3 Quit Current (Offset 4)

The bq34z950 enters RELAXATION mode from CHARGE mode if *Current* goes below **Quit Current** for a period of 60 s. The bq34z950 also enters RELAXATION mode from DISCHARGE mode if *Current* goes above (–)**Quit Current** for a period of 1 s.

Table D-92. Quit Current

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 81 | IT Cfg | 4 | Quit Current | unsigned integer | 2 | 0 | 1000 | 10 | mA |

D.9.3 State (Offset 82)

D.9.3.1 Qmax Cell 0..3 (Offset 0..6)

This value defines the maximum chemical capacity for all cells used for capacity calculation. The value should be taken directly from battery cell datasheet.

Table D-93. Qmax Cell 0..3

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|------------------|---------------|-----------|-----------|---------------|------|
| 82 | State | 0 | Qmax Cell 0 | unsigned integer | 2 | 0 | 65535 | 4400 | mAh |
| | | 2 | Qmax Cell 1 | | 2 | 0 | 65535 | 4400 | mAh |
| | | 4 | Qmax Cell 2 | | 2 | 0 | 65535 | 4400 | mAh |
| | | 6 | Qmax Cell 3 | | 2 | 0 | 65535 | 4400 | mAh |

D.9.3.2 Qmax Pack (Offset 8)

This value defines the maximum chemical capacity of the battery pack. Usually get set to the smallest value of **Qmax Cell 0 .. Qmax Cell 0**.

Table D-94. Qmax Pack

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------|------------------|---------------|-----------|-----------|---------------|------|
| 82 | State | 8 | Qmax Pack | unsigned integer | 2 | 0 | 65535 | 4400 | mAh |

D.9.3.3 Update Status (Offset 12)

It is recommended to use *ManufacturerAccess* to enable or disable Impedance Track algorithm updating.

- 0x00 = No Impedance Track algorithm updating (default)
- 0x02 = Qmax updated
- 0x04 = Impedance Track algorithm updating
- 0x06 = Qmax updated + Impedance Track algorithm updating

Table D-95. Update Status

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|--------|---------------|-----------|-----------|---------------|------|
| 82 | State | 12 | Update Status | hex | 2 | 0x00 | 0x03 | 0x00 | |

D.9.3.4 Delta Voltage (Offset 25)

The bq34z950 stores the maximum difference of *Voltage* during short load spikes and normal load, so the Impedance Track algorithm can calculate remaining capacity for pulsed loads. It is not recommended to change this value.

Table D-96. Delta Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|----------------|---------------|-----------|-----------|---------------|------|
| 82 | State | 25 | Delta Voltage | signed integer | 2 | -32768 | 32767 | 0 | mV |

D.10 Ra Table

D.10.1 R_a0 (Subclass 88)

D.10.1.1 Cell0 R_a flag (Offset 0)

This value indicates the validity of the cell impedance table for cell 0. It is recommended not to change this value.

High Byte

| | |
|------|--|
| 0x00 | Cell impedance and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process |
| 0x55 | DISCHARGE mode and cell impedance updated |
| 0xFF | Cell impedance newer updated |

Low Byte

| | |
|------|--|
| 0x00 | Table not used and Qmax updated |
| 0x55 | Table being used |
| 0xFF | Table never used, no Qmax or cell impedance update |

Table D-97. Cell0 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|--------|---------------|-----------|-----------|---------------|------|
| 88 | R_a0 | 0 | Cell0 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFF55 | |

D.10.1.2 Cell0 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 0 in this table.

Table D-98. Cell0 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------------------|
| 88 | R_a0 | 2 | Cell0 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | $2^{-10} \Omega$ |
| | | 4 | Cell0 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | Cell0 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | Cell0 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | Cell0 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | Cell0 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | Cell0 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | Cell0 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | Cell0 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | Cell0 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | Cell0 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | Cell0 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | Cell0 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | Cell0 R_a 13 | | | 0 | 32767 | 1001 | |
| | | 30 | Cell0 R_a 14 | | | 0 | 32767 | 1458 | |

D.10.2 R_a1 (Subclass 89)

D.10.2.1 Cell1 R_a flag (Offset 0)

This value indicates the validity of the cell impedance table for cell 1. It is recommended not to change this value.

| High Byte | | Low Byte | |
|------------------|--|-----------------|--|
| 0x00 | Cell impedance and Qmax updated | 0x00 | Table not used and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process | 0x55 | Table being used |
| 0x55 | DISCHARGE mode and cell impedance updated | 0xFF | Table never used, no Qmax or cell impedance update |
| 0xFF | Cell impedance newer updated | | |

Table D-99. Cell1 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|--------|---------------|-----------|-----------|---------------|------|
| 89 | R_a1 | 0 | Cell1 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFF55 | |

D.10.2.2 Cell1 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 1 in this table.

Table D-100. Cell1 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|--------------------|
| 88 | R_a1 | 2 | Cell1 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | 2 ⁻¹⁰ Ω |
| | | 4 | Cell1 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | Cell1 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | Cell1 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | Cell1 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | Cell1 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | Cell1 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | Cell1 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | Cell1 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | Cell1 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | Cell1 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | Cell1 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | Cell1 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | Cell1 R_a 13 | | | 0 | 32767 | 1001 | |
| 30 | Cell1 R_a 14 | 0 | 32767 | 1458 | | | | | |

D.10.3 R_a2 (Subclass 90)

D.10.3.1 Cell2 R_a flag (Offset 0)

This value indicates the validity of the cell impedance table for cell 2. It is recommended not to change this value.

| High Byte | | Low Byte | |
|------------------|--|-----------------|--|
| 0x00 | Cell impedance and Qmax updated | 0x00 | Table not used and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process | 0x55 | Table being used |
| 0x55 | DISCHARGE mode and cell impedance updated | 0xFF | Table never used, no Qmax or cell impedance update |
| 0xFF | Cell impedance newer updated | | |

Table D-101. Cell2 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|--------|---------------|-----------|-----------|---------------|------|
| 90 | R_a2 | 0 | Cell2 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFF55 | |

D.10.3.2 Cell2 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 2 in this table.

Table D-102. Cell2 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------------------|
| 88 | R_a2 | 2 | Cell2 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | $2^{-10} \Omega$ |
| | | 4 | Cell2 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | Cell2 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | Cell2 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | Cell2 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | Cell2 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | Cell2 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | Cell2 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | Cell2 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | Cell2 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | Cell2 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | Cell2 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | Cell2 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | Cell2 R_a 13 | | | 0 | 32767 | 1001 | |
| | | 30 | Cell2 R_a 14 | | | 0 | 32767 | 1458 | |

D.10.4 R_a3 (Subclass 91)**D.10.4.1 Cell3 R_a flag (Offset 0)**

This value indicates the validity of the cell impedance table for cell 3. It is recommended not to change this value.

High Byte

| | |
|------|--|
| 0x00 | Cell impedance and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process |
| 0x55 | DISCHARGE mode and cell impedance updated |
| 0xFF | Cell impedance newer updated |

Low Byte

| | |
|------|--|
| 0x00 | Table not used and Qmax updated |
| 0x55 | Table being used |
| 0xFF | Table never used, no Qmax or cell impedance update |

Table D-103. Cell3 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|--------|---------------|-----------|-----------|---------------|------|
| 91 | R_a3 | 0 | Cell3 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFF55 | |

D.10.4.2 Cell3 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 3 in this table.

Table D-104. Cell3 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|--------------------|
| 88 | R_a3 | 2 | Cell3 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | 2 ⁻¹⁰ Ω |
| | | 4 | Cell3 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | Cell3 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | Cell3 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | Cell3 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | Cell3 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | Cell3 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | Cell3 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | Cell3 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | Cell3 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | Cell3 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | Cell3 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | Cell3 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | Cell3 R_a 13 | | | 0 | 32767 | 1001 | |
| 30 | Cell3 R_a 14 | 0 | 32767 | 1458 | | | | | |

D.10.5 R_a0x (Subclass 92)

D.10.5.1 xCell0 R_a flag (Offset 0)

This value indicates the validity of the cell impedance table for cell 0. It is recommended not to change this value.

High Byte

| | |
|------|--|
| 0x00 | Cell impedance and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process |
| 0x55 | DISCHARGE mode and cell impedance updated |
| 0xFF | Cell impedance newer updated |

Low Byte

| | |
|------|--|
| 0x00 | Table not used and Qmax updated |
| 0x55 | Table being used |
| 0xFF | Table never used, no Qmax or cell impedance update |

Table D-105. xCell0 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 92 | R_a0x | 0 | xCell0 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFFFF | |

D.10.5.2 xCell0 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 0 in this table.

Table D-106. xCell0 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|----------------|---------------|-----------|-----------|---------------|------------------|
| 88 | R_a0x | 2 | xCell0 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | $2^{-10} \Omega$ |
| | | 4 | xCell0 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | xCell0 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | xCell0 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | xCell0 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | xCell0 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | xCell0 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | xCell0 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | xCell0 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | xCell0 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | xCell0 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | xCell0 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | xCell0 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | xCell0 R_a 13 | | | 0 | 32767 | 1001 | |
| 30 | xCell0 R_a 14 | 0 | 32767 | 1458 | | | | | |

D.10.6 R_a1x (Subclass 93)

D.10.6.1 xCell1 R_a flag (Offset 0)

This value indicates the validity of the cell impedance table for cell 1. It is recommended not to change this value.

High Byte

| | |
|------|--|
| 0x00 | Cell impedance and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process |
| 0x55 | DISCHARGE mode and cell impedance updated |
| 0xFF | Cell impedance newer updated |

Low Byte

| | |
|------|--|
| 0x00 | Table not used and Qmax updated |
| 0x55 | Table being used |
| 0xFF | Table never used, no Qmax or cell impedance update |

Table D-107. xCell1 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 93 | R_a1x | 0 | xCell1 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFFFF | |

D.10.6.2 xCell1 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 1 in this table.

Table D-108. xCell1 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|----------------|---------------|-----------|-----------|---------------|--------------------|
| 88 | R_a1x | 2 | xCell1 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | 2 ⁻¹⁰ Ω |
| | | 4 | xCell1 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | xCell1 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | xCell1 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | xCell1 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | xCell1 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | xCell1 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | xCell1 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | xCell1 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | xCell1 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | xCell1 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | xCell1 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | xCell1 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | xCell1 R_a 13 | | | 0 | 32767 | 1001 | |
| 30 | xCell1 R_a 14 | 0 | 32767 | 1458 | | | | | |

D.10.7 R_a2x (Subclass 94)

D.10.7.1 xCell2 R_a flag (Offset 0)

This value indicates the validity of the cell impedance table for cell 2. It is recommended not to change this value.

High Byte

| | |
|------|--|
| 0x00 | Cell impedance and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process |
| 0x55 | DISCHARGE mode and cell impedance updated |
| 0xFF | Cell impedance newer updated |

Low Byte

| | |
|------|--|
| 0x00 | Table not used and Qmax updated |
| 0x55 | Table being used |
| 0xFF | Table never used, no Qmax or cell impedance update |

Table D-109. xCell2 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 94 | R_a2x | 0 | xCell2 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFFFF | |

D.10.7.2 xCell2 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 2 in this table.

Table D-110. xCell2 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|----------------|---------------|-----------|-----------|---------------|------------------|
| 88 | R_a2x | 2 | xCell2 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | $2^{-10} \Omega$ |
| | | 4 | xCell2 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | xCell2 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | xCell2 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | xCell2 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | xCell2 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | xCell2 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | xCell2 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | xCell2 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | xCell2 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | xCell2 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | xCell2 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | xCell2 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | xCell2 R_a 13 | | | 0 | 32767 | 1001 | |
| 30 | xCell2 R_a 14 | 0 | 32767 | 1458 | | | | | |

D.10.8 R_a3x (Subclass 95)

D.10.8.1 xCell3 R_a flag (Offset 0)

This value indicates the validity of the cell impedance table for cell 3. It is recommended not to change this value.

High Byte

| | |
|------|--|
| 0x00 | Cell impedance and Qmax updated |
| 0x05 | RELAXATION mode and Qmax update in process |
| 0x55 | DISCHARGE mode and cell impedance updated |
| 0xFF | Cell impedance newer updated |

Low Byte

| | |
|------|--|
| 0x00 | Table not used and Qmax updated |
| 0x55 | Table being used |
| 0xFF | Table never used, no Qmax or cell impedance update |

Table D-111. xCell3 R_a flag

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|--------|---------------|-----------|-----------|---------------|------|
| 95 | R_a3x | 0 | xCell3 R_a flag | hex | 2 | 0x0000 | 0xFFFF | 0xFFFF | |

D.10.8.2 xCell3 R_a 0..14 (Offset 2..30)

The bq34z950 stores and updates the impedance profile for cell 3 in this table.

Table D-112. xCell3 R_a

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|----------------|---------------|-----------|-----------|---------------|--------------------|
| 88 | R_a3x | 2 | xCell3 R_a 0 | signed integer | 2 | 0 | 32767 | 160 | 2 ⁻¹⁰ Ω |
| | | 4 | xCell3 R_a 1 | | | 0 | 32767 | 166 | |
| | | 6 | xCell3 R_a 2 | | | 0 | 32767 | 153 | |
| | | 8 | xCell3 R_a 3 | | | 0 | 32767 | 151 | |
| | | 10 | xCell3 R_a 4 | | | 0 | 32767 | 145 | |
| | | 12 | xCell3 R_a 5 | | | 0 | 32767 | 152 | |
| | | 14 | xCell3 R_a 6 | | | 0 | 32767 | 176 | |
| | | 16 | xCell3 R_a 7 | | | 0 | 32767 | 204 | |
| | | 18 | xCell3 R_a 8 | | | 0 | 32767 | 222 | |
| | | 20 | xCell3 R_a 9 | | | 0 | 32767 | 254 | |
| | | 22 | xCell3 R_a 10 | | | 0 | 32767 | 315 | |
| | | 24 | xCell3 R_a 11 | | | 0 | 32767 | 437 | |
| | | 26 | xCell3 R_a 12 | | | 0 | 32767 | 651 | |
| | | 28 | xCell3 R_a 13 | | | 0 | 32767 | 1001 | |
| 30 | xCell3 R_a 14 | 0 | 32767 | 1458 | | | | | |

D.11 PF Status

D.11.1 Device Status Data (Subclass 96)

D.11.1.1 PF Flags 1 (Offset 0)

The flags in **PF Flags 1** register indicate the reason that the bq34z950 has entered permanent failure.

All permanent failure flags in the failure sequence are stored in **PF Flags 1**. Only the first permanent failure flag in a failure sequence is stored in **PF Flags 2** to indicate the cause of the permanent failure.

Table D-113. PF Flags 1

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|--------------------|--------|------------|--------|---------------|-----------|-----------|---------------|------|
| 96 | Device Status Data | 0 | PF Flags 1 | hex | 2 | 0x0000 | 0x4DFF | 0x0000 | |

| | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|------------------|-------|----------|-------|-------|-------|-------|-------|-------|
| High Byte | RSVD | XPFVSHUT | RSVD | RSVD | SOCD | SOCC | RSVD | ACE_C |
| Low Byte | DFF | DFETF | CFETF | CIM | SOTD | SOTC | SOV | RSVD |

LEGEND: All Values Read Only

Figure D-9. PF Flags 1

XPFVSHUT— = 1: Another Permanent Failure has occurred AND device went to shutdown after that event

SOCD— = 1: Safety Overcurrent in Discharge permanent failure

SOCC— = 1: Safety Overcurrent in Charge permanent failure

AFE_C— =1 AFE-Communications permanent failure

DFF— = 1: Data Flash Fault permanent failure

DFETF— = 1: Discharge FET permanent failure

CFETF— = 1: Charge FET permanent failure

CIM— = 1: Cell-Imbalance permanent failure

SOTD— = 1: Discharge Safety Overtemperature permanent failure

SOTC— = 1: Charge Safety Overtemperature permanent failure

SOV— = 1: Safety-Overvoltage permanent failure

D.11.1.2 PF Flags 2 (Offset 28)

On first occurrence of permanent failure, when PFStatus changes from 0x0000, then the *PFStatus* flags will be captured and stored in this value. Only the first permanent failure flag in a failure sequence is stored in **PF Flags 2** to indicate the cause of the permanent failure. All permanent failure flags in the failure sequence are stored in **PF Flags 1**.

Table D-114. PF Flags 2

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|--------------------|--------|------------|--------|---------------|-----------|-----------|---------------|------|
| 96 | Device Status Data | 28 | PF Flags 2 | hex | 2 | 0x0000 | 0x0DFF | 0x0000 | |

D.12 Calibration

D.12.1 Data (Subclass 104)

D.12.1.1 CC Gain (Offset 0)

CC Gain sets the mA current scale factor for the coulomb counter. Use calibration routines to set this value.

Table D-115. CC Gain

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------|----------------|---------------|-----------|-----------|---------------|------|
| 104 | Data | 0 | CC Gain | floating point | 4 | 0.1 | 4 | 0.9419 | |

D.12.1.2 CC Delta (Offset 4)

CC Delta sets the mAh capacity scale factor for the coulomb counter. Use calibration routines to set this value.

Table D-116. CC Delta

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------|----------------|---------------|-----------|-----------|---------------|------|
| 104 | Data | 4 | CC Delta | floating point | 4 | 29826 | 1193046 | 280932.625 | |

D.12.1.3 Ref Voltage (Offset 8)

This register value stores the AFE reference voltage in units of 0.5 mV.

Table D-117. Ref Voltage

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|----------------|---------------|-----------|-----------|---------------|------------|
| 104 | Data | 8 | Ref Voltage | signed integer | 2 | 0 | 65535 | 24500 | 50 μ V |

D.12.1.4 AFE Pack Gain (Offset 12)

This register value stores the scale factor for the voltage at PACK pin of the bq29330 AFE.

Table D-118. AFE Pack Gain

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|---------------|------------------|---------------|-----------|-----------|---------------|--------|
| 104 | Data | 12 | AFE Pack Gain | unsigned integer | 2 | 0 | 65535 | 22050 | μV/cnt |

D.12.1.5 CC Offset (Offset 14)

This register value stores the coulomb counter offset compensation. It is set by automatic calibration of the bq34z950. It is not recommended to change this value.

Table D-119. CC Offset

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------|----------------|---------------|-----------|-----------|---------------|------|
| 104 | Data | 14 | CC Offset | signed integer | 2 | -32768 | 32767 | -1667 | |

D.12.1.6 Board Offset (Offset 16)

This register value stores the compensation for PCB dependent coulomb counter offset. It is recommended to use characterization data of actual PCB to set this value.

Table D-120. Board Offset

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------|
| 104 | Data | 16 | Board Offset | signed integer | 1 | -32768 | 32767 | 0 | |

D.12.1.7 Int Temp Offset (Offset 18)

This register value stores the internal temperature sensor offset compensation. Use calibration routines to set this value.

Table D-121. Int Temp Offset

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|----------------|---------------|-----------|-----------|---------------|------|
| 104 | Data | 18 | Int Temp Offset | signed integer | 1 | -128 | 127 | 0 | |

D.12.1.8 Ext1 Temp Offset (Offset 19)

This register value stores the temperature sensor offset compensation for the external temperature sensor 1 connected at TS1 pin of the bq34z950. Use calibration routines to set this value.

Table D-122. Ext1 Temp Offset

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|----------------|---------------|-----------|-----------|---------------|------|
| 104 | Data | 19 | Ext1 Temp Offset | signed integer | 1 | -128 | 127 | 0 | |

D.12.2 Config (Subclass 105)

D.12.2.1 CC Current (Offset 0)

This value sets the current used for CC calibration when in CALIBRATION mode.

Table D-123. CC Current

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 0 | CC Current | unsigned integer | 2 | 0 | 65535 | 3000 | mA |

D.12.2.2 Voltage Signal (Offset 2)

This value sets the voltage used for calibration when in CALIBRATION mode.

Table D-124. Voltage Signal

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 2 | Voltage Signal | unsigned integer | 2 | 0 | 65535 | 16800 | mV |

D.12.2.3 Temp Signal (Offset 4)

This value sets the temperature used for temperature calibration in CALIBRATION mode

Table D-125. Temp Signal

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 4 | Temp Signal | unsigned integer | 2 | 0 | 65535 | 2980 | 0.1K |

D.12.2.4 CC Offset Time (Offset 6)

This value sets the time used for CC Offset calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiplies of 250. Numbers less than 250 will cause a CC offset calibration error. Numbers greater than 250 will be rounded down to the nearest multiple of 250.

Table D-126. CC Offset Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 6 | CC Offset Time | unsigned integer | 2 | 0 | 65535 | 250 | ms |

D.12.2.5 ADC Offset Time (Offset 8)

This constant defines the time for ADC offset calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiplies of 32. Numbers less than 32 will cause a ADC offset calibration error. Numbers greater than 32 will be rounded down to the nearest multiple of 32.

Table D-127. ADC Offset Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-----------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 8 | ADC Offset Time | unsigned integer | 2 | 0 | 65535 | 32 | ms |

D.12.2.6 CC Gain Time (Offset 10)

This constant defines the time for the coulomb counter gain calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiplies of 250. Numbers less than 250 will cause a CC gain calibration error. Numbers greater than 250 will be rounded down to the nearest multiple of 250.

Table D-128. CC Gain Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 10 | CC Gain Time | unsigned integer | 2 | 0 | 65535 | 250 | ms |

D.12.2.7 Voltage Time (Offset 12)

This constant defines the time for voltage calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiples of 1984. Numbers less than 1984 will cause a voltage calibration error. Numbers greater than 1984 will be rounded down to the nearest multiple of 1984.

Table D-129. Voltage Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 12 | Voltage Time | unsigned integer | 2 | 0 | 65535 | 1984 | ms |

D.12.2.8 Temperature Time (Offset 14)

This constant defines the time for temperature calibration in CALIBRATION mode. More time means more accuracy. The legitimate values for this constant are integer multiples of 32. Numbers less than 32 will cause a temperature calibration error. Numbers greater than 32 will be rounded down to the nearest multiple of 32.

Table D-130. Temperature Time

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|------------------|---------------|-----------|-----------|---------------|------|
| 105 | Config | 14 | Temperature Time | unsigned integer | 2 | 0 | 65535 | 32 | ms |

D.12.2.9 Cal Mode Timeout (Offset 17)

The bq34z950 will exit CALIBRATION mode automatically after **CALIBRATION mode Timeout** period.

Table D-131. Cal Mode Timeout

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|------------------|------------------|---------------|-----------|-----------|---------------|---------|
| 105 | Config | 17 | Cal Mode Timeout | unsigned integer | 2 | 0 | 65535 | 38400 | s / 128 |

D.12.3 Temp Model (Subclass 106)

D.12.3.1 Ext Coef 1..4, Ext Min AD, Ext Max Temp

These values characterize the external temperature sense resistor connected to TS1 pin of the bq34z950. The default values characterize the Semitec 103AT NTC resistor. Do not modify these values without consulting TI.

Table D-132. Ext Coef 1..4, Ext Min AD, Ext Max Temp

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------|
| 106 | Temp Model | 0 | Ext Coef 1 | signed integer | 2 | -32768 | 32767 | -28285 | s |
| | | 2 | Ext Coef 2 | | | | | 20848 | |
| | | 4 | Ext Coef 3 | | | | | -7537 | |
| | | 6 | Ext Coef 4 | | | | | 4012 | |
| | | 8 | Ext Min AD | | | | | 0 | |
| | | 10 | Ext Max Temp | | | | | 4012 | |

D.12.3.2 Int Coef 1..4, Int Min AD, Int Max Temp

These values characterize the internal temperature sense resistor of the bq34z950. Do not modify these values without consulting TI.

Table D-133. Int Coef 1..4, Int Min AD, Int Max Temp

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------------|----------------|---------------|-----------|-----------|---------------|------|
| 106 | Temp Model | 12 | Int Coef 1 | signed integer | 2 | -32768 | 32767 | 0 | s |
| | | 14 | Int Coef 2 | | | | | 0 | |
| | | 16 | Int Coef 3 | | | | | -11136 | |
| | | 18 | Int Coef 4 | | | | | 5754 | |
| | | 20 | Int Min AD | | | | | 0 | |
| | | 22 | Int Max Temp | | | | | 5754 | |

D.12.4 Current (Subclass 107)

D.12.4.1 Filter (Offset 0)

This constant defines the filter constant used in the *AverageCurrent* calculation:

$$AverageCurrent_{new} = a * AverageCurrent_{old} + (1 - a) * Current$$

with:

$$a = \langle Filter \rangle / 256; \text{ the time constant} = 1 \text{ s} / \ln(1/a) \text{ (default 14.5 s)}$$

Table D-134. Filter

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|--------|------------------|---------------|-----------|-----------|---------------|------|
| 107 | Current | 0 | Filter | unsigned integer | 1 | 0 | 255 | 239 | |

D.12.4.2 Deadband (Offset 1)

Any current within \pm **Deadband** will be reported as 0 mA by the SBS *Current* function.

Table D-135. Deadband

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|----------|------------------|---------------|-----------|-----------|---------------|------|
| 107 | Current | 1 | Deadband | unsigned integer | 1 | 0 | 255 | 3 | mA |

D.12.4.3 CC Deadband (Offset 2)

This constant defines the deadband voltage for the measured voltage between SR1 and SR2 pin used for capacity accumulation in units of 290 nV. Any voltages within \pm **CC Deadband** does not contribute to capacity accumulation.

Table D-136. CC Deadband

| SUBCLASS ID | SUBCLASS NAME | OFFSET | NAME | FORMAT | SIZE in BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|---------------|--------|-------------|------------------|---------------|-----------|-----------|---------------|--------|
| 107 | Current | 2 | CC Deadband | unsigned integer | 1 | 0 | 255 | 34 | 294 nV |

D.13 Data Flash Values

Table D-137. Data Flash Values

| CLASS | SUBCLASS ID | SUBCLASS | OFFSET | NAME | DATA TYPE | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------------|-------------|--------------------|--------|-----------------------------|-----------|-----------|-----------|---------------|---|
| 1st Level Safety | 0 | Voltage | 0 | COV Threshold | I2 | 3700 | 5000 | 4300 | mV |
| 1st Level Safety | 0 | Voltage | 3 | COV Recovery | I2 | 0 | 4400 | 3900 | mV |
| 1st Level Safety | 0 | Voltage | 12 | CUV Threshold | I2 | 0 | 3500 | 2200 | mV |
| 1st Level Safety | 0 | Voltage | 15 | CUV Recovery | I2 | 0 | 3600 | 3000 | mV |
| 1st Level Safety | 1 | Current | 0 | OC (1st Tier) Chg | I2 | 0 | 20000 | 6000 | mA |
| 1st Level Safety | 1 | Current | 5 | OC (1st Tier) Dsg | I2 | 0 | 20000 | 6000 | mA |
| 1st Level Safety | 1 | Current | 16 | Current Recovery Time | U1 | 0 | 240 | 8 | s |
| 1st Level Safety | 1 | Current | 17 | AFE OC Dsg | H1 | 0 | ff | 12 | |
| 1st Level Safety | 1 | Current | 18 | AFE OC Dsg Time | H1 | 0 | ff | f | |
| 1st Level Safety | 1 | Current | 21 | AFE SC Chg Cfg | H1 | 0 | ff | 77 | |
| 1st Level Safety | 1 | Current | 22 | AFE SC Dsg Cfg | H1 | 0 | ff | 77 | |
| 1st Level Safety | 2 | Temperature | 0 | Over Temp Chg | I2 | 0 | 1200 | 550 | 0.1°C |
| 1st Level Safety | 2 | Temperature | 3 | OT Chg Recovery | I2 | 0 | 1200 | 500 | 0.1°C |
| 1st Level Safety | 2 | Temperature | 5 | Over Temp Dsg | I2 | 0 | 1200 | 600 | 0.1°C |
| 1st Level Safety | 2 | Temperature | 8 | OT Dsg Recovery | I2 | 0 | 1200 | 550 | 0.1°C |
| 2nd Level Safety | 16 | Voltage | 0 | SOV Threshold | I2 | 0 | 20000 | 18000 | mV |
| 2nd Level Safety | 16 | Voltage | 2 | SOV Time | U1 | 0 | 240 | 0 | s |
| 2nd Level Safety | 16 | Voltage | 3 | Cell Imbalance Current | I1 | 0 | 200 | 5 | mA |
| 2nd Level Safety | 16 | Voltage | 4 | Cell Imbalance Fail Voltage | I2 | 0 | 5000 | 1000 | mV |
| 2nd Level Safety | 16 | Voltage | 6 | Cell Imbalance Time | U1 | 0 | 240 | 0 | s |
| 2nd Level Safety | 16 | Voltage | 7 | Battery Rest Time | U2 | 0 | 65535 | 1800 | s |
| 2nd Level Safety | 17 | Current | 0 | SOC Chg | I2 | 0 | 30000 | 10000 | mA |
| 2nd Level Safety | 17 | Current | 2 | SOC Chg Time | U1 | 0 | 240 | 0 | s |
| 2nd Level Safety | 17 | Current | 3 | SOC Dsg | I2 | 0 | 30000 | 10000 | mA |
| 2nd Level Safety | 17 | Current | 5 | SOC Dsg Time | U1 | 0 | 240 | 0 | s |
| 2nd Level Safety | 18 | Temperature | 0 | SOT Chg | I2 | 0 | 1200 | 650 | 0.1°C |
| 2nd Level Safety | 18 | Temperature | 2 | SOT Chg Time | U1 | 0 | 240 | 0 | s |
| 2nd Level Safety | 18 | Temperature | 3 | SOT Dsg | I2 | 0 | 1200 | 750 | 0.1°C |
| 2nd Level Safety | 18 | Temperature | 5 | SOT Dsg Time | U1 | 0 | 240 | 0 | s |
| 2nd Level Safety | 19 | FET Verification | 2 | FET Fail Time | U1 | 0 | 240 | 0 | s |
| 2nd Level Safety | 20 | AFE Verification | 1 | AFE Fail Limit | U1 | 0 | 255 | 10 | Count |
| Charge Control | 32 | Charge Inhibit Cfg | 0 | Chg Inhibit Temp Low | I2 | -400 | 1200 | 0 | 0.1°C |
| Charge Control | 32 | Charge Inhibit Cfg | 2 | Chg Inhibit Temp High | I2 | -400 | 1200 | 450 | 0.1°C |
| Charge Control | 33 | Pre-Charge Cfg | 0 | Pre-chg Current | I2 | 0 | 2000 | 250 | mA |
| Charge Control | 33 | Pre-Charge Cfg | 2 | Pre-chg Temp | I2 | -400 | 1200 | 120 | 0.1°C |
| Charge Control | 33 | Pre-Charge Cfg | 4 | Pre-chg Voltage | I2 | 0 | 20000 | 3000 | mV |
| Charge Control | 33 | Pre-Charge Cfg | 6 | Recovery Voltage | I2 | 0 | 20000 | 3100 | mV |
| Charge Control | 34 | Fast Charge Cfg | 0 | Fast Charge Current | I2 | 0 | 10000 | 4000 | mA |
| Charge Control | 34 | Fast Charge Cfg | 2 | Charging Voltage | I2 | 0 | 20000 | 16800 | mV |
| Charge Control | 34 | Fast Charge Cfg | 6 | Suspend Low Temp | I2 | -400 | 1200 | -50 | 0.1°C |
| Charge Control | 34 | Fast Charge Cfg | 8 | Suspend High Temp | I2 | -400 | 1200 | 550 | 0.1°C |
| Charge Control | 36 | Termination Cfg. | 2 | Taper Current | I2 | 0 | 1000 | 250 | mA |
| Charge Control | 36 | Termination Cfg. | 6 | Taper Voltage | I2 | 0 | 1000 | 300 | mV |
| Charge Control | 36 | Termination Cfg. | 10 | TCA Clear % | I1 | -1% | 100% | 95% | |
| Charge Control | 36 | Termination Cfg. | 11 | FC Set % | I1 | -1% | 100% | -1% | |
| Charge Control | 36 | Termination Cfg. | 12 | FC Clear % | I1 | -1% | 100% | 98% | |
| Charge Control | 37 | Cell Balancing Cfg | 0 | Min Cell Deviation | U2 | 0 | 65535 | 1750 | s/mAh |
| Charge Control | 38 | Charging Faults | 13 | Over Charge Capacity | I2 | 0 | 4000 | 300 | mAh |
| SBS Configuration | 48 | Data | 0 | Rem Cap Alarm | I2 | 0 | 700 | 300 | mAh |
| SBS Configuration | 48 | Data | 2 | Rem Energy Alarm | I2 | 0 | 1000 | 432 | 10 mWh |
| SBS Configuration | 48 | Data | 4 | Rem Time Alarm | U2 | 0 | 240 | 10 | min |
| SBS Configuration | 48 | Data | 6 | Init Battery Mode | H2 | 0 | ffff | 81 | |
| SBS Configuration | 48 | Data | 8 | Design Voltage | I2 | 7000 | 18000 | 14400 | mV |
| SBS Configuration | 48 | Data | 10 | Spec Info | H2 | 0 | ffff | 31 | |
| SBS Configuration | 48 | Data | 12 | Manuf Date | U2 | 0 | 65535 | 0 | Day + Mo * 32 + (Yr - 1980) * 256 |

Table D-137. Data Flash Values (continued)

| CLASS | SUBCLASS ID | SUBCLASS | OFFSET | NAME | DATA TYPE | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------------|-------------|-------------------|--------|-------------------------|-----------|-----------|-----------|------------------------------|--------|
| SBS Configuration | 48 | Data | 14 | Ser. Num. | H2 | 0 | ffff | 1 | |
| SBS Configuration | 48 | Data | 16 | Cycle Count | U2 | 0 | 65535 | 0 | Count |
| SBS Configuration | 48 | Data | 18 | CC Threshold | I2 | 100 | 32767 | 4400 | mAh |
| SBS Configuration | 48 | Data | 21 | CF MaxError Limit | U1 | 0% | 100% | 100% | |
| SBS Configuration | 48 | Data | 22 | Design Capacity | I2 | 0 | 65535 | 4400 | mAh |
| SBS Configuration | 48 | Data | 24 | Design Energy | I2 | 0 | 65535 | 6336 | 10 mWh |
| SBS Configuration | 48 | Data | 26 | Manuf Name | S12 | x | x | Texas Inst. | |
| SBS Configuration | 48 | Data | 38 | Device Name | S9 | x | x | bq34z950 | |
| SBS Configuration | 48 | Data | 47 | Device Chemistry | S5 | x | x | LION | |
| SBS Configuration | 49 | Configuration | 0 | TDA Set % | I1 | -1% | 100% | 6% | |
| SBS Configuration | 49 | Configuration | 1 | TDA Clear % | I1 | -1% | 100% | 8% | |
| SBS Configuration | 49 | Configuration | 2 | FD Set % | I1 | -1% | 100% | 2% | |
| SBS Configuration | 49 | Configuration | 3 | FD Clear % | I1 | -1% | 100% | 5% | |
| SBS Configuration | 49 | Configuration | 4 | TDA Set Volt Threshold | I2 | 0 | 16800 | 5000 | mV |
| SBS Configuration | 49 | Configuration | 6 | TDA Set Volt Time | U1 | 0 | 240 | 0 | s |
| SBS Configuration | 49 | Configuration | 7 | TDA Clear Volt | I2 | 0 | 16800 | 5500 | mV |
| System Data | 57 | Integrity Data | 0 | Reset Counter Partial | U1 | 0 | 255 | 0 | Count |
| System Data | 57 | Integrity Data | 1 | Reset Counter Full | U1 | 0 | 255 | 0 | Count |
| System Data | 58 | Manufacturer Info | 0 | Manuf. Info | S21 | x | x | 012345678 9ABCDEF0 123 | |
| Configuration | 64 | Registers | 0 | Operation Cfg A | H2 | 0 | FFFF | 329 | |
| Configuration | 64 | Registers | 2 | Operation Cfg B | H2 | 0 | FFFF | 2440 | |
| Configuration | 64 | Registers | 4 | Operation Cfg C | H2 | 0 | FFFF | 0 | |
| Configuration | 64 | Registers | 6 | Permanent Fail Cfg | H2 | 0 | FFFF | 0 | |
| Configuration | 64 | Registers | 8 | Non-Removable Cfg | H2 | 0 | ffff | 0 | |
| Configuration | 65 | AFE | 3 | AFE PMS Threshold | I2 | 0 | 20000 | 5500 | mV |
| LED Support | 67 | LED Cfg | 0 | LED Flash Period | U2 | 0 | 65535 | 512 | 500 µs |
| LED Support | 67 | LED Cfg | 2 | LED Blink Period | U2 | 0 | 65535 | 1024 | 500 µs |
| LED Support | 67 | LED Cfg | 4 | LED Delay | U2 | 1 | 65535 | 100 | 500 µs |
| LED Support | 67 | LED Cfg | 6 | LED Hold Time | U1 | 0 | 255 | 4 | s |
| LED Support | 67 | LED Cfg | 7 | CHG Flash Alarm | I1 | -1% | 101% | 10% | |
| LED Support | 67 | LED Cfg | 8 | CHG Thresh 1 | I1 | -1% | 101% | 0% | |
| LED Support | 67 | LED Cfg | 9 | CHG Thresh 2 | I1 | -1% | 101% | 20% | |
| LED Support | 67 | LED Cfg | 10 | CHG Thresh 3 | I1 | -1% | 101% | 40% | |
| LED Support | 67 | LED Cfg | 11 | CHG Thresh 4 | I1 | -1% | 101% | 60% | |
| LED Support | 67 | LED Cfg | 12 | CHG Thresh 5 | I1 | -1% | 101% | 80% | |
| LED Support | 67 | LED Cfg | 13 | DSG Flash Alarm | I1 | -1% | 101% | 10% | |
| LED Support | 67 | LED Cfg | 14 | DSG Thresh 1 | I1 | -1% | 101% | 0% | |
| LED Support | 67 | LED Cfg | 15 | DSG Thresh 2 | I1 | -1% | 101% | 20% | |
| LED Support | 67 | LED Cfg | 16 | DSG Thresh 3 | I1 | -1% | 101% | 40% | |
| LED Support | 67 | LED Cfg | 17 | DSG Thresh 4 | I1 | -1% | 101% | 60% | |
| LED Support | 67 | LED Cfg | 18 | DSG Thresh 5 | I1 | -1% | 101% | 80% | |
| LED Support | 67 | LED Cfg | 19 | Sink Current | U1 | 0 | 3 | 3 | |
| Power | 68 | Power | 0 | Flash Update OK Voltage | I2 | 5000 | 20000 | 5300 | mV |
| Power | 68 | Power | 2 | Shutdown Voltage | I2 | 4500 | 20000 | 4600 | mV |
| Power | 68 | Power | 5 | Charger Present | I2 | 0 | 23000 | 3000 | mV |
| Power | 68 | Power | 16 | Wake Current Reg | H1 | 0 | 255 | 0 | |
| Gas Gauging | 80 | IT Cfg | 0 | Load Select | U1 | 0 | 255 | 3 | |
| Gas Gauging | 80 | IT Cfg | 1 | Load Mode | U1 | 0 | 255 | 0 | |
| Gas Gauging | 80 | IT Cfg | 45 | Term Voltage | I2 | -32768 | 32767 | 12000 | mV |
| Gas Gauging | 80 | IT Cfg | 60 | User Rate-mA | I2 | 2000 | 9000 | 0 | mA |
| Gas Gauging | 80 | IT Cfg | 62 | User Rate-mW | I2 | 3000 | 14000 | 0 | 10 mW |
| Gas Gauging | 80 | IT Cfg | 64 | Reserve Cap-mAh | I2 | 0 | 9000 | 0 | mAh |
| Gas Gauging | 80 | IT Cfg | 66 | Reserve Cap-mWh | I2 | 0 | 14000 | 0 | 10 mWh |

Table D-137. Data Flash Values (continued)

| CLASS | SUBCLASS ID | SUBCLASS | OFFSET | NAME | DATA TYPE | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-------------|--------------------|--------|-----------------------|-----------|-----------|-----------|---------------|--------------------|
| Gas Gauging | 81 | Current Thresholds | 0 | Dsg Current Threshold | I2 | 0 | 2000 | 50 | mA |
| Gas Gauging | 81 | Current Thresholds | 2 | Chg Current Threshold | I2 | 0 | 2000 | 25 | mA |
| Gas Gauging | 81 | Current Thresholds | 4 | Quit Current | I2 | 0 | 1000 | 10 | mA |
| Gas Gauging | 82 | State | 0 | Qmax Cell 0 | I2 | 0 | 32767 | 4400 | mAh |
| Gas Gauging | 82 | State | 2 | Qmax Cell 1 | I2 | 0 | 32767 | 4400 | mAh |
| Gas Gauging | 82 | State | 4 | Qmax Cell 2 | I2 | 0 | 32767 | 4400 | mAh |
| Gas Gauging | 82 | State | 6 | Qmax Cell 3 | I2 | 0 | 32767 | 4400 | mAh |
| Gas Gauging | 82 | State | 8 | Qmax Pack | I2 | 0 | 32767 | 4400 | mAh |
| Gas Gauging | 82 | State | 12 | Update Status | H1 | 0 | 3 | 0 | |
| Gas Gauging | 82 | State | 25 | Delta Voltage | I2 | -32768 | 32767 | 0 | mV |
| Ra Table | 88 | R_a0 | 0 | Cell0 R_a flag | H2 | 0 | 0 | FF55 | |
| Ra Table | 88 | R_a0 | 2 | Cell0 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 4 | Cell0 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 6 | Cell0 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 8 | Cell0 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 10 | Cell0 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 12 | Cell0 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 14 | Cell0 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 16 | Cell0 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 18 | Cell0 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 20 | Cell0 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 22 | Cell0 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 24 | Cell0 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 26 | Cell0 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 28 | Cell0 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 88 | R_a0 | 30 | Cell0 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 0 | Cell1 R_a flag | H2 | 0 | 0 | FF55 | |
| Ra Table | 89 | R_a1 | 2 | Cell1 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 4 | Cell1 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 6 | Cell1 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 8 | Cell1 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 10 | Cell1 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 12 | Cell1 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 14 | Cell1 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 16 | Cell1 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 18 | Cell1 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 20 | Cell1 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 22 | Cell1 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 24 | Cell1 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 26 | Cell1 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 28 | Cell1 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 89 | R_a1 | 30 | Cell1 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 0 | Cell2 R_a flag | H2 | 0 | 0 | FF55 | |
| Ra Table | 90 | R_a2 | 2 | Cell2 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 4 | Cell2 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 6 | Cell2 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 8 | Cell2 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |

Table D-137. Data Flash Values (continued)

| CLASS | SUBCLASS ID | SUBCLASS | OFFSET | NAME | DATA TYPE | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|----------|-------------|----------|--------|-----------------|-----------|-----------|-----------|---------------|--------------------|
| Ra Table | 90 | R_a2 | 10 | Cell2 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 12 | Cell2 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 14 | Cell2 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 16 | Cell2 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 18 | Cell2 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 20 | Cell2 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 22 | Cell2 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 24 | Cell2 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 26 | Cell2 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 28 | Cell2 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 90 | R_a2 | 30 | Cell2 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 0 | Cell3 R_a flag | H2 | 0 | 0 | FF55 | |
| Ra Table | 91 | R_a3 | 2 | Cell3 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 4 | Cell3 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 6 | Cell3 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 8 | Cell3 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 10 | Cell3 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 12 | Cell3 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 14 | Cell3 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 16 | Cell3 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 18 | Cell3 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 20 | Cell3 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 22 | Cell3 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 24 | Cell3 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 26 | Cell3 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 28 | Cell3 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 91 | R_a3 | 30 | Cell3 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 0 | xCell0 R_a flag | H2 | ffff | ffff | FFFF | |
| Ra Table | 92 | R_a0x | 2 | xCell0 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 4 | xCell0 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 6 | xCell0 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 8 | xCell0 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 10 | xCell0 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 12 | xCell0 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 14 | xCell0 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 16 | xCell0 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 18 | xCell0 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 20 | xCell0 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 22 | xCell0 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 24 | xCell0 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 26 | xCell0 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 28 | xCell0 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 92 | R_a0x | 30 | xCell0 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 0 | xCell1 R_a flag | H2 | ffff | ffff | FFFF | |
| Ra Table | 93 | R_a1x | 2 | xCell1 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 4 | xCell1 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 6 | xCell1 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |

Table D-137. Data Flash Values (continued)

| CLASS | SUBCLASS ID | SUBCLASS | OFFSET | NAME | DATA TYPE | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|-------------|-------------|--------------------|--------|-----------------|-----------|-----------|-----------|---------------|--------------------|
| Ra Table | 93 | R_a1x | 8 | xCell1 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 10 | xCell1 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 12 | xCell1 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 14 | xCell1 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 16 | xCell1 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 18 | xCell1 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 20 | xCell1 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 22 | xCell1 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 24 | xCell1 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 26 | xCell1 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 28 | xCell1 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 93 | R_a1x | 30 | xCell1 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 0 | xCell2 R_a flag | H2 | ffff | ffff | FFFF | |
| Ra Table | 94 | R_a2x | 2 | xCell2 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 4 | xCell2 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 6 | xCell2 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 8 | xCell2 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 10 | xCell2 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 12 | xCell2 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 14 | xCell2 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 16 | xCell2 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 18 | xCell2 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 20 | xCell2 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 22 | xCell2 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 24 | xCell2 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 26 | xCell2 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 28 | xCell2 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 94 | R_a2x | 30 | xCell2 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 0 | xCell3 R_a flag | H2 | ffff | ffff | FFFF | |
| Ra Table | 95 | R_a3x | 2 | xCell3 R_a 0 | I2 | 183 | 183 | 160 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 4 | xCell3 R_a 1 | I2 | 181 | 181 | 166 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 6 | xCell3 R_a 2 | I2 | 198 | 198 | 153 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 8 | xCell3 R_a 3 | I2 | 244 | 244 | 151 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 10 | xCell3 R_a 4 | I2 | 254 | 254 | 145 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 12 | xCell3 R_a 5 | I2 | 261 | 261 | 152 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 14 | xCell3 R_a 6 | I2 | 333 | 333 | 176 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 16 | xCell3 R_a 7 | I2 | 338 | 338 | 204 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 18 | xCell3 R_a 8 | I2 | 345 | 345 | 222 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 20 | xCell3 R_a 9 | I2 | 350 | 350 | 254 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 22 | xCell3 R_a 10 | I2 | 382 | 382 | 315 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 24 | xCell3 R_a 11 | I2 | 429 | 429 | 437 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 26 | xCell3 R_a 12 | I2 | 502 | 502 | 651 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 28 | xCell3 R_a 13 | I2 | 545 | 545 | 1001 | 2 ⁻¹⁰ Ω |
| Ra Table | 95 | R_a3x | 30 | xCell3 R_a 14 | I2 | 366 | 366 | 1458 | 2 ⁻¹⁰ Ω |
| PF Status | 96 | Device Status Data | 0 | PF Flags 1 | H2 | 0 | FFFF | 0 | |
| PF Status | 96 | Device Status Data | 28 | PF Flags 2 | H2 | 0 | FFFF | 0 | |
| Calibration | 104 | Data | 0 | CC Gain | F4 | 0.1 | 4 | 0.9419 | |

Table D-137. Data Flash Values (continued)

| CLASS | SUBCLASS ID | SUBCLASS | OFFSET | NAME | DATA TYPE | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|------------------|-------------|---------------|--------|------------------------|-----------|-----------|-----------|---------------|-------------|
| Calibration | 104 | Data | 4 | CC Delta | F4 | 29826 | 1193046 | 280932.625 | |
| Calibration | 104 | Data | 8 | Ref Voltage | I2 | 0 | 32767 | 24500 | 50 μ V |
| Calibration | 104 | Data | 12 | AFE Pack Gain | I2 | 0 | 32767 | 22050 | μ V/cnt |
| Calibration | 104 | Data | 14 | CC Offset | I2 | -32768 | 32767 | -1667 | |
| Calibration | 104 | Data | 16 | Board Offset | I2 | -32768 | 32767 | 0 | |
| Calibration | 104 | Data | 18 | Int Temp Offset | I1 | -128 | 127 | 0 | |
| Calibration | 104 | Data | 19 | Ext1 Temp Offset | I1 | -128 | 127 | 0 | |
| Calibration | 104 | Data | 20 | Ext2 Temp Offset | I1 | -128 | 127 | 0 | |
| Calibration | 105 | Config | 0 | CC Current | I2 | 0 | 32767 | 3000 | mA |
| Calibration | 105 | Config | 2 | Voltage Signal | I2 | 0 | 32767 | 16800 | mV |
| Calibration | 105 | Config | 4 | Temp Signal | I2 | 0 | 32767 | 2980 | 0.1°C |
| Calibration | 105 | Config | 6 | CC Offset Time | U2 | 0 | 65535 | 250 | s |
| Calibration | 105 | Config | 8 | ADC Offset Time | U2 | 0 | 65535 | 32 | s |
| Calibration | 105 | Config | 10 | CC Gain Time | U2 | 0 | 65535 | 250 | s |
| Calibration | 105 | Config | 12 | Voltage Time | U2 | 0 | 65535 | 1984 | ms |
| Calibration | 105 | Config | 14 | Temperature Time | U2 | 0 | 65535 | 32 | s |
| Calibration | 105 | Config | 17 | Cal Mode Timeout | U2 | 0 | 65535 | 38400 | s/128 |
| Calibration | 106 | Temp Model | 0 | Ext Coef 1 | I2 | -32768 | 32767 | -28285 | s |
| Calibration | 106 | Temp Model | 2 | Ext Coef 2 | I2 | -32768 | 32767 | 20848 | s |
| Calibration | 106 | Temp Model | 4 | Ext Coef 3 | I2 | -32768 | 32767 | -7537 | s |
| Calibration | 106 | Temp Model | 6 | Ext Coef 4 | I2 | -32768 | 32767 | 4012 | s |
| Calibration | 106 | Temp Model | 8 | Ext Min AD | I2 | -32768 | 32767 | 0 | s |
| Calibration | 106 | Temp Model | 10 | Ext Max Temp | I2 | -32768 | 32767 | 4012 | s |
| Calibration | 106 | Temp Model | 12 | Int Coef 1 | I2 | -32768 | 32767 | 0 | s |
| Calibration | 106 | Temp Model | 14 | Int Coef 2 | I2 | -32768 | 32767 | 0 | s |
| Calibration | 106 | Temp Model | 16 | Int Coef 3 | I2 | -32768 | 32767 | -11136 | s |
| Calibration | 106 | Temp Model | 18 | Int Coef 4 | I2 | -32768 | 32767 | 5754 | s |
| Calibration | 106 | Temp Model | 20 | Int Min AD | I2 | -32768 | 32767 | 0 | s |
| Calibration | 106 | Temp Model | 22 | Int Max Temp | I2 | -32768 | 32767 | 5754 | s |
| Calibration | 107 | Current | 0 | Filter | U1 | 0 | 255 | 239 | |
| Calibration | 107 | Current | 1 | Deadband | U1 | 0 | 255 | 3 | mA |
| Calibration | 107 | Current | 2 | CC Deadband | U1 | 0 | 255 | 34 | 294 nV |
| DQ Communication | 113 | bq2050 Config | 0 | bq20z753 Configuration | H1 | 0 | FF | 10 | |
| DQ Communication | 113 | bq2050 Config | 1 | Pins Pulled Down | H1 | 0 | FF | 20 | |
| DQ Communication | 113 | bq2050 Config | 2 | Pins Pulled Up | H1 | 0 | FF | 5 | |
| DQ Communication | 113 | bq2050 Config | 3 | Resistor Divider Gain | F4 | 0.1 | 6 | 6 | |
| DQ Communication | 113 | bq2050 Config | 7 | mV to mAhr Scale | U2 | 0 | 65535 | 592 | |
| DQ Communication | 113 | bq2050 Config | 9 | AutoCal per Sleep | U2 | 0 | 65535 | 0 | |
| DQ Communication | 113 | bq2050 Config | 14 | BR_Low | U2 | 0 | 65535 | 2700 | |
| DQ Communication | 113 | bq2050 Config | 16 | BR_RC | U2 | 0 | 65535 | 1000 | |
| DQ Communication | 113 | bq2050 Config | 18 | Wr0_Low | U2 | 0 | 65535 | 1775 | |
| DQ Communication | 113 | bq2050 Config | 20 | Wr0_RC | U2 | 0 | 65535 | 1225 | |
| DQ Communication | 113 | bq2050 Config | 22 | Wr1_Low | U2 | 0 | 65535 | 550 | |
| DQ Communication | 113 | bq2050 Config | 24 | Wr1_RC | U2 | 0 | 65535 | 2451 | |
| DQ Communication | 113 | bq2050 Config | 26 | Rd0_Low | U2 | 0 | 65535 | 1150 | |
| DQ Communication | 113 | bq2050 Config | 28 | Rd1_Low | U2 | 0 | 65535 | 1100 | |
| DQ Communication | 113 | bq2050 Config | 30 | Rd_TO | U2 | 0 | 65535 | 0 | |
| DQ Communication | 113 | bq2050 Config | 32 | RD_RS | U2 | 0 | 65535 | 300 | |
| DQ Communication | 113 | bq2050 Config | 34 | Wr_0_to_1_Delay | U2 | 0 | 65535 | 100 | |
| DQ Communication | 113 | bq2050 Config | 36 | SlaveRsp_Delay | U2 | 0 | 65535 | 3020 | |

Glossary

| | |
|---------|---|
| ADC | Analog to Digital Converter |
| AFE | Analog Front End |
| bit | A single bit in a SBS command or data flash value that can be changed by the user. |
| CC | Coulomb Counter |
| CHG FET | Charge FET, connected to CHG pin of bq29330; used by bq29330 to enable or disable charging |
| COV | Cell Overvoltage |
| CPU | Central Processing Unit |
| CUV | Cell Undervoltage |
| DF | Data flash |
| DSG | Flag set by the bq34z950 device to indicate charge (DSG= 0) or discharge (DSG=1) |
| DSG FET | Discharge FET, connected to DSG pin of bq29330; used by bq29330 to enable or disable discharging |
| FAS | FULL ACCESS Security |
| FC | Fully Charged |
| FCHG | Fast Charge |
| FCTMO | Fast Charge Timeout |
| FD | Fully Discharged |
| flag | A single bit in a SBS command or data flash value, which is set by the bq34z950 device or bq29330 and indicates a status change |
| IC | Integrated Circuit |
| Li-Ion | Lithium-Ion |
| OC | Overcurrent |
| OCA | Overcharge Alarm |
| OCV | Open Circuit Voltage |
| OTC | Overtemperature Charging |
| OTD | Overtemperature Discharging |
| PCHG | Precharge |
| PEC | Packet Error Checking |
| PF | Permanent Fail |
| Qmax | Maximum Chemical Capacity |
| RCA | Remaining Capacity Alarm |
| RSOC | RelativeStateOfCharge |
| SBS | Smart Battery System |
| SCC | Short Circuit Charge |
| SCD | Short Circuit Discharge |
| SMBus | System Management Bus |
| SOC | Safety Overcurrent |

| | |
|-----------|--|
| SOT | Safety Overtemperature |
| SS | SEALED mode flag |
| TCA | Terminate Charge Alarm |
| TDA | Terminate Discharge Alarm |
| ZVCHG FET | Precharge FET, connected to ZVCHG pin of bq29330; depending on configuration it is used for pre-charging and/or zero-volt charging |
| XDSG | Discharge Fault flag |

Revision History

| Changes from A Revision (May 2013) to B Revision | Page |
|--|-------------|
| • Changed format of Figures A-4 and A-5..... | 49 |
| • Changed Appendix Title to DQ Command Set | 64 |
| • Added DC Command Set Summary Section | 64 |
| • Changed reference to SCALE in Table C-2. | 70 |
| • Changed table title to DQ Extended Command Set Summary | 70 |
| • Changed Data Flash Values in table | 114 |

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com