

# **AM17x/AM18x ARM Microprocessor Multimedia Card (MMC)/ Secure Digital (SD) Card Controller**

## **User's Guide**



Literature Number: SPRUFV8A

August 2010



|   |           |
|---|-----------|
| <b>Preface</b> .....  | <b>7</b>  |
| <b>1 Introduction</b> .....                                       | <b>8</b>  |
| 1.1 Purpose of the Peripheral .....                               | 8         |
| 1.2 Features .....  | 8         |
| 1.3 Functional Block Diagram .....                                | 8         |
| 1.4 Supported Use Case Statement .....                            | 9         |
| 1.5 Industry Standard(s) Compliance Statement .....               | 9         |
| <b>2 Architecture</b> .....                                       | <b>10</b> |
| 2.1 Clock Control .....   | 11        |
| 2.2 Signal Descriptions .....                                     | 12        |
| 2.3 Protocol Descriptions .....                                   | 13        |
| 2.4 Data Flow in the Input/Output FIFO .....                      | 15        |
| 2.5 Data Flow in the Data Registers (MMCDRR and MMCDXR) .....     | 16        |
| 2.6 FIFO Operation During Card Read Operation .....               | 17        |
| 2.7 FIFO Operation During Card Write Operation .....              | 19        |
| 2.8 Reset Considerations .....                                    | 19        |
| 2.9 Initialization .....  | 21        |
| 2.10 Interrupt Support .....                                      | 24        |
| 2.11 DMA Event Support .....                                      | 25        |
| 2.12 Power Management .....                                       | 25        |
| 2.13 Emulation Considerations .....                               | 25        |
| <b>3 Procedures for Common Operations</b> .....                   | <b>26</b> |
| 3.1 Card Identification Operation .....                           | 26        |
| 3.2 MMC/SD Mode Single-Block Write Operation Using CPU .....      | 29        |
| 3.3 MMC/SD Mode Single-Block Write Operation Using the EDMA ..... | 31        |
| 3.4 MMC/SD Mode Single-Block Read Operation Using the CPU .....   | 31        |
| 3.5 MMC/SD Mode Single-Block Read Operation Using EDMA .....      | 33        |
| 3.6 MMC/SD Mode Multiple-Block Write Operation Using CPU .....    | 33        |
| 3.7 MMC/SD Mode Multiple-Block Write Operation Using EDMA .....   | 35        |
| 3.8 MMC/SD Mode Multiple-Block Read Operation Using CPU .....     | 35        |
| 3.9 MMC/SD Mode Multiple-Block Read Operation Using EDMA .....    | 37        |
| 3.10 SDIO Card Function .....                                     | 37        |
| <b>4 Registers</b> .....  | <b>38</b> |
| 4.1 MMC Control Register (MMCCTL) .....                           | 39        |
| 4.2 MMC Memory Clock Control Register (MMCCLK) .....              | 40        |
| 4.3 MMC Status Register 0 (MMCST0) .....                          | 41        |
| 4.4 MMC Status Register 1 (MMCST1) .....                          | 43        |
| 4.5 MMC Interrupt Mask Register (MMCIM) .....                     | 44        |
| 4.6 MMC Response Time-Out Register (MMCTOR) .....                 | 46        |
| 4.7 MMC Data Read Time-Out Register (MMCTOD) .....                | 47        |
| 4.8 MMC Block Length Register (MMCBLEN) .....                     | 48        |
| 4.9 MMC Number of Blocks Register (MMCNBLK) .....                 | 49        |

---

|  |   |           |
|--|---|-----------|
| 4.10                                     | MMC Number of Blocks Counter Register (MMCNBLC) ..... | 49        |
| 4.11                                     | MMC Data Receive Register (MMCDRR) .....              | 50        |
| 4.12                                     | MMC Data Transmit Register (MMCDXR) .....             | 50        |
| 4.13                                     | MMC Command Register (MMCCMD) .....                   | 51        |
| 4.14                                     | MMC Argument Register (MMCARGHL) .....                | 53        |
| 4.15                                     | MMC Response Registers (MMCRSP0-MMCRSP7) .....        | 54        |
| 4.16                                     | MMC Data Response Register (MMCDRSP) .....            | 56        |
| 4.17                                     | MMC Command Index Register (MMCCIDX) .....            | 56        |
| 4.18                                     | SDIO Control Register (SDIOCTL) .....                 | 57        |
| 4.19                                     | SDIO Status Register 0 (SDIOST0) .....                | 58        |
| 4.20                                     | SDIO Interrupt Enable Register (SDIOIEN) .....        | 59        |
| 4.21                                     | SDIO Interrupt Status Register (SDIOIST) .....        | 59        |
| 4.22                                     | MMC FIFO Control Register (MMCFIFOCTL) .....          | 60        |
| <b>Appendix A Revision History .....</b> |   | <b>61</b> |

## List of Figures

|    |  |    |
|----|--|----|
| 1  | MMC/SD Card Controller Block Diagram .....                           | 8  |
| 2  | MMC/SD Controller Interface Diagram .....                            | 10 |
| 3  | MMC Configuration and SD Configuration Diagram .....                 | 11 |
| 4  | MMC/SD Controller Clocking Diagram .....                             | 12 |
| 5  | MMC/SD Mode Write Sequence Timing Diagram .....                      | 13 |
| 6  | MMC/SD Mode Read Sequence Timing Diagram .....                       | 14 |
| 7  | FIFO Operation Diagram .....   | 15 |
| 8  | Little-Endian Access to MMCDXR/MMCDRR from the CPU or the EDMA ..... | 16 |
| 9  | FIFO Operation During Card Read Diagram .....                        | 18 |
| 10 | FIFO Operation During Card Write Diagram.....                        | 20 |
| 11 | MMC Card Identification Procedure.....                               | 27 |
| 12 | SD Card Identification Procedure .....                               | 28 |
| 13 | MMC/SD Mode Single-Block Write Operation .....                       | 30 |
| 14 | MMC/SD Mode Single-Block Read Operation.....                         | 32 |
| 15 | MMC/SD Multiple-Block Write Operation.....                           | 34 |
| 16 | MMC/SD Mode Multiple-Block Read Operation .....                      | 36 |
| 17 | MMC Control Register (MMCCTL) .....                                  | 39 |
| 18 | MMC Memory Clock Control Register (MMCCLK).....                      | 40 |
| 19 | MMC Status Register 0 (MMCST0) .....                                 | 41 |
| 20 | MMC Status Register 1 (MMCST1) .....                                 | 43 |
| 21 | MMC Interrupt Mask Register (MMCIM).....                             | 44 |
| 22 | MMC Response Time-Out Register (MMCTOR) .....                        | 46 |
| 23 | MMC Data Read Time-Out Register (MMCTOD) .....                       | 47 |
| 24 | MMC Block Length Register (MMCBLEN) .....                            | 48 |
| 25 | MMC Number of Blocks Register (MMCNBLK) .....                        | 49 |
| 26 | MMC Number of Blocks Counter Register (MMCNBLC).....                 | 49 |
| 27 | MMC Data Receive Register (MMCDRR).....                              | 50 |
| 28 | MMC Data Transmit Register (MMCDXR) .....                            | 50 |
| 29 | MMC Command Register (MMCCMD) .....                                  | 51 |
| 30 | Command Format .....   | 52 |
| 31 | MMC Argument Register (MMCARGHL).....                                | 53 |
| 32 | MMC Response Register 0 and 1 (MMCRSP01) .....                       | 54 |
| 33 | MMC Response Register 2 and 3 (MMCRSP23) .....                       | 54 |
| 34 | MMC Response Register 4 and 5 (MMCRSP45) .....                       | 54 |
| 35 | MMC Response Register 6 and 7 (MMCRSP67) .....                       | 54 |
| 36 | MMC Data Response Register (MMCDRSP).....                            | 56 |
| 37 | MMC Command Index Register (MMCCIDX).....                            | 56 |
| 38 | SDIO Control Register (SDIOCTL).....                                 | 57 |
| 39 | SDIO Status Register 0 (SDIOST0).....                                | 58 |
| 40 | SDIO Interrupt Enable Register (SDIOIEN).....                        | 59 |
| 41 | SDIO Interrupt Status Register (SDIOIST).....                        | 59 |
| 42 | MMC FIFO Control Register (MMCFIFOCTL) .....                         | 60 |

## List of Tables

|    |  |    |
|----|--|----|
| 1  | MMC/SD Controller Pins Used in Each Mode .....                           | 12 |
| 2  | MMC/SD Mode Write Sequence .....   | 13 |
| 3  | MMC/SD Mode Read Sequence .....  | 14 |
| 4  | Description of MMC/SD Interrupt Requests.....                            | 24 |
| 5  | Multimedia Card/Secure Digital (MMC/SD) Card Controller Registers.....   | 38 |
| 6  | MMC Control Register (MMCCTL) Field Descriptions.....                    | 39 |
| 7  | MMC Memory Clock Control Register (MMCCLK) Field Descriptions .....      | 40 |
| 8  | MMC Status Register 0 (MMCST0) Field Descriptions.....                   | 41 |
| 9  | MMC Status Register 1 (MMCST1) Field Descriptions.....                   | 43 |
| 10 | MMC Interrupt Mask Register (MMCIM) Field Descriptions .....             | 44 |
| 11 | MMC Response Time-Out Register (MMCTOR) Field Descriptions.....          | 46 |
| 12 | MMC Data Read Time-Out Register (MMCTOD) Field Descriptions.....         | 47 |
| 13 | MMC Block Length Register (MMCBLEN) Field Descriptions.....              | 48 |
| 14 | MMC Number of Blocks Register (MMCNBLK) Field Descriptions .....         | 49 |
| 15 | MMC Number of Blocks Counter Register (MMCNBLC) Field Descriptions ..... | 49 |
| 16 | MMC Data Receive Register (MMCDRR) Field Descriptions .....              | 50 |
| 17 | MMC Data Transmit Register (MMCDXR) Field Descriptions.....              | 50 |
| 18 | MMC Command Register (MMCCMD) Field Descriptions.....                    | 51 |
| 19 | Command Format .....   | 52 |
| 20 | MMC Argument Register (MMCARGHL) Field Descriptions.....                 | 53 |
| 21 | R1, R3, R4, R5, or R6 Response (48 Bits) .....                           | 55 |
| 22 | R2 Response (136 Bits) .....   | 55 |
| 23 | MMC Data Response Register (MMCDRSP) Field Descriptions .....            | 56 |
| 24 | MMC Command Index Register (MMCCIDX) Field Descriptions .....            | 56 |
| 25 | SDIO Control Register (SDIOCTL) Field Descriptions .....                 | 57 |
| 26 | SDIO Status Register 0 (SDIOST0) Field Descriptions .....                | 58 |
| 27 | SDIO Interrupt Enable Register (SDIOIEN) Field Descriptions .....        | 59 |
| 28 | SDIO Interrupt Status Register (SDIOIST) Field Descriptions .....        | 59 |
| 29 | MMC FIFO Control Register (MMCFIFOCTL) Field Descriptions.....           | 60 |
| 30 | Document Revision History .....  | 61 |

## Read This First

---

---

---

### About This Manual

This manual describes the multimedia card (MMC)/secure digital (SD) card controller. The MMC/SD card is used in a number of applications to provide removable data storage. The MMC/SD controller provides an interface to external MMC and SD cards. The MMC/SD protocol performs the communication between the MMC/SD controller and MMC/SD card(s).

### Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h.
- Registers in this document are shown in figures and described in tables.
  - Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
  - Reserved bits in a register figure designate a bit that is used for future device expansion.

### Related Documentation From Texas Instruments

Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com). *Tip:* Enter the literature number in the search box provided at [www.ti.com](http://www.ti.com).

The current documentation that describes the DSP, related peripherals, and other technical collateral, is available in the C6000 DSP product folder at: [www.ti.com/c6000](http://www.ti.com/c6000).

**[SPRUGU3](#)** — ***AM1705 ARM Microprocessor System Reference Guide***. Describes the ARM subsystem, system memory, memory protection unit (MPU), device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.

**[SPRUGR6](#)** — ***AM1707 ARM Microprocessor System Reference Guide***. Describes the ARM subsystem, system memory, memory protection unit (MPU), device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.

**[SPRUGU4](#)** — ***AM1806 ARM Microprocessor System Reference Guide***. Describes the ARM subsystem, system memory, memory protection unit (MPU), device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.

**[SPRUGM9](#)** — ***AM1808 ARM Microprocessor System Reference Guide***. Describes the ARM subsystem, system memory, memory protection unit (MPU), device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.

**[SPRUFU0](#)** — ***AM17x/AM18x ARM Microprocessor Peripherals Overview Reference Guide***. Provides an overview and briefly describes the peripherals available on the AM17x/AM18x ARM Microprocessors.

# Multimedia Card (MMC)/Secure Digital (SD) Card Controller

## 1 Introduction

This document describes the multimedia card (MMC)/secure digital (SD) card controller.

### 1.1 Purpose of the Peripheral

A number of applications use the multimedia card (MMC)/secure digital (SD) card to provide removable data storage. The MMC/SD card controller provides an interface to external MMC and SD cards. The communication between the MMC/SD card controller and MMC/SD card(s) is performed according to the MMC/SD protocol.

### 1.2 Features


The MMC/SD card controller has the following features:

- Supports interface to multimedia cards (MMC)
- Supports interface to secure digital (SD) memory cards
- Ability to use the MMC/SD protocol and Secure Digital Input Output (SDIO) protocol
- Programmable frequency of the clock that controls the timing of transfers between the MMC/SD controller and memory card
- 512-bit read/write FIFO to lower system overhead
- Signaling to support enhanced direct memory access (EDMA) transfers (slave)
- 20 MHz maximum clock to MMC
- 25 MHz maximum clock to SD

### 1.3 Functional Block Diagram

The MMC/SD card controller transfers data between the CPU and the EDMA controller on one side and the MMC/SD card on the other side, as shown in [Figure 1](#). This means you have a choice of performing data transfers using the CPU or EDMA as a mechanism to move data between the device memory and the FIFO. The CPU and the EDMA controller can read from or write to the data in the card by accessing the registers in the MMC/SD controller.

**Figure 1. MMC/SD Card Controller Block Diagram**





#### **1.4 Supported Use Case Statement**

The MMC/SD card controller supports the following user cases:

- MMC/SD card identification
- MMC/SD single-block read using CPU
- MMC/SD single-block read using EDMA
- MMC/SD single-block write using CPU
- MMC/SD single-block write using EDMA
- MMC/SD multiple-block read using CPU
- MMC/SD multiple-block read using EDMA
- MMC/SD multiple-block write using CPU
- MMC/SD multiple-block write using EDMA

#### **1.5 Industry Standard(s) Compliance Statement**

The MMC/SD card controller supports the following industry standards (with the exception noted below):

- MMC (Multimedia Card) Specification v4.0
- SD (Secure Digital) Physical Layer Specification v1.1
- SDIO (Secure Digital Input Output) Specification v2.0

The information in this document assumes that you are familiar with these standards.

The MMC/SD controller does not support the SPI mode of operation.


## 2 Architecture

The MMC/SD controller uses the MMC/SD protocol to communicate with the MMC/SD cards. You can configure the MMC/SD controller to work as an MMC or SD controller, based on the type of card the controller is communicating with. [Figure 2](#) summarizes the MMC/SD mode interface. [Figure 3](#) illustrates how the controller interfaces to the cards in MMC/SD mode.


In the MMC/SD mode, the MMC controller supports one or more MMC/SD cards. Regardless of the number of cards connected, the MMC/SD controller selects one by using identification broadcast on the data line. The following MMC/SD controller pins are used:

- **MMCSA\_CMD**: This pin is used for two-way communication between the connected card and the MMC/SD controller. The MMC/SD controller transmits commands to the card and the memory card drives responses to the commands on this pin.
- **MMCSA\_DAT0**, **MMCSA\_DAT0-3**, or **MMCSA\_DAT0-7**: MMC cards only use one data line (DAT0), four data lines (DAT0-3), or eight data lines (DAT0-7), and SD cards use one data line (DAT0) or four data lines (DAT0-3). The number of MMCSA\_DAT pins (the data bus width) is set by the WIDTH bit in the MMC control register (MMCCTL), see [Section 4.1](#).
- **MMCSA\_CLK**: This pin provides the clock to the memory card from the MMC/SD controller.

**Figure 2. MMC/SD Controller Interface Diagram**



**Figure 3. MMC Configuration and SD Configuration Diagram**



## 2.1 Clock Control


There are two clocks, the function clock and the memory clock, in the MMC/SD controller (Figure 4).

The function clock determines the operational frequency of the MMC/SD controller and is the input clock to the MMC/SD card(s).

The memory clock appears on the MMCSD\_CLK pin of the MMC/SD controller interface. The memory clock controls the timing of communication between the MMC/SD controller and the connected memory card. The memory clock is generated by dividing the function clock in the MMC/SD controller. The divide-down value is set by CLKRT bits in the MMC memory clock control register (MMCCLK) and is determined by the following equation:

$$\text{memory clock frequency} = \text{function clock frequency} / (2 \times (\text{CLKRT} + 1))$$

**Figure 4. MMC/SD Controller Clocking Diagram**



- (1) Maximum memory clock frequency in MMC card can be 20 MHz.
- (2) Maximum memory clock frequency in SD card can be 50 MHz.

## 2.2 Signal Descriptions

Table 1 shows the MMC/SD controller pins that each mode uses. The MMC/SD protocol uses the clock, command (two-way communication between the MMC controller and memory card), and data (MMCSD\_DAT0, MMCSD\_DAT0-3, or MMCSD\_DAT0-7 for MMC card; MMCSD\_DAT0 or MMCSD\_DAT0-3 for SD card) pins.

**Table 1. MMC/SD Controller Pins Used in Each Mode**

| Pin        | Type <sup>(1)</sup> | Function                               |  |                                |
|------------|---------------------|--|--|--------------------------------|
|            |                     | MMC and SD (1-bit mode) Communications | MMC and SD (4-bit mode) Communications | MMC (8-bit mode) Communication |
| MMCSD_CLK  | O                   | Clock line                             | Clock line                             | Clock line                     |
| MMCSD_CMD  | I/O                 | Command line                           | Command line                           | Command line                   |
| MMCSD_DAT0 | I/O                 | Data line 0                            | Data line 0                            | Data line 0                    |
| MMCSD_DAT1 | I/O                 | (Not used)                             | Data line 1                            | Data line 1                    |
| MMCSD_DAT2 | I/O                 | (Not used)                             | Data line 2                            | Data line 2                    |
| MMCSD_DAT3 | I/O                 | (Not used)                             | Data line 3                            | Data line 3                    |
| MMCSD_DAT4 | I/O                 |  | (Not used)                             | Data line 4                    |
| MMCSD_DAT5 | I/O                 |  | (Not used)                             | Data line 5                    |
| MMCSD_DAT6 | I/O                 |  | (Not used)                             | Data line 6                    |
| MMCSD_DAT7 | I/O                 |  | (Not used)                             | Data line 7                    |

<sup>(1)</sup> I = input to the MMC controller; O = output from the MMC controller.

## 2.3 Protocol Descriptions

The MMC/SD controller follows the MMC/SD protocol for completing any kind of transaction with the multimedia card and secure digital cards. For more detailed information, refer to the supported MMC and SD specifications in [Section 1.5](#).

### 2.3.1 MMC/SD Mode Write Sequence

Figure 5 and Table 2 show the signal activity when the MMC/SD controller is in the MMC/SD mode and is writing data to a memory card. The same block length must be defined in the MMC/SD controller and in the memory card before initiating a data write. In a successful write protocol sequence, the following steps occur:

- The MMC/SD controller requests the CSD content.
- The card receives the command and sends the content of the CSD register as its response.
- If the desired block length, WRITE\_BL\_LEN value, is different from the default value determined from the response, the MMC/SD controller sends the block length command.
- The card receives the command and sends responses to the command.
- The MMC/SD controller requests the card to change states from standby to transfer.
- The card receives the command and sends responses to the command.
- The MMC/SD controller sends a write command to the card.
- The card receives the command and sends responses to the command.
- The MMC/SD controller sends a block of data to the card.
- The card sends the CRC status to the MMC/SD controller.
- The card sends a low BUSY bit until all of the data has been programmed into the flash memory inside the card.

Figure 5. MMC/SD Mode Write Sequence Timing Diagram





Table 2. MMC/SD Mode Write Sequence

| Portion of the Sequence | Description   |
|-------------------------|---|
| WR CMD                  | Write command: A 6-byte WRITE_BLOCK command token is sent from the CPU to the card.   |
| CMD RSP                 | Command response: The card sends a 6-byte response of type R1 to acknowledge the WRITE_BLOCK to the CPU.  |
| DAT BLK                 | Data block: The CPU writes a block of data to the card. The data content is preceded by one start bit and is followed by two CRC bytes and one end bit.   |
| CRC STAT                | CRC status: The card sends a one byte CRC status information, which indicates to the CPU whether the data has been accepted by the card or rejected due to a CRC error. The CRC status information is preceded by one start bit and is followed by one end bit. |
| BSY                     | BUSY bit: The CRC status information is followed by a continuous stream of low busy bits until all of the data has been programmed into the flash memory on the card.   |

### 2.3.2 MMC/SD Mode Read Sequence

Figure 6 and Table 3 show the signal activity when the MMC controller is in the MMC/SD mode and is reading data from a memory card. The same block length must be defined in the MMC controller and in the memory card before initiating a data read. In a successful read protocol sequence, the following steps occur:

- The MMC/SD controller requests for the CSD content.
- The card receives the command and sends the content of the CSD register as its response.
- If the desired block length, READ\_BL\_LEN value, is different from the default value determined from the response, the MMC/SD controller sends the block length command.
- The card receives the command and sends responses to the command.
- The MMC/SD controller requests the card to change state from stand-by to transfer.
- The card receives the command and sends responses to the command.
- The MMC/SD controller sends a read command to the card.
- The card drives responses to the command.
- The card sends a block of data to the CPU.



**Table 3. MMC/SD Mode Read Sequence**

| Portion of the Sequence | Description  |
|-------------------------|--|
| RD CMD                  | Read command: A 6-byte READ_SINGLE_BLOCK command token is sent from the CPU to the card.   |
| CMD RSP                 | Command response: The card sends a response of type R1 to acknowledge the READ_SINGLE_BLOCK command to the CPU.                                    |
| DAT BLK                 | Data block: The card sends a block of data to the CPU. The data content is preceded by a start bit and is followed by two CRC byte and an end bit. |


## 2.4 Data Flow in the Input/Output FIFO

The MMC/SD controller contains a single 512-bit FIFO, organized as 8-bit × 64 entries, that is used for both reading data from the memory card and writing data to the memory card (see Figure 7). The conversion from the 32-bit bus to the byte format of the FIFO follows the little-endian convention (details are provided in later sections). The read and write FIFOs act as an interim location to store data transferred from/to the card momentarily via the CPU or EDMA. The FIFO includes logic to generate EDMA events and interrupts based on the amount of data in the FIFO and a programmable number of bytes received/transmitted. Flags are set when the FIFO is full or empty.

A high-level operational description is as follows:

- Data is written to the FIFO through the MMC data transmit register (MMCDXR). Data is read from the FIFO through the MMC data receive register (MMCDRR). This is true for both the CPU and EDMA driven transactions; however, for the EDMA transaction, the EDMA access to the FIFO is transparent.
- The ACCWD bits in the MMC FIFO control register (MMCFIFOCTL) determines the behavior of the FIFO full (FIFOFUL) and FIFO empty (FIFOEMP) status flags in the MMC status register 1 (MMCST1):
  - If ACCWD = 00b:
    - FIFO full is active when the write pointer + 4 > read pointer
    - FIFO empty is active when the write pointer - 4 < read pointer
  - If ACCWD = 01b:
    - FIFO full is active when the write pointer + 3 > read pointer
    - FIFO empty is active when the write pointer - 3 < read pointer
  - If ACCWD = 10b:
    - FIFO full is active when the write pointer + 2 > read pointer
    - FIFO empty is active when the write pointer - 2 < read pointer
  - If ACCWD = 11b:
    - FIFO full is active when the write pointer + 1 > read pointer
    - FIFO empty is active when the write pointer - 1 < read pointer


Figure 7. FIFO Operation Diagram



## 2.5 Data Flow in the Data Registers (MMCDRR and MMCDXR)

The CPU or EDMA controller can read 32 bits at a time from the FIFO by reading the MMC data receive register (MMCDRR) and write 32 bits at a time to the FIFO by writing to the MMC data transmit register (MMCDXR). However, since the memory card is an 8-bit device, it transmits or receives one byte at a time. [Figure 8](#) shows how the data size is handled by the data registers in little-endian mode.

**Figure 8. Little-Endian Access to MMCDXR/MMCDRR from the CPU or the EDMA**





## 2.6 FIFO Operation During Card Read Operation

### 2.6.1 EDMA Reads

The FIFO controller manages the activities of reading the data in from the card and issuing EDMA read events. Each time an EDMA read event is issued, an EDMA read request interrupt generates.

[Figure 9](#) provides details of the FIFO controllers operation. As data is received from the card, it is read into the FIFO. When the number of bytes of data received is equal to the level set by the FIFOLEV bits in MMCFIFOCTL, an EDMA read event is issued and new EDMA events are disabled until the EDMA is done with the transfer issued by the current event. Data is read from the FIFO by way of MMCDRR. The FIFO controller continues to read in data from the card while checking for the EDMA event to occur or for the FIFO to become full. Once the EDMA event finishes, new EDMA events are enabled. If the FIFO fills up, the FIFO controller stops the MMC/SD controller from reading any more data until the FIFO is no longer full.

An EDMA read event generates when the last data arrives, as determined by the MMC block length register (MMCBLEN) and the MMC number of blocks register (MMCNBLK) settings. This EDMA event flushes all of the data that was read from the card from the FIFO.


Each time an EDMA read event generates, an interrupt (DRRDYINT) generates and the DRRDY bit in the MMC status register 0 (MMCST0) is also set.

### 2.6.2 CPU Reads

The system CPU can also directly read the card data by reading the MMC data receive register (MMCDRR). The MMC/SD peripheral supports reads that are 1-, 2-, 3-, or 4-bytes wide as, shown in [Figure 8](#).

As data is received from the card, it is read into the FIFO. When the number of bytes of data received is equal to the level set by the FIFOLEV bits in MMCFIFOCTL, a DRRDYINT interrupt is issued and the DRRDY bit in the MMC status register 0 (MMCST0) is set. Upon receiving the interrupt, the CPU quickly reads out the bytes received (equal to the level set by the FIFOLEV bits). A DRRDYINT interrupt also generates when the last data arrives as determined by the MMC block length register (MMCBLEN) and the MMC numbers of blocks register (MMCNBLK) settings.

Figure 9. FIFO Operation During Card Read Diagram



## 2.7 FIFO Operation During Card Write Operation

### 2.7.1 EDMA Writes

The FIFO controller manages the activities of accepting data from the CPU or EDMA and passing the data to the MMC/SD controller. The FIFO controller issues EDMA write events as appropriate. Each time an EDMA write event is issued, an EDMA write request interrupt generates. Data is written into the FIFO through MMCDXR. Note that the EDMA access to MMCDXR is transparent.

Figure 10 provides details of the FIFO controller's operation. The CPU or EDMA controller writes data into the FIFO. The FIFO passes the data to the MMC/SD controller which manages writing the data to the card. When the number of bytes of data in the FIFO is less than the level set by the FIFOLEV bits in MMCFIFOCTL, an EDMA write event is issued and new EDMA events are disabled. The FIFO controller continues to transfer data to the MMC/SD controller while checking for the EDMA event to finish or for the FIFO to become empty. Once the EDMA event finishes, new EDMA events are enabled. If the FIFO becomes empty, the FIFO controller informs the MMC/SD controller.

Each time an EDMA write event generates, an interrupt (DXRDYINT) generates and the DXRDY bit in the MMC status register 0 (MMCST0) is also set.

### 2.7.2 CPU Writes

The system CPU can also directly write the card data by writing the MMC data transmit register (MMCDXR). The MMC/SD peripheral supports writes that are 1-, 2-, 3-, or 4-bytes wide, as shown in Figure 8.

The CPU makes use of the FIFO to transfer data to the card via the MMC/SD controller. The CPU writes the data to be transferred into MMCDXR. As is the case with the EDMA driven transaction, when the number of data in the FIFO is less than the level set by the FIFOLEV bits in MMCFIFOCTL, a DXRDYINT interrupt generates and the DXRDY bit in the MMC status register 0 (MMCST0) is set to signify to the CPU that space is available for new data.

---

**NOTE:** When starting the write transaction, the CPU is responsible for getting the FIFO ready to start transferring data by filling up the FIFO with data prior to invoking/posting the write command to the card. Filling up the FIFO is a requirement since no interrupt/event generates at the start of the write transfer.

---

## 2.8 Reset Considerations

The MMC/SD peripheral has two reset sources: hardware reset and software reset.


### 2.8.1 Software Reset Considerations

A software reset (such as a reset that the emulator generates) does not cause the MMC/SD controller registers to alter. After a software reset, the MMC/SD controller continues to operate as it was configured prior to the reset.

### 2.8.2 Hardware Reset Considerations

A hardware reset of the processor causes the MMC/SD controller registers to return to their default values after reset.

Figure 10. FIFO Operation During Card Write Diagram



## 2.9 Initialization

### 2.9.1 MMC/SD Controller Initialization

The general procedure for initializing the MMC/SD controller is given in the following steps. Details about the registers or register bit fields to be configured in the MMC/SD mode are in the subsequent subsections.

1. Place the MMC/SD controller in its reset state by setting the CMDRST bit and DATRST bit in the MMC control register (MMCCTL). You can set other bits in MMCCTL after reset.
2. Write the required values to other registers to complete the MMC/SD controller configuration.
3. Clear the CMDRST bit and the DATRST bit in MMCCTL to release the MMC/SD controller from its reset state. It is recommended not to rewrite the values that are written to the other bits of MMCCTL in .
4. Enable the MMCSD\_CLK pin so that the memory clock is sent to the memory card by setting the CLKEN bit in the MMC memory clock control register (MMCCLK).

---

**NOTE:** The MMC/SD cards require a clock frequency of 400 kHz or less for the card initialization procedure. Make sure that the memory clock confirms this requirement. Once card initialization completes, you can adjust the memory clock up to the lower of the card capabilities or the maximum frequency that is supported.

---

### 2.9.2 Initializing the MMC Control Register (MMCCTL)

The bits in the MMC control register (MMCCTL) affect the operation of the MMC/SD controller. The subsections that follow help you decide how to initialize each of control register bits.

In the MMC/SD mode, the MMC/SD controller must know how wide the data bus must be for the memory card that is connected. If an MMC card is connected, specify a 1-bit data bus (WIDTH = 0 in MMCCTL); if an SD card is connected, specify a 4-bit data bus (WIDTH = 1 in MMCCTL).

To place the MMC/SD controller in its reset state and disable it, set the CMDRST bit and DATRST bit in MMCCTL. The first step of the MMC/SD controller initialization process is to disable both sets of logic. When initialization is complete, but before you enable the MMCSD\_CLK pin, clear the CMDRST bit and DATRST bit in MMCCTL to enable the MMC/SD controller.

### 2.9.3 Initializing the Clock Controller Registers (MMCCLK)

A clock divider in the MMC/SD controller divides-down the function clock to produce the memory clock. Load the divide-down value into the CLKRT bits in the MMC memory clock control register (MMCCLK). The divide-down value is determined by the following equation:

*memory clock frequency = function clock frequency / (2 × (CLKRT + 1)), when DIV4 = 0 in MMCCLK*

*memory clock frequency = function clock frequency / (4 × (CLKRT + 1)), when DIV4 = 1 in MMCCLK*

The CLKEN bit in MMCCLK determines whether the memory clock appears on the MMCSD\_CLK pin. If you clear the CLKEN to 0, the memory clock is not provided except when required.

### 2.9.4 Initialize the Interrupt Mask Register (MMCIM)

The bits in the MMC interrupt mask register (MMCIM) individually enable or disable the interrupt requests. To enable the associated interrupt request, set the corresponding bit in MMCIM. To disable the associated interrupt request, clear the corresponding bit. Load zeros into the bits that are not used in the MMC/SD mode.

### 2.9.5 Initialize the Time-Out Registers (MMCTOR and MMCTOD)

Specify the time-out period for responses using the MMC response time-out register (MMCTOR) and the time-out period for reading data using the MMC data read time-out register (MMCTOD).

When the MMC/SD controller sends a command to a memory card, it must often wait for a response. The MMC/SD controller can wait indefinitely or up to 255 memory clock cycles. If you load 0 into MMCTOR, the MMC/SD controller waits indefinitely for a response. If you load a nonzero value into MMCTOR, the MMC/SD controller stops waiting after the specified number of memory clock cycles and then sets a response time-out flag (TOUTRS) in the MMC status register 0 (MMCST0). If you enable the associated interrupt request, the MMC/SD controller also sends an interrupt request to the CPU.

When the MMC/SD controller requests data from a memory card, it can wait indefinitely for that data or it can stop waiting after a programmable number of cycles. If you load 0 into MMCTOD, the MMC/SD controller waits indefinitely. If you load a nonzero value into MMCTOD, the MMC/SD controller waits the specified number of memory clock cycles and then sets a read data time-out flag (TOUTRD) in MMCST0. If you enable the associated interrupt request, the MMC/SD controller also sends an interrupt request to the CPU.

### 2.9.6 Initialize the Data Block Registers (MMCBLEN and MMCNBLK)

Specify the number of bytes in a data block in the MMC block length register (MMCBLEN) and the number of blocks in a multiple-block transfer in the MMC number of blocks register (MMCNBLK).

You must define the size for each block of data transferred between the MMC/SD controller and a memory card in MMCBLEN. The valid size depends on the type of read/write operations. A length of 0 bytes is prohibited.

For multiple-block transfers, you must specify how many blocks of data are to be transferred between the MMC/SD controller and a memory card. You can specify an infinite number of blocks by loading 0 into MMCNBLK. When MMCNBLK = 0, the MMC/SD controller continues to transfer data blocks until the transferring is stopped with a STOP\_TRANSMISSION command. To transfer a specific number of blocks, load MMCNBLK with a value from 1 to 65 535.

### 2.9.7 Monitoring Activity in the MMC/SD Mode

This section describes registers and specific register bits that you can use to obtain the status of the MMC/SD controller in the MMC/SD mode. You can determine the status of the MMC/SD controller by reading the bits in the MMC status register 0 (MMCST0) and MMC status register 1 (MMCST1).

#### 2.9.7.1 Determining Whether New Data is Available in MMCDRR

The MMC/SD controller sets the DRRDY bit in MMCST0 when the data in the FIFO is greater than the threshold set in the MMC FIFO control register (MMCFIFOCTL). If the interrupt request is enabled (EDRRDY = 1 in MMCIM), the processor is notified of the event by an interrupt. A read of the MMC data receive register (MMCDDR) clears the DRRDY flag.

#### 2.9.7.2 Verifying that MMCDXR is Ready to Accept New Data

The MMC/SD controller sets the DXRDY bit in MMCST0 when the amount of data in the FIFO is less than the threshold set in the MMC FIFO control register (MMCFIFOCTL). If the interrupt request is enabled (EDXRDY = 1 in MMCIM), the CPU is notified of the event by an interrupt.

#### 2.9.7.3 Checking for CRC Errors

The MMC/SD controller sets the CRCRS, CRCRD, and CRCWR bits in MMCST0 in response to the corresponding CRC errors of command response, data read, and data write. If the interrupt request is enabled (ECRCRS/ECRCRD/ECRCWR = 1 in MMCIM), the CPU is notified of the CRC error by an interrupt.

#### 2.9.7.4 **Checking for Time-Out Events**

The MMC/SD controller sets the TOUTRS and TOUTRD bits in MMCST0 in response to the corresponding command response or data read time-out event. If the interrupt request is enabled (ETOUTRS/ETOUTRD = 1 in MMCIM), the CPU is notified of the event by an interrupt.

#### 2.9.7.5 **Determining When a Response/Command is Done**

The MMC/SD controller sets the RSPDNE bit in MMCST0 when the response is done; or in the case of commands that do not require a response, when the command is done. If the interrupt request is enabled (ERSPDNE = 1 in MMCIM), the CPU is also notified.

#### 2.9.7.6 **Determining Whether the Memory Card is Busy**

The card sends a busy signal either when waiting for an R1b-type response or when programming the last write data into its flash memory. The MMC/SD controller has two flags to notify you whether the memory card is sending a busy signal. The two flags are complements of each other:

- The BSYDNE flag in MMCST0 is set if the card did not send or is not sending a busy signal when the MMC/SD controller is expecting a busy signal (BSYEXP = 1 in MMCCMD). The interrupt by this bit is enabled by a corresponding interrupt enable bit (EBSYDNE = 1 in MMCIM).
- The BUSY flag in MMCST1 is set when a busy signal is received from the card.

#### 2.9.7.7 **Determining Whether a Data Transfer is Done**

The MMC/SD controller sets the DATDNE bit in MMCST0 when all of the bytes of a data transfer have been transmitted/received. The DATDNE bit is polled to determine when to stop writing to the data transmit register (for a write operation) or when to stop reading from the data receive register (for a read operation). The CPU is also notified of the time-out event by an interrupt if the interrupt request is enabled (EDATDNE = 1 in MMCIM).

#### 2.9.7.8 **Determining When Last Data has Been Written to Card (SanDisk SD cards)**

Some SanDisk brand SD™ cards exhibit a behavior that requires a multiple-block write command to terminate with a STOP (CMD12) command before the data write sequence completes. To enable support of this function, the transfer done interrupt (TRNDNE) is provided. Set the ETRNDNE bit in MMCIM to enable the TRNDNE interrupt. This interrupt is issued when the last byte of data (as defined by MMCNBLK and MMCBLEN) is transferred from the FIFO to the output shift register. The CPU should respond to this interrupt by sending a STOP command to the card. This interrupt differs from DATDNE by timing. DATDNE does not occur until after the CRC and memory programming are complete.

#### 2.9.7.9 **Checking For a Data Transmit Empty Condition**

During transmission, a data value is passed from the MMC data transmit register (MMCDXR) to the data transmit shift register. The data is then passed from the shift register to the memory card one bit at a time. The DXEMP bit in MMCST1 indicates when the shift register is empty.

Typically, the DXEMP bit is not used to control data transfers; rather, it is checked during recovery from an error condition. There is no interrupt associated with the DXEMP bit.

#### 2.9.7.10 **Checking for a Data Receive Full Condition**

During reception, the data receive shift register accepts a data value one bit at a time. The entire value is then passed from the shift register to the MMC data receive register (MMCDRR). The DRFUL bit in MMCST1 indicates that when the shift register is full no new bits can be shifted in from the memory card.

The DRFUL bit is not typically used to control data transfers; rather, it is checked during recovery from an error condition. There is no interrupt associated with the DRFUL bit.

#### 2.9.7.11 **Checking the Status of the MMCSD\_CLK Pin**

Read the CLKSTP bit in MMCST1 to determine whether the memory clock has been stopped on the MMCSD\_CLK pin.



### 2.9.7.12 Checking the Remaining Block Count During a Multiple-Block Transfer

During a transfer of multiple data blocks, the MMC number of blocks counter register (MMCNBLC) indicates how many blocks are remaining to be transferred. The MMCNBLC is a read-only register.

## 2.10 Interrupt Support

### 2.10.1 Interrupt Events and Requests

The MMC/SD controller generates the interrupt requests described in [Table 4](#). When an interrupt event occurs, its flag bit is set in the MMC status register 0 (MMCST0). If the enable bits corresponding to each flag are set in the MMC interrupt mask register (MMCIM), an interrupt request generates. All such requests are multiplexed to a single MMC/SD interrupt request from the MMC/SD peripheral to the CPU.

The MMC/SD interrupts are part of the maskable CPU interrupts. One CPU interrupt is associated with MMC functions and one CPU interrupt is associated with SD functions (see your device-specific data manual for details). The interrupt service routine (ISR) for the MMC/SD interrupt can determine the event that caused the interrupt by checking the bits in MMCST0. When MMCST0 is read, all register bits automatically clear. During a middle of data transfer, the DXRDY and DRRDY bits are set during every 256-bit or 512-bit transfer, depending on the MMC FIFO control register (MMCFIFOCTL) setting. Performing a write and a read in response to the interrupt generated by the FIFO automatically clears the corresponding interrupt bit/flag.

---

**NOTE:** You must be aware that an emulation read of the status register clears the interrupt status flags. To avoid inadvertently clearing the flag, be careful while monitoring MMCST0 via the debugger.

---

**Table 4. Description of MMC/SD Interrupt Requests**

| Interrupt Request | Interrupt Event  |
|-------------------|--|
| TRNDNEINT         | <b>For read operations:</b> The MMC/SD controller has received the last byte of data (before CRC check).<br><b>For write operations:</b> The MMC/SD controller has transferred the last word of data to the output shift register. |
| DATEDINT          | An edge was detected on the MMCS <sub>D</sub> _DAT3 pin.   |
| DRRDYINT          | MMCDRR is ready to be read (data in FIFO is above threshold).  |
| DXRDYINT          | MMCDXR is ready to transmit new data (data in FIFO is less than threshold).  |
| CRCRSINT          | A CRC error was detected in a response from the memory card.   |
| CRCRDINT          | A CRC error was detected in the data read from the memory card.  |
| CRCWRINT          | A CRC error was detected in the data written to the memory card.   |
| TOUTRSINT         | A time-out occurred while the MMC controller was waiting for a response to a command.  |
| TOUTRDINT         | A time-out occurred while the MMC controller was waiting for the data from the memory card.  |
| RSPDNEINT         | <b>For a command that requires a response:</b> The MMC controller has received the response without a CRC error.<br><b>For a command that does not require a response:</b> The MMC controller has finished sending the command.    |
| BSYDNEINT         | The memory card stops or is no longer sending a busy signal when the MMC controller is expecting a busy signal.  |
| DATDNEINT         | <b>For read operations:</b> The MMC controller has received data without a CRC error.<br><b>For write operations:</b> The MMC controller has finished sending data.  |



### 2.10.2 Interrupt Multiplexing

The interrupts from the MMC/SD peripheral to the CPU are not multiplexed with any other interrupt source.

### 2.11 DMA Event Support

The MMC/SD controller is capable of generating EDMA events for both read and write operations in order to request service from an EDMA controller. Based on the FIFO threshold setting, the EDMA event signals generate every time 256-bit or 512-bit data is transferred from the FIFO.

### 2.12 Power Management

You can put the MMC/SD peripheral in reduced-power modes to conserve power during periods of low activity. The processor power and sleep controller (PSC) controls the power management of the MMC/SD peripheral. The PSC acts as a master controller for power management for all of the peripherals on the device. For detailed information on power management procedures using the PSC, see your device-specific *System Reference Guide*.

### 2.13 Emulation Considerations

The MMC/SD peripheral is not affected by emulation halt events (such as breakpoints).

### 3 Procedures for Common Operations

#### 3.1 Card Identification Operation

Before the MMC/SD controller starts data transfers to or from memory cards in the MMC/SD native mode, it must first identify how many cards are present on the bus and configure them. For each card that responds to the ALL\_SEND\_CID broadcast command, the controller reads that card's unique card identification address (CID) and then assigns it a relative address (RCA). This address is much shorter than the CID and the MMC/SD controller uses this address to identify the card in all future commands that involve the card.

Only one card completes the response to ALL\_SEND\_CID at any one time. The absence of any response to ALL\_SEND\_CID indicates that all cards have been identified and configured.

---

**NOTE:** The following steps assume that the MMC/SD controller is configured to operate in MMC or SD mode, and the memory clock frequency on the MMCSA\_CLK pin is set for 400 kHz or less.

---

The procedure for a card identification operation is issued in open-drain bus mode for both MMC and SD cards.

##### 3.1.1 MMC Card Identification Procedure

The MMC card identification procedure is:

1. Use the MMC command register (MMCCMD) to issue the GO\_IDLE\_STATE (CMD0) command to the MMC cards. Using MMCCMD to issue the CMD0 command puts all cards (MMC and SD) in the idle state and no response from the cards is expected.
2. Use MMCCMD to issue the SEND\_OP\_CMD (CMD1) command with the voltage range supported (R3 response, if it is successful; R1b response, if the card is expected to be busy). Using MMCCMD to issue the CMD1 command allows the host to identify and reject cards that do not match the VDD range that the host supports.
3. If the response in [Step 2](#) is R1b (that is, the card is still busy due to power up), then return to [Step 2](#). If the card is not busy, go to [Step 4](#).
4. Use MMCCMD to send the ALL\_SEND\_CID (CMD2) command (R2 response is expected) to the MMC cards. Using MMCCMD to send the CMD2 command notifies all cards to send their unique card identification (CID) number. There should only be one card that successfully sends its full CID number to the host. The successful card goes into the identification state and does not respond to this command again.
5. Use MMCCMD to issue the SET\_RELATIVE\_ADDR (CMD3) command (R1 response is expected) in order to assign an address that is shorter than the CID number that will be used in the future to address the card in the future data transfer mode.

---


**NOTE:** This command is only addressed to the card that successfully sent its CID number in [step 4](#). This card now goes into standby mode. This card also changes its output drivers from open-drain to push-pull. It stops replying to the CMD2 command, allowing for the identification of other cards.

---

6. Repeat [Step 4](#) and [Step 5](#) to identify and assign relative addresses to all remaining cards until no card responds to the CMD1 command. No card responding within 5 memory clock cycles indicates that all cards have been identified and the MMC card identification procedure terminates.

The sequence of events in this operation is shown in [Figure 11](#).

**Figure 11. MMC Card Identification Procedure**



### 3.1.2 SD Card Identification Procedure

The SD card identification procedure is:

1. Use the MMC command register (MMCCMD) to issue the `GO_IDLE_STATE` (CMD0) command to the MMC cards. Using MMCCMD to issue the CMD0 command puts all cards (MMC and SD) in the idle state and no response from the cards is expected.
2. Use MMCCMD to issue the `APP_CMD` (CMD55) command (R1 response is expected) to indicate that the command that follows is an application command.
3. Use MMCCMD to send the `SD_SEND_OP_COND` (ACMD41) command with the voltage range supported (R3 response is expected) to SD cards. Using MMCCMD to send the ACMD41 command allows the host to identify and reject cards that do not match the VDD range that the host supports.
4. Use MMCCMD to send the `ALL_SEND_CID` (CMD2) command (R2 response is expected) to the MMC cards. Using MMCCMD to send the CMD2 command notifies all cards to send their unique card identification (CID) number. There should only be one card that successfully sends its full CID number to the host. The successful card goes into identification state and does not respond to this command again.
5. Use MMCCMD to issue the `SEND_RELATIVE_ADDR` (CMD3) command (R1 response is expected) in order to ask the card to publish a new relative address for future use to address the card in data transfer mode.

---


**NOTE:** This command is only addressed to the card that successfully sent its CID number in step 4. This card now goes into standby mode. This card also changes its output drivers from open-drain to push-pull. It stops replying to the CMD2 command, allowing for the identification of other cards.

---

6. Repeat [Step 4](#) and [Step 5](#) to identify and retrieve relative addresses from all remaining SD cards until no card responds to the CMD2 command. No card responding within 5 memory clock cycles indicates that all cards have been identified and the MMC card and the identification procedure terminates.

The sequence of events in this operation is shown in [Figure 12](#).

**Figure 12. SD Card Identification Procedure**




### 3.2 MMC/SD Mode Single-Block Write Operation Using CPU

To perform a single-block write, the block length must be 512 bytes and the same length needs to be set in both the MMC/SD controller and the memory card. The procedure for this operation is:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the higher part of the address to MMCARGH and the low part of the address to MMCARGL.
2. Use the MMC command register (MMCCMD) to send the SELECT/DESELECT\_CARD broadcast command. This selects the addressed card and deselects the others.
3. Write the destination start address to the MMC argument registers. Load the high part to the MMCARGH register and the low part to MMCARGL.
4. Read the card CSD to determine the card's maximum block length.
5. Use MMCCMD to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
6. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
7. Set the FIFO direction to transmit (FIFODIR bit in MMCFIFOCTL).
8. Set the access width (ACCWD bits in MMCFIFOCTL).
9. Enable the MMC interrupt.
10. Enable the DXRDYINT interrupt.
11. Write the first 32 bytes of the data block to the data transmit register (MMCDXR).
12. Use MMCCMD to send the WRITE\_BLOCK command to the card.
13. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
14. Wait for the MMC interrupt.
15. Use the MMC status register 0 (MMCST0) to check for errors and the status of the FIFO. If all of the data has not been written and if the FIFO is not full, go to [Step 16](#). If all of the data has been written, stop.
16. Write the next  $n$  bytes (this depends on the setting of the FIFOLEV bit in MMCFIFOCTL: 0 = 32 bytes, 1 = 64 bytes) of the data block to the MMC data transmit register (MMCDXR) and return to [Step 14](#).

The sequence of events in this operation is shown in [Figure 13](#).

**Figure 13. MMC/SD Mode Single-Block Write Operation**



### 3.3 MMC/SD Mode Single-Block Write Operation Using the EDMA

To perform a single-block write, the block length must be 512 bytes and the same length must be set in both the MMC/SD controller and the card.

The procedure for this operation is as follows:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the high part of the address to MMCARGH and the low part of the address to MMCARGL.
2. Read the card CSD to determine the card's maximum block length.
3. Use the MMC command register (MMCCMD) to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
4. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
5. Set the FIFO direction to transmit (FIFODIR bit in MMCFIFOCTL).
6. Set the access width (ACCWD bits in MMCFIFOCTL).
7. Set the FIFO threshold (FIFOLEV bit in MMCFIFOCTL).
8. Set up the DMA (DMA size must be greater than or equal to the FIFOLEV setting).
9. Use MMCCMD to send the WRITE\_BLOCK command to the card.
10. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
11. Wait for the DMA sequence to complete or for the DATADNE flag in the MMC status register 0 (MMCST0) to be set.
12. Use MMCST0 to check for errors.

### 3.4 MMC/SD Mode Single-Block Read Operation Using the CPU


To perform a single-block read, the same block length must be set in both the MMC/SD controller and the card.

The procedure for this operation is as follows:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the high part of the address to MCARGH and the low part of the address to MMCARGL.
2. Use the MMC command register (MMCCMD) to send the SELECT/DESELECT\_CARD broadcast command. This selects the addressed card and deselects the others.
3. Write the source start address to the MMC argument registers. Load the high part to MMCARGH and the low part to MMCARGL.
4. Read card CSD to determine the card's maximum block length.
5. Use MMCCMD to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
6. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
7. Set the FIFO direction to receive (FIFODIR bit in MMCFIFOCTL).
8. Set the access width (ACCWD bits in MMCFIFOCTL).
9. Set the FIFO threshold (FIFOLEV bit in MMCFIFOCTL).
10. Enable the MMC interrupt.
11. Enable the DRRDYINT interrupt.
12. Use MMCCMD to send the READ\_SINGLE\_BLOCK command.
13. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
14. Wait for the MMC interrupt.
15. Use the MMC status register 0 (MMCST0) to check for errors and the status of the FIFO. If the FIFO is not empty, go to [Step 16](#). If the all of the data has been read, stop.
16. Read the next  $n$  bytes of data (this depends on the setting of the FIFOLEV bit in MMCFIFOCTL: 0 = 32 bytes, 1 = 64 bytes) from the MMC data receive register (MMCDRR) and return to [Step 14](#).

The sequence of events in this operation is shown in [Figure 14](#).

**Figure 14. MMC/SD Mode Single-Block Read Operation**





### 3.5 MMC/SD Mode Single-Block Read Operation Using EDMA

To perform a single-block read, the same block length needs to be set in both the MMC/SD controller and the card. The procedure for this operation is:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the high part of the address to MMCARGH and the low part of the address to MMCARGL.
2. Read card CSD to determine the card's maximum block length.
3. Use the MMC command register (MMCCMD) to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
4. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
5. Set the FIFO direction to receive (FIFODIR bit in MMCFIFOCTL).
6. Set the access width (ACCWD bits in MMCFIFOCTL).
7. Set the FIFO threshold (FIFOLEV bit in MMCFIFOCTL).
8. Set up DMA (DMA size needs to be greater than or equal to FIFOLEV setting).
9. Use MMCCMD to send the READ\_BLOCK command to the card.
10. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
11. Wait for DMA sequence to complete.
12. Use the MMC status register 0 (MMCST0) to check for errors.

### 3.6 MMC/SD Mode Multiple-Block Write Operation Using CPU

---

**NOTE:** This procedure uses a STOP\_TRANSMISSION command to end the block transfer. This assumes that the value in the MMC number of blocks counter register (MMCNBLK) is 0. A multiple-block operation terminates itself if you load MMCNBLK with the exact number of blocks you want transferred.

---


To perform a multiple-block write, the same block length needs to be set in both the MMC/SD controller and the card.

The procedure for this operation is:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the high part of the address to MMCARGH and the low part of the address to MMCARGL.
2. Read card CSD to determine the card's maximum block length.
3. Use the MMC command register (MMCCMD) to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
4. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
5. Set the FIFO direction to transmit (FIFODIR bit in MMCFIFOCTL).
6. Set the access width (ACCWD bits in MMCFIFOCTL).
7. Set the FIFO threshold (FIFOLEV bit in MMCFIFOCTL).
8. Enable the MMC interrupt.
9. Enable DXRDYINT interrupt.
10. Write the first 32 bytes of the data block to the MMC data transmit register (MMCDXR).
11. Use MMCCMD to send the WRITE\_MULTI\_BLOCK command to the card.
12. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
13. Wait for MMC interrupt.
14. Use the MMC status register 0 (MMCST0) to check for errors and to determine the status of the FIFO. If more bytes are to be written and the FIFO is not full, go to [Step 15](#). If all of the data has been written, go to [Step 16](#).
15. Write the next  $n$  bytes (depends on setting of FIFOLEV in MMCFIFOCTL: 0 = 32 bytes, 1 = 64 bytes) of the data block to MMCDXR, and return to [Step 13](#).
16. Use MMCCMD to send the STOP\_TRANSMISSION command.

The sequence of events in this operation is shown in [Figure 15](#).

**Figure 15. MMC/SD Multiple-Block Write Operation**



### 3.7 MMC/SD Mode Multiple-Block Write Operation Using EDMA

To perform a multiple-block write, the same block length needs to be set in both the MMC/SD controller and the card. The procedure for this operation is:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the high part of the address to MMCARGH and the low part of the address to MMCARGL.
2. Read card CSD to determine the card's maximum block length.
3. Use the MMC command register (MMCCMD) to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
4. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
5. Set the FIFO direction to transmit (FIFODIR bit in MMCFIFOCTL).
6. Set the FIFO threshold (FIFOLEV bit in MMCFIFOCTL).
7. Set the access width (ACCWD bits in MMCFIFOCTL).
8. Set up DMA (DMA size needs to be greater than or equal to FIFOLEV setting).
9. Use MMCCMD to send the WRITE\_MULTI\_BLOCK command to the card.
10. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
11. Wait for DMA sequence to complete or the DATADNE flag in the MMC status register 0 (MMCST0) is set.
12. Use MMCST0 to check for errors.
13. Use MMCCMD to send the STOP\_TRANSMISSION command.

### 3.8 MMC/SD Mode Multiple-Block Read Operation Using CPU

---

**NOTE:** This procedure uses a STOP\_TRANSMISSION command to end the block transfer. This assumes that the value in the MMC number of blocks counter register (MMCNBLK) is 0. A multiple-block operation terminates itself if you load MMCNBLK with the exact number of blocks you want transferred.

---


To perform a multiple-block read, the same block length needs to be set in both the MMC/SD controller and the card.

The procedure for this operation is:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the high part of the address to MMCARGH and the low part of the address to MMCARGL.
2. Read card CSD to determine the card's maximum block length.
3. Use the MMC command register (MMCCMD) to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
4. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
5. Set the FIFO direction to receive (FIFODIR bit in MMCFIFOCTL).
6. Set FIFO threshold (FIFOLEV bit in MMCFIFOCTL).
7. Set the access width (ACCWD bits in MMCFIFOCTL).
8. Enable the MMC interrupt.
9. Enable DRRDYINT interrupt.
10. Use MMCCMD to send the READ\_MULT\_BLOCKS command.
11. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
12. Wait for MMC interrupt.
13. Use the MMC status register 0 (MMCST0) to check for errors and to determine the status of the FIFO. If FIFO is not empty and more bytes are to be read, go to [Step 14](#). If all of the data has been read, go to [Step 15](#).
14. Read *n* bytes (depends on setting of FIFOLEV in MMCFIFOCTL: 0 = 32 bytes, 1 = 64 bytes) of data from the MMC data receive register (MMCDRR) and return to [Step 10](#).
15. Use MMCCMD to send the STOP\_TRANSMISSION command.

The sequence of events in this operation is shown in [Figure 16](#).

**Figure 16. MMC/SD Mode Multiple-Block Read Operation**



### **3.9 MMC/SD Mode Multiple-Block Read Operation Using EDMA**

To perform a multiple-block read, the same block length must be set in both the MMC/SD controller and the card.

The procedure for this operation is as follows:

1. Write the card's relative address to the MMC argument registers (MMCARGH and MMCARGL). Load the high part of the address to MMCARGH and the low part of the address to MMCARGL.
2. Read card CSD to determine the card's maximum block length.
3. Use the MMC command register (MMCCMD) to send the SET\_BLOCKLEN command (if the block length is different than the length used in the previous operation). The block length must be a multiple of 512 bytes and less than the maximum block length specified in the CSD.
4. Reset the FIFO (FIFORST bit in MMCFIFOCTL).
5. Set the FIFO direction to receive (FIFODIR bit in MMCFIFOCTL).
6. Set the FIFO threshold (FIFOLEV bit in MMCFIFOCTL).
7. Set the access width (ACCWD bits in MMCFIFOCTL).
8. Set up DMA (DMA size needs to be greater than or equal to FIFOLEV setting).
9. Use MMCCMD to send the READ\_MULTI\_BLOCK command to the card.
10. Set the DMATRIG bit in MMCCMD to trigger the first data transfer.
11. Wait for DMA sequence to complete.
12. Use the MMC status register 0 (MMCST0) to check for errors.
13. Use MMCCMD to send the STOP\_TRANSMISSION command.

### **3.10 SDIO Card Function**

To support the SDIO card, the following features are available in the MMC/SD controller:

- Read wait operation request
- Interrupt to CPU at the start of read wait operation
- Interrupt to CPU at the detection of SDIO interrupt

When in 1-bit mode and the transfer clock (memory clock) is off, this peripheral cannot recognize an SDIO interrupt from SD\_DATA1 line. Two options are available to deal with this situation:

1. Do not turn off the memory clock in 1-bit mode. The clock is enabled by the CLKEN bit in the MMC memory clock control register (MMCCCLK).
2. If the memory clock needs to be turned off, physically connect a GPIO signal and SD\_DATA1, and use the GPIO as an external interrupt input. When the memory clock is enabled, disable the GPIO interrupt and enable the SDIO interrupt. When the memory clock is disabled, enable the GPIO interrupt and disable the SDIO interrupt by software.

#### **3.10.1 SDIO Control Register (SDIOCTL)**

The SDIO card control register (SDIOCTL) is used to configure the read wait operation using the SD\_DATA2 line.

#### **3.10.2 SDIO Status Register 0 (SDIOST0)**

The SDIO card status register 0 (SDIOST0) is used to check the status of the SD\_DATA1 signal, check the status of being in an interrupt period, or check the status of being in a read wait operation.

#### **3.10.3 SDIO Interrupt Control Registers (SDIOIEN, SDIOIST)**

The SDIO card controller issues an interrupt to the CPU when the read wait operation starts or when an SDIO interrupt is detected on the SD\_DATA1 line.

Interrupt flags of each case are checked with the SDIO interrupt status register (SDIOIST). To issue an actual interrupt to the CPU, enabling each interrupt in the SDIO interrupt enable register (SDIOIEN) is required.

When both interrupts are enabled, they are both reported to the CPU as an interrupt (whether one or both occurred). The interrupt(s) that occurred are determined by reading SDIOIST.

## 4 Registers

[Table 5](#) lists the memory-mapped registers for the multimedia card/secure digital (MMC/SD) card controller. See your device-specific data manual for the memory address of these registers.

**Table 5. Multimedia Card/Secure Digital (MMC/SD) Card Controller Registers**

| Offset | Acronym    | Register Description                  | Section                      |
|--------|------------|---------------------------------------|------------------------------|
| 0h     | MMCCTL     | MMC Control Register                  | <a href="#">Section 4.1</a>  |
| 4h     | MMCCLK     | MMC Memory Clock Control Register     | <a href="#">Section 4.2</a>  |
| 8h     | MMCST0     | MMC Status Register 0                 | <a href="#">Section 4.3</a>  |
| Ch     | MMCST1     | MMC Status Register 1                 | <a href="#">Section 4.4</a>  |
| 10h    | MMCIM      | MMC Interrupt Mask Register           | <a href="#">Section 4.5</a>  |
| 14h    | MMCTOR     | MMC Response Time-Out Register        | <a href="#">Section 4.6</a>  |
| 18h    | MMCTOD     | MMC Data Read Time-Out Register       | <a href="#">Section 4.7</a>  |
| 1Ch    | MMCBLEN    | MMC Block Length Register             | <a href="#">Section 4.8</a>  |
| 20h    | MMCNBLK    | MMC Number of Blocks Register         | <a href="#">Section 4.9</a>  |
| 24h    | MMCNBLC    | MMC Number of Blocks Counter Register | <a href="#">Section 4.10</a> |
| 28h    | MMCDRR     | MMC Data Receive Register             | <a href="#">Section 4.11</a> |
| 2Ch    | MMCDXR     | MMC Data Transmit Register            | <a href="#">Section 4.12</a> |
| 30h    | MMCCMD     | MMC Command Register                  | <a href="#">Section 4.13</a> |
| 34h    | MMCARGHL   | MMC Argument Register                 | <a href="#">Section 4.14</a> |
| 38h    | MMCRSP01   | MMC Response Register 0 and 1         | <a href="#">Section 4.15</a> |
| 3Ch    | MMCRSP23   | MMC Response Register 2 and 3         | <a href="#">Section 4.15</a> |
| 40h    | MMCRSP45   | MMC Response Register 4 and 5         | <a href="#">Section 4.15</a> |
| 44h    | MMCRSP67   | MMC Response Register 6 and 7         | <a href="#">Section 4.15</a> |
| 48h    | MMCDRSP    | MMC Data Response Register            | <a href="#">Section 4.16</a> |
| 50h    | MMCCIDX    | MMC Command Index Register            | <a href="#">Section 4.17</a> |
| 64h    | SDIOCTL    | SDIO Control Register                 | <a href="#">Section 4.18</a> |
| 68h    | SDIOST0    | SDIO Status Register 0                | <a href="#">Section 4.19</a> |
| 6Ch    | SDIOIEN    | SDIO Interrupt Enable Register        | <a href="#">Section 4.20</a> |
| 70h    | SDIOIST    | SDIO Interrupt Status Register        | <a href="#">Section 4.21</a> |
| 74h    | MMCFIFOCTL | MMC FIFO Control Register             | <a href="#">Section 4.22</a> |

#### 4.1 MMC Control Register (MMCCTL)

The MMC control register (MMCCTL) is used to enable or configure various modes of the MMC controller. Set or clear the DATRST and CMDRST bits at the same time to reset or enable the MMC controller.

The MMC control register (MMCCTL) is shown in [Figure 17](#) and described in [Table 6](#).

**Figure 17. MMC Control Register (MMCCTL)**

|       |          |     |          |  |  |       |        |        |        |  |    |
|-------|----------|-----|----------|--|--|-------|--------|--------|--------|--|----|
| 31    | Reserved |     |          |  |  |       |        |        |        |  | 16 |
| R-0   |          |     |          |  |  |       |        |        |        |  |    |
| 15    | Reserved |     |          |  |  | 11    | 10     | 9      | 8      |  |    |
| R-0   |          |     |          |  |  | R/W-0 | R/W-0  | R-0    |        |  |    |
| 7     | 6        | 5   | Reserved |  |  | 3     | 2      | 1      | 0      |  |    |
| DATEG |          | R-0 |          |  |  |       | WIDTH0 | CMDRST | DATRST |  |    |
| R/W-0 |          | R-0 |          |  |  |       | R/W-0  | R/W-0  | R/W-0  |  |    |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6. MMC Control Register (MMCCTL) Field Descriptions**

| Bit   | Field   | Value | Description  |
|-------|---|-------|--|
| 31-11 | Reserved  | 0     | Reserved   |
| 10    | PERMDX  | 0     | Little endian is selected.   |
|       |   | 1     | Big endian is selected.  |
| 9     | PERMDR  | 0     | Little endian is selected.   |
|       |   | 1     | Big endian is selected.  |
| 8     | WIDTH1  | 0-3h  | Data bus width 1 (MMC mode only). Used in conjunction with the WIDTH0 bit. |
|       |   | 0     | Data bus has 1 bit (only MMCSD_DAT0 is used).                              |
|       |   | 1h    | Data bus has 4 bits (only MMCSD_DAT0-3 are used).                          |
|       |   | 2h    | Data bus has 8 bits (MMCSD_DAT0-7 are used).                               |
| 3h    | Reserved  |       |  |
| 7-6   | DATEG   | 0-3h  | MMCSD_DAT3 edge detection select.  |
|       |   | 0     | MMCSD_DAT3 edge detection is disabled.                                     |
|       |   | 1h    | MMCSD_DAT3 rising-edge detection is enabled.                               |
|       |   | 2h    | MMCSD_DAT3 falling-edge detection is enabled.                              |
| 3h    | MMCSD_DAT3 rising-edge and falling-edge detections are enabled. |       |  |
| 5-3   | Reserved  | 0     | Reserved   |
| 2     | WIDTH0  | 0-3h  | Data bus width 0 (MMC mode only). Used in conjunction with the WIDTH1 bit. |
| 1     | CMDRST  |       | CMD logic reset.   |
|       |   | 0     | CMD line portion is enabled.   |
| 1     |   | 1     | CMD line portion is disabled and in reset state.                           |
| 0     | DATRST  |       | DAT logic reset.   |
|       |   | 0     | DAT line portion is enabled.   |
| 0     |   | 1     | DAT line portion is disabled and in reset state.                           |


## 4.2 MMC Memory Clock Control Register (MMCCLK)

The MMC memory clock control register (MMCCLK) is used to:

- Select whether the MMCSD\_CLK pin is enabled or disabled (CLKEN bit).
- Select how much the function clock is divided-down to produce the memory clock (CLKRT bits). When the MMCSD\_CLK pin is enabled, the MMC controller drives the memory clock on this pin to control the timing of communications with attached memory cards. For more details about clock generation, see [Section 2.1](#).

The MMC memory clock control register (MMCCLK) is shown in [Figure 18](#) and described in [Table 7](#).

**Figure 18. MMC Memory Clock Control Register (MMCCLK)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7. MMC Memory Clock Control Register (MMCCLK) Field Descriptions**

| Bit   | Field    | Value | Description  |
|-------|----------|-------|--|
| 31-10 | Reserved | 0     | Reserved   |
| 9     | DIV4     | 0     | MMC clock = function clock/2 × (CLKRT + 1)   |
|       |          | 1     | MMC clock = function clock/4 × (CLKRT + 1)   |
| 8     | CLKEN    | 0     | MMCSD_CLK pin is disabled and fixed low  |
|       |          | 1     | The MMCSD_CLK pin is enabled; it shows the memory clock signal.  |
| 7-0   | CLKRT    | 0-FFh | Clock rate. Use this field to set the divide-down value for the memory clock. The function clock is divided down as follows to produce the memory clock:<br>memory clock frequency = function clock frequency/(2 × (CLKRT + 1) ) |



### 4.3 MMC Status Register 0 (MMCST0)


The MMC status register 0 (MMCST0) records specific events or errors. The transition from 0 to 1 on each bit in MMCST0 can cause an interrupt signal to be sent to the CPU. If an interrupt is desired, set the corresponding interrupt enable bit in the MMC interrupt mask register (MMCIM).

In most cases, when a status bit is read, it is cleared. The two exceptions are the DRRDY bit and the DXRDY bit; these bits are cleared only in response to the functional events described for them in [Table 8](#), or in response to a hardware reset.

The MMC status register 0 (MMCST0) is shown in [Figure 19](#) and described in [Table 8](#).

- NOTE:**
- 1) As the command portion and the data portion of the MMC/SD controller are independent, any command such as CMD0 (GO\_IDLE\_STATE) or CMD12 (STOP\_TRANSMISSION) can be sent to the card, even during block transfer. In this situation, the data portion detects this and waits, releasing the busy state only when the command sent was R1b (to be specific, command with BSYEXP bit), otherwise it continues transferring data.
  - 2) Bit 12 (TRNDNE) indicates that the last byte of a transfer has been completed. Bit 0 (DATDNE) occurs at end of a transfer, but not until the CRC check and programming has completed.

**Figure 19. MMC Status Register 0 (MMCST0)**



LEGEND: R = Read only; RC = Cleared to 0 when read; -n = value after reset

**Table 8. MMC Status Register 0 (MMCST0) Field Descriptions**

| Bit   | Field    | Value | Description  |
|-------|----------|-------|--|
| 31-14 | Reserved | 0     | Reserved   |
| 13    | CCS      | 0     | Command completion signal is not completed.  |
|       |          | 1     | Command completion signal is completed.  |
| 12    | TRNDNE   | 0     | No data transfer is done.  |
|       |          | 1     | Data transfer of specified length is done.   |
| 11    | DATED    | 0     | An MMCSD_DAT3 edge has not been detected.  |
|       |          | 1     | An MMCSD_DAT3 edge has been detected.  |
| 10    | DRRDY    | 0     | MMCDRR is not ready.   |
|       |          | 1     | MMCDRR is ready. New data has arrived and can be read by the CPU or by the DMA controller. |

**Table 8. MMC Status Register 0 (MMCST0) Field Descriptions (continued)**


| Bit | Field    | Value | Description  |
|-----|----------|-------|--|
| 9   | DXRDY    |       | Data transmit ready. DXRDY is set to 1 when the DAT logic is reset (DATRST = 1 in MMCCTL), when a command is sent with data receive/transmit clear (DCLR = 1 in MMCCMD), or when data is written to the MMC data transmit register (MMCDXR). |
|     |          | 0     | MMCDXR is not ready.   |
|     |          | 1     | MMCDXR is ready. The data in MMCDXR has been transmitted; MMCDXR can accept new data from the CPU or from the DMA controller.  |
| 8   | Reserved | 0     | Reserved   |
| 7   | CRCRS    |       | Response CRC error.  |
|     |          | 0     | A response CRC error has not been detected.  |
|     |          | 1     | A response CRC error has been detected.  |
| 6   | CRCRD    |       | Read-data CRC error.   |
|     |          | 0     | A read-data CRC error has not been detected.   |
|     |          | 1     | A read-data CRC error has been detected.   |
| 5   | CRCWR    |       | Write-data CRC error.  |
|     |          | 0     | A write-data CRC error has not been detected.  |
|     |          | 1     | A write-data CRC error has been detected.  |
| 4   | TOUTRS   |       | Response time-out event.   |
|     |          | 0     | A response time-out event has not occurred.  |
|     |          | 1     | A time-out event has occurred while the MMC controller was waiting for a response to a command.  |
| 3   | TOUTRD   |       | Read-data time-out event.  |
|     |          | 0     | A read-data time-out event has not occurred.   |
|     |          | 1     | A time-out event has occurred while the MMC controller was waiting for data.   |
| 2   | RSPDNE   |       | Command/response done.   |
|     |          | 0     | No receiving response is done.   |
|     |          | 1     | Response successfully has received or command has sent without response.   |
| 1   | BSYDNE   |       | Busy done.   |
|     |          | 0     | No busy releasing is done.   |
|     |          | 1     | Released from busy state or expected busy is not detected.   |
| 0   | DATDNE   |       | Data done  |
|     |          | 0     | The data has not been fully transmitted.   |
|     |          | 1     | The data has been fully transmitted.   |

#### 4.4 MMC Status Register 1 (MMCST1)

The MMC status register 1 (MMCST1) records specific events or errors. There are no interrupts associated with these events or errors.

The MMC status register 1 (MMCST1) is shown in [Figure 20](#) and described in [Table 9](#).

**Figure 20. MMC Status Register 1 (MMCST1)**



LEGEND: R = Read only; -n = value after reset

**Table 9. MMC Status Register 1 (MMCST1) Field Descriptions**

| Bit  | Field    | Value | Description  |
|------|----------|-------|--|
| 31-7 | Reserved | 0     | Reserved   |
| 6    | FIFOFUL  | 0     | FIFO is full.  |
|      |          | 0     | FIFO is not full.  |
|      |          | 1     | FIFO is full.  |
| 5    | FIFOEMP  | 0     | FIFO is empty.   |
|      |          | 0     | FIFO is not empty.   |
|      |          | 1     | FIFO is empty.   |
| 4    | DAT3ST   | 0     | MMCSA_DAT3 status.   |
|      |          | 0     | The signal level on the MMCSA_DAT3 pin is a logic-low level.   |
|      |          | 1     | The signal level on the MMCSA_DAT3 pin is a logic-high level.  |
| 3    | DRFUL    | 0     | Data receive register (MMCDRR) is full.  |
|      |          | 0     | A data receive register full condition is not detected. The data receive shift register is not full.   |
|      |          | 1     | A data receive register full condition is detected. The data receive shift register is full. No new bits can be shifted in from the memory card.             |
| 2    | DXEMP    | 0     | Data transmit register (MMCDXR) is empty.  |
|      |          | 0     | A data transmit register empty condition is not detected. The data transmit shift register is not empty.   |
|      |          | 1     | A data transmit register empty condition is detected. The data transmit shift register is empty. No bits are available to be shifted out to the memory card. |
| 1    | CLKSTP   | 0     | Clock stop status.   |
|      |          | 0     | MMCSA_CLK is active. The memory clock signal is being driven on the pin.   |
|      |          | 1     | MMCSA_CLK is held low because of a manual stop (CLKEN = 0 in MMCCLK), receive shift register is full, or transmit shift register is empty.                   |
| 0    | BUSY     | 0     | Busy.  |
|      |          | 0     | No busy signal is detected.  |
|      |          | 1     | A busy signal is detected (the memory card is busy).   |

#### 4.5 MMC Interrupt Mask Register (MMCIM)

The MMC interrupt mask register (MMCIM) is used to enable (bit = 1) or disable (bit = 0) status interrupts. If an interrupt is enabled, the transition from 0 to 1 of the corresponding interrupt bit in the MMC status register 0 (MMCST0) can cause an interrupt signal to be sent to the CPU.

The MMC interrupt mask register (MMCIM) is shown in [Figure 21](#) and described in [Table 10](#).

**Figure 21. MMC Interrupt Mask Register (MMCIM)**

|          |          |         |         |         |         |          |         |
|----------|----------|---------|---------|---------|---------|----------|---------|
| 31       | Reserved |         |         |         |         |          | 16      |
| R-0      |          |         |         |         |         |          |         |
| 15       | 14       | 13      | 12      | 11      | 10      | 9        | 8       |
| Reserved | ECCS     | ETRNDNE | EDATED  | EDRRDY  | EDXRDY  | Reserved |         |
| R-0      | R/W-0    | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0    | R-0     |
| 7        | 6        | 5       | 4       | 3       | 2       | 1        | 0       |
| ECRCRS   | ECRCRD   | ECRCWR  | ETOUTRS | ETOUTRD | ERSPDNE | EBSYDNE  | EDATDNE |
| R/W-0    | R/W-0    | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0    | R/W-0   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 10. MMC Interrupt Mask Register (MMCIM) Field Descriptions**

| Bit   | Field    | Value | Description  |
|-------|----------|-------|--|
| 31-14 | Reserved | 0     | Reserved   |
| 13    | ECCS     | 0     | Command completion signal interrupt enable.<br>Command completion signal interrupt is disabled.                |
|       |          | 1     | Command completion signal interrupt is enabled.  |
| 12    | ETRNDNE  | 0     | Transfer done (TRNDNE) interrupt enable.<br>Transfer done interrupt is disabled.                               |
|       |          | 1     | Transfer done interrupt is enabled.  |
| 11    | EDATED   | 0     | MMCS_DAT3 edge detect (DATED) interrupt enable.<br>MMCS_DAT3 edge detect interrupt is disabled.                |
|       |          | 1     | MMCS_DAT3 edge detect interrupt is enabled.  |
| 10    | EDRRDY   | 0     | Data receive register ready (DRRDY) interrupt enable.<br>Data receive register ready interrupt is disabled.    |
|       |          | 1     | Data receive register ready interrupt is enabled.  |
| 9     | EDXRDY   | 0     | Data transmit register (MMCDXR) ready interrupt enable.<br>Data transmit register ready interrupt is disabled. |
|       |          | 1     | Data transmit register ready interrupt is enabled.   |
| 8     | Reserved | 0     | Reserved   |
| 7     | ECRCRS   | 0     | Response CRC error (CRCRS) interrupt enable.<br>Response CRC error interrupt is disabled.                      |
|       |          | 1     | Response CRC error interrupt is enabled.   |
| 6     | ECRCRD   | 0     | Read-data CRC error (CRCRD) interrupt enable.<br>Read-data CRC error interrupt is disabled.                    |
|       |          | 1     | Read-data CRC error interrupt is enabled.  |
| 5     | ECRCWR   | 0     | Write-data CRC error (CRCWR) interrupt enable.<br>Write-data CRC error interrupt is disabled.                  |
|       |          | 1     | Write-data CRC error interrupt is disabled.  |

**Table 10. MMC Interrupt Mask Register (MMCIM) Field Descriptions (continued)**

| Bit | Field   | Value | Description  |
|-----|---|-------|--|
| 4   | ETOUTRS   |       | Response time-out event (TOUTRS) interrupt enable. |
|     |   | 0     | Response time-out event interrupt is disabled.     |
|     |   | 1     | Response time-out event interrupt is enabled.      |
|     |   | 3     | ETOUTRD  |
| 0   | Read-data time-out event interrupt is disabled. |       |  |
|     |   | 1     | Read-data time-out event interrupt is enabled.     |
|     |   | 2     | ERSPDNE  |
| 0   | Command/response done interrupt is disabled.    |       |  |
|     |   | 1     | Command/response done interrupt is enabled.        |
|     |   | 1     | EBSYDNE  |
| 0   | Busy done interrupt is disabled.                |       |  |
|     |   | 1     | Busy done interrupt is enabled.                    |
|     |   | 0     | EDATDNE  |
| 0   | Data done interrupt is disabled.                |       |  |
|     |   | 1     | Data done interrupt is enabled.                    |

#### 4.6 MMC Response Time-Out Register (MMCTOR)

The MMC response time-out register (MMCTOR) defines how long the MMC controller waits for a response from a memory card before recording a time-out condition in the TOUTRS bit of the MMC status register 0 (MMCST0). If the corresponding ETOUTRS bit in the MMC interrupt mask register (MMCIM) is set, an interrupt is generated when the TOUTRS bit is set in MMCST0. If a memory card should require a longer time-out period than MMCTOR can provide, a software time-out mechanism can be implemented.

The MMC response time-out register (MMCTOR) is shown in [Figure 22](#) and described in [Table 11](#).

**Figure 22. MMC Response Time-Out Register (MMCTOR)**

|           |          |       |           |    |    |
|-----------|----------|-------|-----------|----|----|
| 31        | Reserved |       | 18        | 17 | 16 |
|           |          |       | TOD_25_16 |    |    |
| R-0       |          |       | R/W-0     |    |    |
| 15        | 8        | 7     |           |    |    |
| TOD_25_16 |          | TOR   |           |    |    |
| R/W-0     |          | R/W-0 |           |    |    |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11. MMC Response Time-Out Register (MMCTOR) Field Descriptions**


| Bit   | Field     | Value        | Description   |
|-------|-----------|--------------|---|
| 31-18 | Reserved  | 0            | Reserved  |
| 17-8  | TOD_25_16 | 0-3FFh       | Data read time-out count upper 10 bits. Used in conjunction with the TOD_15_0 bits in MMCTOD to form a 26-bit count (1 CLK clock cycle to 67 108 863 CLK clock cycles). See MMCTOD ( <a href="#">Section 4.7</a> ). |
|       |           | 0            | No time out   |
|       |           | 1h-3FF FFFFh | 1 CLK clock cycle to 67 108 863 CLK clock cycles  |
| 7-0   | TOR       | 0-FFh        | Time-out count for response.  |
|       |           | 0            | No time out   |
|       |           | 1h-FFh       | 1 CLK clock cycle to 255 CLK clock cycles   |

#### 4.7 MMC Data Read Time-Out Register (MMCTOD)

The MMC data read time-out register (MMCTOD) defines how long the MMC controller waits for the data from a memory card before recording a time-out condition in the TOUTRD bit of the MMC status register 0 (MMCST0). If the corresponding ETOUTRD bit in the MMC interrupt mask register (MMCIM) is set, an interrupt is generated when the TOUTRD bit is set in MMCST0. If a memory card should require a longer time-out period than MMCTOD can provide, a software time-out mechanism can be implemented.

The MMC data read time-out register (MMCTOD) is shown in [Figure 23](#) and described in [Table 12](#).

**Figure 23. MMC Data Read Time-Out Register (MMCTOD)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 12. MMC Data Read Time-Out Register (MMCTOD) Field Descriptions**

| Bit   | Field    | Value        | Description  |
|-------|----------|--------------|--|
| 31-16 | Reserved | 0            | Reserved   |
| 15-0  | TOD_15_0 | 0-FFFFh      | Data read time-out count. Used in conjunction with the TOD_25_16 bits in MMCTOR to form a 26-bit count (1 CLK clock cycle to 67 108 863 CLK clock cycles). See MMCTOR ( <a href="#">Section 4.6</a> ). |
|       |          | 0            | No time out  |
|       |          | 1h-3FF FFFFh | 1 CLK clock cycle to 67 108 863 CLK clock cycles   |

#### 4.8 MMC Block Length Register (MMCBLEN)

The MMC block length register (MMCBLEN) specifies the data block length in bytes. This value must match the block length setting in the memory card.


The MMC block length register (MMCBLEN) is shown in [Figure 24](#) and described in [Table 13](#).

---

**NOTE:** The BLEN bits value must be the same as the CSD register settings in the MMC/SD card. To be precise, it should match the value of the READ\_BL\_LEN field for read, or WRITE\_BL\_LEN field for write.

---

**Figure 24. MMC Block Length Register (MMCBLEN)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13. MMC Block Length Register (MMCBLEN) Field Descriptions**

| Bit   | Field    | Value   | Description   |
|-------|----------|---------|---|
| 31-12 | Reserved | 0       | Reserved  |
| 11-0  | BLEN     | 1h-FFFh | Block length. This field is used to set the block length, which is the byte count of a data block. The value 0 is prohibited. |




#### 4.9 MMC Number of Blocks Register (MMCNBLK)

The MMC number of blocks register (MMCNBLK) specifies the number of blocks for a multiple-block transfer.

The MMC number of blocks register (MMCNBLK) is shown in [Figure 25](#) and described in [Table 14](#).

**Figure 25. MMC Number of Blocks Register (MMCNBLK)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14. MMC Number of Blocks Register (MMCNBLK) Field Descriptions**


| Bit   | Field    | Value    | Description   |
|-------|----------|----------|---|
| 31-16 | Reserved | 0        | Reserved  |
| 15-0  | NBLK     | 0-FFFFh  | Number of blocks. This field is used to set the total number of blocks to be transferred.   |
|       |          | 0        | Infinite number of blocks. The MMC controller reads/writes blocks of data until a STOP_TRANSMISSION command is written to the MMC command register (MMCCMD).      |
|       |          | 1h-FFFFh | n blocks. The MMC controller reads/writes only n blocks of data, even if the STOP_TRANSMISSION command has not been written to the MMC command register (MMCCMD). |

#### 4.10 MMC Number of Blocks Counter Register (MMCNBLC)

The MMC number of blocks counter register (MMCNBLC) is a down-counter for tracking the number of blocks remaining to be transferred during a multiple-block transfer.

The MMC number of blocks counter register (MMCNBLC) is shown in [Figure 26](#) and described in [Table 15](#).

**Figure 26. MMC Number of Blocks Counter Register (MMCNBLC)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15. MMC Number of Blocks Counter Register (MMCNBLC) Field Descriptions**


| Bit   | Field    | Value   | Description  |
|-------|----------|---------|--|
| 31-16 | Reserved | 0       | Reserved   |
| 15-0  | NBLC     | 0-FFFFh | Read this field to determine the number of blocks remaining to be transferred. |

#### 4.11 MMC Data Receive Register (MMCDRR)

The MMC data receive register (MMCDRR) is used for storing the received data from the MMC controller. The CPU or the DMA controller can read data from this register. MMCDRR expects the data in little-endian format.

The MMC data receive register (MMCDRR) is shown in [Figure 27](#) and described in [Table 16](#).

**Figure 27. MMC Data Receive Register (MMCDRR)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 16. MMC Data Receive Register (MMCDRR) Field Descriptions**


| Bit  | Field | Value        | Description   |
|------|-------|--------------|---------------|
| 31-0 | DRR   | 0-FFFF FFFFh | Data receive. |

#### 4.12 MMC Data Transmit Register (MMCDXR)

The MMC data transmit register (MMCDXR) is used for storing the data to be transmitted from the MMC controller to the memory card. The CPU or the DMA controller can write data to this register to be transmitted. MMCDXR expects the data in little-endian format.

The MMC data transmit register (MMCDXR) is shown in [Figure 28](#) and described in [Table 17](#).

**Figure 28. MMC Data Transmit Register (MMCDXR)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 17. MMC Data Transmit Register (MMCDXR) Field Descriptions**

| Bit  | Field | Value        | Description    |
|------|-------|--------------|----------------|
| 31-0 | DXR   | 0-FFFF FFFFh | Data transmit. |

### 4.13 MMC Command Register (MMCCMD)

**NOTE:** Writing to the MMC command register (MMCCMD) causes the MMC controller to send the programmed command. Therefore, the MMC argument register (MMCARGHL) must be loaded properly before a write to MMCCMD.

The MMC command register (MMCCMD) specifies the type of command to be sent and defines the operation (command, response, additional activity) for the MMC controller. The content of MMCCMD is kept after the transfer to the transmit shift register. The MMC command register (MMCCMD) is shown in Figure 29 and described in Table 18.

When the CPU writes to MMCCMD, the MMC controller sends the programmed command, including any arguments in the MMC argument register (MMCARGHL). For the format of a command (index, arguments, and other bits), see Figure 30 and Table 19.

**Figure 29. MMC Command Register (MMCCMD)**

|          |          |       |        |       |        |        |       |
|----------|----------|-------|--------|-------|--------|--------|-------|
| Reserved |          |       |        |       |        |        | 24    |
| R-0      |          |       |        |       |        |        |       |
| Reserved |          |       |        |       |        | 17     | 16    |
| R-0      |          |       |        |       |        |        | R/W-0 |
| 15       | 14       | 13    | 12     | 11    | 10     | 9      | 8     |
| DCLR     | INITCK   | WDATX | STRMTP | DTRW  | RSPFMT | BSYEXP |       |
| R/W-0    | R/W-0    | R/W-0 | R/W-0  | R/W-0 | R/W-0  | R/W-0  |       |
| 7        | 6        | 5     | CMD    |       |        |        | 0     |
| PPLEN    | Reserved |       |        |       |        | R/W-0  |       |
| R/W-0    | R-0      |       |        |       |        | R/W-0  |       |


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18. MMC Command Register (MMCCMD) Field Descriptions**

| Bit   | Field    | Value | Description   |
|-------|----------|-------|---|
| 31-17 | Reserved | 0     | Reserved  |
| 16    | DMATRIG  |       | Data transfer triggering. (Read back as 0.)   |
|       |          | 0     | Data transfer has not been triggered.   |
|       |          | 1     | Data transfer is triggered.   |
| 15    | DCLR     |       | Data receive/transmit clear. Use this bit to clear the data receive ready (DRRDY) bit and the data transmit ready (DXRDY) bit in the MMC status register 0 (MMCST0) before a new read or write sequence. This clears any previous status. |
|       |          | 0     | Do not clear DRRDY and DXRDY bits in MMCST0.  |
|       |          | 1     | Clear DRRDY and DXRDY bits in MMCST0.   |
| 14    | INITCK   |       | Initialization clock cycles.  |
|       |          | 0     | Do not insert initialization clock cycles.  |
|       |          | 1     | Insert initialization clock cycles; insert 80 CLK cycles before sending the command specified in the CMD bits. These dummy clock cycles are required for resetting a card after power on.   |
| 13    | WDATX    |       | Data transfer indicator.  |
|       |          | 0     | There is no data transfer.  |
|       |          | 1     | There is a data transfer associated with the command.   |

**Table 18. MMC Command Register (MMCCMD) Field Descriptions (continued)**

| Bit  | Field    | Value | Description   |
|------|----------|-------|---|
| 12   | STRMTP   | 0     | Stream enable.<br>If WDATX = 1, the data transfer is a block transfer. The data transfer stops after the movement of the programmed number of bytes (defined by the programmed block size and the programmed number of blocks). |
|      |          | 1     | If WDATX = 1, the data transfer is a stream transfer. Once the data transfer is started, the data transfer does not stop until the MMC controller issues a stop command to the memory card.                                     |
| 11   | DTRW     | 0     | Write enable.<br>If WDATX = 1, the data transfer is a read operation.   |
|      |          | 1     | If WDATX = 1, the data transfer is a write operation.   |
| 10-9 | RSPFMT   | 0-3h  | Response format (expected type of response to the command).   |
|      |          | 0     | No response.  |
|      |          | 1h    | R1, R4, R5, or R6 response. 48 bits with CRC.   |
|      |          | 2h    | R2 response. 136 bits with CRC.   |
| 8    | BSYEXP   | 3h    | R3 response. 48 bits with no CRC.   |
|      |          | 0     | Busy expected. If an R1b (R1 with busy) response is expected, set RSPFMT = 1h and BSYEXP = 1.<br>A busy signal is not expected.   |
|      |          | 1     | A busy signal is expected.  |
| 7    | PPLEN    | 0     | Push pull enable.<br>Push pull driver of CMD line is disabled (open drain).   |
|      |          | 1     | Push pull driver of CMD line is enabled.  |
| 6    | Reserved | 0     | Reserved.   |
| 5-0  | CMD      | 0-3Fh | Command index. This field contains the command index for the command to be sent to the memory card.   |

**Figure 30. Command Format**

**Table 19. Command Format**

| Bit Position of Command | Register    | Description                |
|-------------------------|-------------|----------------------------|
| 47                      | -           | Start bit                  |
| 46                      | -           | Transmission bit           |
| 45-40                   | MMCCMD(5-0) | Command index (CMD)        |
| 39-24                   | MMCARGHL    | Argument, high part (ARGH) |
| 23-8                    | MMCARGHL    | Argument, low part (ARGL)  |
| 7-1                     | -           | CRC7                       |
| 0                       | -           | End bit                    |


#### 4.14 MMC Argument Register (MMCARGHL)

**NOTE:** Do not modify the MMC argument register (MMCARGHL) while it is being used for an operation.

The MMC argument register (MMCARGHL) specifies the arguments to be sent with the command specified in the MMC command register (MMCCMD). Writing to MMCCMD causes the MMC controller to send a command; therefore, MMCARGHL must be configured before writing to MMCCMD. The content of MMCARGHL is kept after the transfer to the shift register; however, modification to MMCARGHL is not allowed during a sending operation. For the format of a command, see [Figure 30](#) and [Table 19](#).

The MMC argument register (MMCARGHL) is shown in [Figure 31](#) and described in [Table 20](#).

**Figure 31. MMC Argument Register (MMCARGHL)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 20. MMC Argument Register (MMCARGHL) Field Descriptions**


| Bit   | Field | Value   | Description          |
|-------|-------|---------|----------------------|
| 31-16 | ARGH  | 0-FFFFh | Argument, high part. |
| 15-0  | ARGL  | 0-FFFFh | Argument, low part.  |

#### 4.15 MMC Response Registers (MMCRSP0-MMCRSP7)

Each command has a preset response type. When the MMC controller receives a response, it is stored in some or all of the eight MMC response registers (MMCRSP7-MMCRSP0). The response registers are updated as the responses arrive, even if the CPU has not read the previous contents.


As shown in [Figure 32](#), [Figure 33](#), [Figure 34](#), and [Figure 35](#) each of the MMC response registers holds up to 16 bits. [Table 21](#) and [Table 22](#) show the format for each type of response and which MMC response registers are used for the bits of the response. The first byte of the response is a command index byte and is stored in the MMC command index register (MMCCIDX).

**Figure 32. MMC Response Register 0 and 1 (MMCRSP01)**




LEGEND: R/W = Read/Write; -n = value after reset

**Figure 33. MMC Response Register 2 and 3 (MMCRSP23)**




LEGEND: R/W = Read/Write; -n = value after reset

**Figure 34. MMC Response Register 4 and 5 (MMCRSP45)**



LEGEND: R/W = Read/Write; -n = value after reset

**Figure 35. MMC Response Register 6 and 7 (MMCRSP67)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 21. R1, R3, R4, R5, or R6 Response (48 Bits)**

| Bit Position of Response | Register               |
|--------------------------|------------------------|
| 47-40                    | MMCCIDX                |
| 39-24                    | MMCRSP7                |
| 23-8                     | MMCRSP6                |
| 7-0                      | MMCRSP5 <sup>(1)</sup> |
| -                        | MMCRSP4-0              |

<sup>(1)</sup> Bits 7-0 of the response are stored to bits 7-0 of MMCRSP5.

**Table 22. R2 Response (136 Bits)**


| Bit Position of Response | Register |
|--------------------------|----------|
| 135-128                  | MMCCIDX  |
| 127-112                  | MMCRSP7  |
| 111-96                   | MMCRSP6  |
| 95-80                    | MMCRSP5  |
| 79-64                    | MMCRSP4  |
| 63-48                    | MMCRSP3  |
| 47-32                    | MMCRSP2  |
| 31-16                    | MMCRSP1  |
| 15-0                     | MMCRSP0  |

#### 4.16 MMC Data Response Register (MMCDRSP)

After the MMC controller sends a data block to a memory card, the return byte from the memory card is stored in the MMC data response register (MMCDRSP).

The MMC data response register (MMCDRSP) is shown in [Figure 36](#) and described in [Table 23](#).

**Figure 36. MMC Data Response Register (MMCDRSP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23. MMC Data Response Register (MMCDRSP) Field Descriptions**


| Bit  | Field    | Value | Description  |
|------|----------|-------|--|
| 31-8 | Reserved | 0     | Reserved   |
| 7-0  | DRSP     | 0-FFh | During a write operation (see <a href="#">Section 2.3.1</a> ), the CRC status token is stored in DRSP. |

#### 4.17 MMC Command Index Register (MMCCIDX)

The MMC command index register (MMCCIDX) stores the first byte of a response from a memory card. [Table 21](#) and [Table 22](#) show the format for each type of response.

The MMC command index register (MMCCIDX) is shown in [Figure 37](#) and described in [Table 24](#).

**Figure 37. MMC Command Index Register (MMCCIDX)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24. MMC Command Index Register (MMCCIDX) Field Descriptions**


| Bit  | Field    | Value | Description  |
|------|----------|-------|--|
| 31-8 | Reserved | 0     | Reserved   |
| 7    | STRT     | 0-1   | Start bit. When the MMC controller receives a response, the start bit is stored in STRT.               |
| 6    | XMIT     | 0-1   | Transmission bit. When the MMC controller receives a response, the transmission bit is stored in XMIT. |
| 5-0  | CIDX     | 0-3Fh | Command index. When the MMC controller receives a response, the command index is stored in CIDX.       |



#### 4.18 SDIO Control Register (SDIOCTL)

The SDIO control register (SDIOCTL) is shown in [Figure 38](#) and described in [Table 25](#).

**Figure 38. SDIO Control Register (SDIOCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25. SDIO Control Register (SDIOCTL) Field Descriptions**

| Bit  | Field    | Value | Description  |
|------|----------|-------|--|
| 31-2 | Reserved | 0     | Reserved   |
| 1    | RDWTCR   | 0     | Read wait enable for CRC error. To end the read wait operation, write 0 to RDWTRQ. (No need to clear RDWTCR).  |
|      |          | 1     | Read wait is disabled.   |
|      |          | 1     | Automatically start read wait on CRC error detection during multiple block read access and not the last block to be transferred. RDWTRQ is automatically set to 1.     |
| 0    | RDWTRQ   | 0     | Read wait request. To end the read wait operation, write 0 to RDWTRQ.  |
|      |          | 0     | End read wait operation and release MMCSD_DAT2.  |
|      |          | 1     | Set a read wait request. Read wait operation starts 2 clocks after the end of the read data block. MMCIF asserts low level on MMCSD_DAT2 until RDWTRQ is cleared to 0. |

#### 4.19 SDIO Status Register 0 (SDIOST0)

The SDIO status register 0 (SDIOST0) is shown in [Figure 39](#) and described in [Table 26](#).

**Figure 39. SDIO Status Register 0 (SDIOST0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26. SDIO Status Register 0 (SDIOST0) Field Descriptions**

| Bit  | Field    | Value | Description   |
|------|----------|-------|---|
| 31-3 | Reserved | 0     | Reserved  |
| 2    | RDWTST   | 0     | Read wait status.   |
|      |          | 0     | Read wait operation not in progress.                      |
|      |          | 1     | Read wait operation in progress.                          |
| 1    | INTPRD   | 0     | Interrupt period.   |
|      |          | 0     | Interrupt not in progress.                                |
|      |          | 1     | Interrupt in progress.                                    |
| 0    | DAT1     | 0     | This bit reflects the external state of the SD_DATA1 pin. |
|      |          | 0     | Logic-low level on the SD_DATA1 pin.                      |
|      |          | 1     | Logic-high level on the SD_DATA1 pin.                     |

#### 4.20 SDIO Interrupt Enable Register (SDIOIEN)

The SDIO interrupt enable register (SDIOIEN) is shown in [Figure 40](#) and described in [Table 27](#).

**Figure 40. SDIO Interrupt Enable Register (SDIOIEN)**

|     |          |  |       |         |    |
|-----|----------|--|-------|---------|----|
| 31  | Reserved |  |       |         | 16 |
| R-0 |          |  |       |         |    |
| 15  | Reserved |  | 2     | 1       | 0  |
| R-0 |          |  | RWSEN | IOINTEN |    |
|     |          |  | R/W-0 | R/W-0   |    |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27. SDIO Interrupt Enable Register (SDIOIEN) Field Descriptions**

| Bit  | Field    | Value | Description                      |
|------|----------|-------|----------------------------------|
| 31-2 | Reserved | 0     | Reserved                         |
| 1    | RWSEN    | 0     | Read wait interrupt is disabled. |
|      |          | 1     | Read wait interrupt is enabled.  |
| 0    | IOINTEN  | 0     | SDIO card interrupt is disabled. |
|      |          | 1     | SDIO card interrupt is enabled.  |

#### 4.21 SDIO Interrupt Status Register (SDIOIST)

The SDIO interrupt status register (SDIOIST) is shown in [Figure 41](#) and described in [Table 28](#).

**Figure 41. SDIO Interrupt Status Register (SDIOIST)**

|     |          |  |         |         |    |
|-----|----------|--|---------|---------|----|
| 31  | Reserved |  |         |         | 16 |
| R-0 |          |  |         |         |    |
| 15  | Reserved |  | 2       | 1       | 0  |
| R-0 |          |  | RWS     | IOINT   |    |
|     |          |  | R/W1C-0 | R/W1C-0 |    |

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing 0 has no effect); -n = value after reset


**Table 28. SDIO Interrupt Status Register (SDIOIST) Field Descriptions**

| Bit  | Field    | Value | Description  |
|------|----------|-------|--|
| 31-2 | Reserved | 0     | Reserved   |
| 1    | RWS      | 0     | Read wait interrupt did not occur.   |
|      |          | 1     | Read wait interrupt occurred. Read wait operation starts and read wait interrupt is enabled (RWSEN = 1 in SDIOIEN).        |
| 0    | IOINT    | 0     | SDIO card interrupt did not occur.   |
|      |          | 1     | SDIO card interrupt occurred. SDIO card interrupt is detected and SDIO card interrupt is enabled (IOINTEN = 1 in SDIOIEN). |

## 4.22 MMC FIFO Control Register (MMCFIFOCTL)

The MMC FIFO control register (MMCFIFOCTL) is shown in Figure 42 and described in Table 29.

**Figure 42. MMC FIFO Control Register (MMCFIFOCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29. MMC FIFO Control Register (MMCFIFOCTL) Field Descriptions**

| Bit  | Field    | Value                       | Description  |
|------|----------|-----------------------------|--|
| 31-5 | Reserved | 0                           | Reserved   |
| 4-3  | ACCWD    | 0-3h<br>0<br>1h<br>2h<br>3h | Access width. Used by FIFO control to determine full/empty flag.<br>CPU/EDMA access width of 4 bytes.<br>CPU/EDMA access width of 3 bytes.<br>CPU/EDMA access width of 2 bytes.<br>CPU/EDMA access width of 1 byte.                          |
| 2    | FIFOLEV  | 0<br>1                      | FIFO level. Sets the threshold level that determines when the EDMA request and the FIFO threshold interrupt are triggered.<br>EDMA request every 256 bits (32 bytes) sent/received.<br>EDMA request every 512 bits (64 bytes) sent/received. |
| 1    | FIFODIR  | 0<br>1                      | FIFO direction. Determines if the FIFO is being written to or read from.<br>Read from FIFO.<br>Write to FIFO.  |
| 0    | FIFORST  | 0<br>1                      | FIFO reset. Resets the internal state of the FIFO.<br>FIFO reset is disabled.<br>FIFO reset is enabled.  |

## Appendix A Revision History

[Table 30](#) lists the changes made since the previous version of this document.

**Table 30. Document Revision History**

| <b>Reference</b>            | <b>Additions/Modifications/Deletions</b> |
|-----------------------------|--|
| <a href="#">Section 1.5</a> | Changed first and third bullets.         |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>             |  | <b>Applications</b>        |  |
|-----------------------------|--|----------------------------|--|
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             | Audio                      | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                                   |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     | Automotive                 | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| DLP® Products               | <a href="http://www.dlp.com">www.dlp.com</a>                       | Communications and Telecom | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         | Computers and Peripherals  | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           | Consumer Electronics       | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             | Energy                     | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     | Industrial                 | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     | Medical                    | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> | Security                   | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               | Space, Avionics & Defense  | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               | Video and Imaging          | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |
|                             |  | Wireless                   | <a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>                   |