

# TMS320C674x/OMAP-L1x Processor Serial ATA (SATA) Controller

## User's Guide



Literature Number: SPRUGJ8C

March 2011



<b>Preface</b> .....	<b>7</b>
<b>1 Introduction</b> .....	<b>9</b>
1.1 Purpose of the Peripheral .....	9
1.2 Features Supported .....	10
1.3 Features Not Supported .....	10
1.4 Functional Block Diagram .....	10
1.5 Terminology Used in this Document .....	11
1.6 Industry Standard(s) Compliance .....	12
<b>2 Architecture</b> .....	<b>13</b>
2.1 Clock Control .....	13
2.2 Signal Description .....	14
2.3 Pin Multiplexing .....	14
2.4 Interfacing to Single and Multiple Devices .....	14
2.5 DMA .....	15
2.6 Transport Layer .....	15
2.7 Link Layer .....	15
2.8 Phy .....	15
2.9 Reset .....	16
2.10 Initialization .....	16
2.11 Interrupt Support .....	17
2.12 EDMA Event Support .....	18
2.13 Power Management .....	18
<b>3 Use Cases</b> .....	<b>18</b>
3.1 General Utilities: Structures and Subroutines Sample Program Uses .....	19
3.2 Example on Initialization and Spinning Up Device .....	32
3.3 Example of DMA Write Transfer .....	34
3.4 Example of DMA Read Transfer .....	35
<b>4 Registers</b> .....	<b>36</b>
4.1 HBA Capabilities Register (CAP) .....	38
4.2 Global HBA Control Register (GHC) .....	39
4.3 Interrupt Status Register (IS) .....	40
4.4 Ports Implemented Register (PI) .....	41
4.5 AHCI Version Register (VS) .....	41
4.6 Command Completion Coalescing Control Register (CCC_CTL) .....	42
4.7 Command Completion Coalescing Ports Register (CCC_PORTS) .....	43
4.8 BIST Active FIS Register (BISTAFR) .....	44
4.9 BIST Control Register (BISTCR) .....	45
4.10 BIST FIS Count Register (BISTFCTR) .....	47
4.11 BIST Status Register (BISTSR) .....	47
4.12 BIST DWORD Error Count Register (BISTDECR) .....	48
4.13 BIST DWORD Error Count Register (TIMER1MS) .....	48
4.14 Global Parameter 1 Register (GPARAM1R) .....	49
4.15 Global Parameter 2 Register (GPARAM2R) .....	50

4.16	Port Parameter Register (PPARAMR) .....	51
4.17	Test Register (TESTR) .....	52
4.18	Version Register (VERSIONR) .....	53
4.19	ID Register (IDR) .....	53
4.20	Port Command List Base Address Register (POCLB) .....	54
4.21	Port FIS Base Address Register (POFB) .....	54
4.22	Port Interrupt Status Register (POIS) .....	55
4.23	Port Interrupt Enable Register (POIE) .....	57
4.24	Port Command Register (POCMD) .....	58
4.25	Port Task File Data Register (POTFD) .....	61
4.26	Port Signature Register (POSIG) .....	61
4.27	Port Serial ATA Status (SStatus) Register (POSSTS) .....	62
4.28	Port Serial ATA Control (SControl) Register (POSCTL) .....	63
4.29	Port Serial ATA Error (SError) Register (POSERR) .....	64
4.30	Port Serial ATA Active (SActive) Register (POSACT) .....	66
4.31	Port Command Issue Register (POCI) .....	66
4.32	Port Serial ATA Notification Register (POSNTF) .....	67
4.33	Port DMA Control Register (PODMACR) .....	68
4.34	Port PHY Control Register (POPHYCR) .....	70
4.35	Port PHY Status Register (POPHYSR) .....	74
<b>Appendix A Revision History .....</b>		<b>75</b>

## List of Figures

1	SATA Subsystem Functional Block Diagram .....	10
2	SATA Core Block Diagram .....	11
3	HBA Capabilities Register (CAP).....	38
4	Global HBA Control Register (GHC).....	39
5	Interrupt Status Register (IS) .....	40
6	Ports Implemented Register (PI) .....	41
7	AHCI Version Register (VS) .....	41
8	Command Completion Coalescing Control Register (CCC_CTL).....	42
9	Command Completion Coalescing Ports Register (CCC_PORTS).....	43
10	BIST Active FIS Register (BISTAFR) .....	44
11	BIST Control Register (BISTCR) .....	45
12	BIST FIS Count Register (BISTFCTR) .....	47
13	BIST Status Register (BISTSR) .....	47
14	BIST DWORD Error Count Register (BISTDECR).....	48
15	BIST DWORD Error Count Register (TIMER1MS) .....	48
16	Global Parameter 1 Register (GPARAM1R).....	49
17	Global Parameter 2 Register (GPARAM2R).....	50
18	Port Parameter Register (PPARAMR).....	51
19	Test Register (TESTR) .....	52
20	Version Register (VERSIONR) .....	53
21	ID Register (IDR) .....	53
22	Port Command List Base Address Register (POCLB) .....	54
23	Port FIS Base Address Register (POFB) .....	54
24	Port Interrupt Status Register (POIS) .....	55
25	Port Interrupt Enable Register (POIE).....	57
26	Port Command Register (POCMD).....	58
27	Port Task File Data Register (P0TFD).....	61
28	Port Signature Register (POSIG) .....	61
29	Port Serial ATA Status Register (POSSTS) .....	62
30	Port Serial ATA Control Register (POSCTL) .....	63
31	Port Serial ATA Error Register (POSERR) .....	64
32	Port Serial ATA Active Register (POSACT) .....	66
33	Port Serial ATA Active (SActive) Register (POSACT) .....	66
34	Port Serial ATA Notification Register (POSNTF).....	67
35	Port DMA Control Register (PODMACR) .....	68
36	Port PHY Control Register (POPHYCR) .....	70
37	Port PHY Status Register (POPHYSR) .....	74

## List of Tables

1	MPY Bit Field of P0PHYCR .....	13
2	Signal Descriptions .....	14
3	SATASS Memory Summary .....	36
4	SATA Controller Registers .....	37
5	HBA Capabilities Register (CAP) Field Descriptions .....	38
6	Global HBA Control Register (GHC) Field Descriptions.....	39
7	Interrupt Status Register (IS) Field Descriptions .....	40
8	Ports Implemented Register (PI) Field Descriptions .....	41
9	AHCI Version Register (VS) Field Descriptions .....	41
10	Command Completion Coalescing Control Register (CCC_CTL) Field Descriptions .....	42
11	Command Completion Coalescing Ports Register (CCC_PORTS) Field Description .....	43
12	BIST Active FIS Register (BISTAFR) Field Descriptions.....	44
13	BIST Control Register (BISTCR) Field Descriptions.....	45
14	BIST FIS Count Register (BISTFCTR) Field Description .....	47
15	BIST Status Register (BISTSR) Field Description .....	47
16	BIST DWORD Error Count Register (BISTDECR) Field Description .....	48
17	BIST DWORD Error Count Register (TIMER1MS) Field Description .....	48
18	Global Parameter 1 Register (GPARAM1R) Field Descriptions.....	49
19	Global Parameter 2 Register (GPARAM2R) Field Descriptions.....	50
20	Port Parameter Register (PPARAMR) Field Descriptions .....	51
21	Test Register (TESTR) Field Descriptions .....	52
22	Version Register (VERSIONR) Field Description .....	53
23	ID Register (IDR) Field Description .....	53
24	Port Command List Base Address Register (P0CLB) Field Description .....	54
25	Port FIS Base Address Register (P0FB) Field Description .....	54
26	Port Interrupt Status Register (P0IS) Field Descriptions .....	55
27	Port Interrupt Enable Register (P0IE) Field Descriptions .....	57
28	Port Command Register (P0CMD) Field Descriptions.....	58
29	Port Task File Data Register (P0TFD) Field Descriptions .....	61
30	Port Signature Register (P0SIG) Field Description .....	61
31	Port Serial ATA Status Register (P0SSTS) Field Descriptions.....	62
32	Port Serial ATA Control Register (P0SCTL) Field Descriptions.....	63
33	Port Serial ATA Error Register (P0SERR) Field Descriptions .....	64
34	Port Serial ATA Active Register (P0SACT) Field Description .....	66
35	Port Serial ATA Active (SActive) Register (P0SACT) Field Description .....	66
36	Port Serial ATA Notification Register (POSNTF) Field Description.....	67
37	Port DMA Control Register (P0DMACR) Field Description .....	68
38	Port PHY Control Register (P0PHYCR) Field Descriptions.....	70
39	Port PHY Status Register (P0PHYSR) Field Description .....	74
40	Document Revision History .....	75

## Read This First

---

---

---

### About This Manual

This document describes the serial ATA (SATA) controller. The SATA controller is the successor of the parallel ATA/ATAPI controller that has served as the choice of the communication medium between a portable computer (PC) and a hard-disk drive for several decades.

### Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h.
- Registers in this document are shown in figures and described in tables.
  - Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
  - Reserved bits in a register figure designate a bit that is used for future device expansion.

### Related Documentation From Texas Instruments

The following documents describe the TMS320C674x Digital Signal Processors (DSPs) and OMAP-L1x Applications Processors. Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com). *Tip:* Enter the literature number in the search box provided at [www.ti.com](http://www.ti.com).

The current documentation that describes the DSP, related peripherals, and other technical collateral, is available in the C6000 DSP product folder at: [www.ti.com/c6000](http://www.ti.com/c6000).

**[SPRUGM5](#)** — ***TMS320C6742 DSP System Reference Guide***. Describes the C6742 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, and system configuration module.

**[SPRUGM6](#)** — ***TMS320C6746 DSP System Reference Guide***. Describes the C6746 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, and system configuration module.

**[SPRUGJ7](#)** — ***TMS320C6748 DSP System Reference Guide***. Describes the C6748 DSP subsystem, system memory, device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, and system configuration module.

**[SPRUGM7](#)** — ***OMAP-L138 Applications Processor System Reference Guide***. Describes the System-on-Chip (SoC) including the ARM subsystem, DSP subsystem, system memory, device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.

**[SPRUFK9](#)** — ***TMS320C674x/OMAP-L1x Processor Peripherals Overview Reference Guide***. Provides an overview and briefly describes the peripherals available on the TMS320C674x Digital Signal Processors (DSPs) and OMAP-L1x Applications Processors.

**[SPRUFK5](#)** — ***TMS320C674x DSP Megamodule Reference Guide***. Describes the TMS320C674x digital signal processor (DSP) megamodule. Included is a discussion on the internal direct memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidth management, and the memory and cache.

**[SPRUFEB8](#)** — ***TMS320C674x DSP CPU and Instruction Set Reference Guide***. Describes the CPU architecture, pipeline, instruction set, and interrupts for the TMS320C674x digital signal processors (DSPs). The C674x DSP is an enhancement of the C64x+ and C67x+ DSPs with added functionality and an expanded instruction set.

**[SPRUG82](#)** — ***TMS320C674x DSP Cache User's Guide***. Explains the fundamentals of memory caches and describes how the two-level cache-based internal memory architecture in the TMS320C674x digital signal processor (DSP) can be efficiently used in DSP applications. Shows how to maintain coherence with external memory, how to use DMA to reduce memory latencies, and how to optimize your code to improve cache efficiency. The internal memory architecture in the C674x DSP is organized in a two-level hierarchy consisting of a dedicated program cache (L1P) and a dedicated data cache (L1D) on the first level. Accesses by the CPU to these first level caches can complete without CPU pipeline stalls. If the data requested by the CPU is not contained in cache, it is fetched from the next lower memory level, L2 or external memory.



## **Serial ATA (SATA) Controller**

---

---

---

### **1 Introduction**

During these times, the parallel ATA (PATA) interface has gone through changes to sustain the demands of the newly emerging applications needs. However, the PATA controller reached a point where it required major changes to satisfy the upcoming applications requirements and this led to its successor, the birth of the SATA controller. This device has a built-in SATA controller with a single HBA port operating in Advanced Host Controller Interface (AHCI) mode and is used to interface to data storage devices at both 1.5 Gbits/second and 3.0 Gbits/second line speeds. AHCI describes a system memory structure that contains a generic area for control and status, and a table of entries describing a command list where each command list entry contains information necessary to program an SATA device, and a pointer to a descriptor table for transferring data between system memory and the device.

#### **1.1 Purpose of the Peripheral**

The SATA controller addresses the drawback of the PATA interface architecture, throughput, and protocol perspectives. PATA required 40/80 wire parallel cable with a length requirement not exceeding 18 inches. With the current hardware design, PATAs maximum transfer rate saturated to a 133 Mbytes/second of transfer. In addition to newly added features, like Hot swapping and native command queuing, the SATA controller abandoned the parallel physical interface and transitioned to a serial format using two differential pairs supporting up to 3 Mbits/second transfer rate, translating to a 300 Mbytes/second raw throughput.

With the intent on handling the previous and current role of the PATA controller and addressing the future needs, the SATA controller is architected with the option of operating in a Legacy mode, a mode that behaves similar to the PATA controller from the protocol/driver perspective, and a new AHCI mode that is different from the Legacy mode allowing it to overcome the drawbacks of PATA as well as extending PATAs capabilities. The SATA controller that is supported by this device supports AHCI mode of operation only. AHCI is a PCI class device that acts as a data movement engine between system memory and serial ATA devices. However, the AHCI controller on this device is integrated within the core chipset, a common attribute for embedded devices. The AHCI controller supported has no support for Legacy mode of operation.

Communication between a device and software moves from the task file via byte-wide accesses to a command FIS located in system memory that is fetched by the HBA. This reduces command setup time significantly, allowing for many more devices to be added to a single host controller. Software no longer communicates directly to a device via the task file. In other words, all data transfers between the device and system memory occur through the HBA acting as a bus master to system memory. Whether the transaction is of a DMA type or a PIO type (the use of the PIO command type is strongly discouraged and all transfers should be performed using DMA unless otherwise that a transaction is only performed via PIO command), the HBA fetches and stores data to memory, offloading the CPU. There is no accessible data port. Software written for AHCI is not allowed to utilize any of the legacy mechanisms to program devices.

The SATA controller uses a less massive thinner flexible cable that can be up to 3 feet (1 meter) in length allowing for easier routing and better air ventilation inside a case. Its power budget is significantly reduced to 250 mV compared to the required 5V power of PATA.

Like its predecessor, the SATA controller is most commonly used by PCs and portable devices to interface a host processor with data storage or CD/audio devices. It also has the support for hot swapping capability. It also supports the use of a Port Multiplier to increase the number of devices that can be attached to the single HBA port.

## 1.2 Features Supported

The main features of the SATA controller are:

- Synopsis DWH Serial ATA 1.5 Gbps and 3 Gbps speeds core
- Support for the AHCI controller spec 1.1
- Integrated TI SERDES PHY
- Integrated Rx and Tx data buffers
- Supports all SATA power management features
- Internal DMA engine per port
- Hardware-assisted native command queuing (NCQ) for up to 32 entries
- 32-bit addressing
- Supports port multiplier with command-based switching
- Activity LED support
- Mechanical presence switch
- Cold presence detect

## 1.3 Features Not Supported

Features not supported in this SATA controller are:

- Legacy mode of operation
- Master/slave type of configuration
- Far-end analog loopback
- Message signaled interrupts
- 64-bit addressing

## 1.4 Functional Block Diagram

The SATA subsystem (SATASS) is a fully contained serial ATA host with built-in DMA. It uses the AHCI standard for communication with a SATA device. It has no support for the Legacy mode of operation.

[Figure 1](#) shows a high-level block diagram of the SATA subsystem (core and the integrated TI PHY).

[Figure 2](#) shows a high-level block diagram of the SATA core.

**Figure 1. SATA Subsystem Functional Block Diagram**





Figure 2. SATA Core Block Diagram



### 1.5 Terminology Used in this Document

The following is a brief explanation of some terms used in this document:

Term	Meaning
AHCI	Advanced host controller Interface (necessary for implementing newly supported features like native command queuing). Freon device supports only this mode of operation, i.e., has no support for Legacy mode. It also reduces CPU/Software overhead when moving data in and out of the system memory. Note that system software is responsible to ensure that queued and non-queued commands are not mixed in the command list.
ATA/ATAPI	AT attachment/ATA packet interface
CF	Compact Flash
device	External SATA or ATAPI device attached to the SATA controller
DMA	DMA within the ATA controller, not the processor EDMA system
DWORD	DWORD is 32 bits of data.
command list	A memory buffer for as much as 32 commands. Each command is entered in a command slot. This is a required feature when supporting command queuing.
command slot	A subset of the command list. It is the memory buffer for a single command. A total of 32 command slots exist.
D2H	Device to HBA. Mostly used to indicate the direction of the transmission of FIS that is from device to the HBA (host).
FIS	Frame Information Structure. A frame is made of a data payload with computed CRC and a start and end primitives.
H2D	HBA to device. Mostly used to indicate the direction of the transmission of FIS that is from HBA (host) to device.
HBA	Host bus adapter. It is the SATA controller that implements the AHCI specification to communicate between system memory and Serial ATA devices.
Legacy mode	This mode of operation makes the user access (application software or driver) to view the SATA controller in a similar fashion as a PATA controller. This device does not support this mode of operation but AHCI mode of operation.
OOB	Out of band. OOB signaling is used for during device detection and when recovering from power states.

<b>Term</b>	<b>Meaning</b>
PORT	Refers to HBA port mainly, within this document. However, the PORT is also be used to refer to a port of a PORT Multiplier.
PRD	Physical region descriptor. A PRD table is a data structure used by DMA engines that comply with the ATA/ATAPI Host Adapters standard. The PRD describes memory regions to be used as the source or destination of data during DMA transfers. A PRD table is often referred to as a scatter/gather list.
PM	Port Multiplier. A Port Multiplier allows extending an HBA port connection capability to connect to multiple SATA devices, a maximum of 15 devices. Note that the operating bandwidth is shared amongst all the Devices when using this type of configuration
SATA controller	Serial ATA controller, also HBA.
System memory	The memory that is external from the SATA controller but is a memory that is accessible by the built in SATA controller DMA or the CPU.

### **1.6 Industry Standard(s) Compliance**

This module is compliant with the SATA revision 2.6 Gold standard and the AHCI revision 1.1 specifications.

## 2 Architecture

This section discusses the architecture of the Serial ATA Controller. The Serial ATA Controller supports Advanced Host Controller Interface (AHCI) operation only. It does not support the Legacy mode of operation. Since the controller complies with the AHCI standard (version 1.1) the details of its operation is detailed within the AHCI version 1.1 specification. See the specification for the general behavior of the SATA Core operation. The SATA Controller supported within the Freon device has a single HBA port.

### 2.1 Clock Control

The SATA controller uses two internal clocks (SYSCLK2 and SYSCLK4) and one external differential clock (REFCLKP/N) for its operation. SATA controller access to CPU and its resources is implemented through, SYSCLK2 (PLL0 output frequency divided by 2). SYCLK2 to the SATA controller is gated by the PSC and is required to be enabled prior to accessing the SATA controller. SYCLK4 (PLL0 output frequency divided by 4), is the keep alive clock and is always ON.

A high quality low jitter external differential clock is required as a source clock input for the PHY and the frequency of the input clock should be between 75MHz and 375 MHz (depending upon the supported multiplier used). Maximum Jitter should not exceed 50ps pk-pk. Duty cycle must be between 40 and 60%. Nominal Rise/fall time should be 700 ps.

This input frequency requirement is dependent upon the supported PHY PLL multiplier value. The MPY field of the port PHY control register (P0PHYCR) is programmed with the PLL multiplier value based on the input frequency clock. Note that the PHY PLL output frequency should be exactly 1.5GHz (for both 3 and 1.5 Gbits/Sec line rate) and its accuracy is very important to the operation of the SATA controller.

[Table 1](#) shows the MPY bit field of P0PHYCR for supported PHY PLL multiplier values.

**Table 1. MPY Bit Field of P0PHYCR**

MPY Bit Field Value	Effect
0	Reserved
1h	5x
2h	6x
3h	Reserved
4h	8x
5h	10x
6h	12x
7h	12.5x
8h	15x
9h	20x
Ah	25x
Bh-Fh	Reserved

## 2.2 Signal Description

This device has bonded the Data lines (two sets of differential data lines) along the pins necessary for detecting device insertion, power supply needs and powering a device. The power pins necessary to power up a cold SATA device should be handled external to the device, on the board along the signal path connector.

**Table 2. Signal Descriptions**

Terminal Name	Type	Description
SATA_RXP	Input	SATA receive data (positive)
SATA_RXN	Input	SATA receive data (negative)
SATA_TXP	Output	SATA transmit data (positive)
SATA_TXN	Output	SATA transmit data (negative)
SATA_REFCLKP	Input	SATA PHY reference clock (positive)
SATA_REFCLKN	Input	SATA PHY reference clock (negative)
SATA_MP_SWITCH	Input	SATA mechanical presence switch input
SATA_CP_DET	Input	SATA cold presence detect input
SATA_CP_POD	Output	SATA cold presence power-on output
SATA_LED	Output	SATA LED control output
SATA_REG	Output	SATA PHY PLL regulator output. Requires an external 0.1 $\mu$ F filter capacitor.
SATA_VDDR	Power	SATA PHY 1.8V internal regulator supply
SATA_VDD	Power	SATA PHY 1.2V logic supply
SATA_VSS	Ground	SATA PHY ground reference

## 2.3 Pin Multiplexing

Extensive pin multiplexing is used to accommodate the largest number of peripheral functions in the smallest possible package. Pin multiplexing is controlled using a combination of hardware configuration at device reset and software programmable register settings. Refer to the device-specific data manual to determine how pin multiplexing affects the SATA.

## 2.4 Interfacing to Single and Multiple Devices

The SATA Controller supports a single HBA port. This HBA port can be used to interface directly to a single SATA device or to multiple SATA devices via a Port Multiplier. Note that on a multiple target setup, the available bandwidth will be shared amongst all the attached devices.

Note that Port Multipliers and Power Supplies for external SATA devices, when needed, should be furnished external to the device. However, the appropriate signals for controlling power and device detection are bonded and can be controlled via software.

### 2.4.1 Interfacing to a Single Device

If you need to interface directly to a single device, there is no need of populating a Port Multiplier. The software needs to ensure that the PMP field within the Command Header and the PM\_PORT field of the FIS be cleared at all times.

If the external SATA device is not Self Powered, it is the responsibility of the System Designer to populate and furnish the right power supply needed. Consult the SATA specification for details.

### 2.4.2 Interfacing to Multiple Devices

Interfacing to multiple devices is similar to interfacing with a single device, except the existence of a Port Multiplier on the setup. The couple of additional tasks from the software perspective is that the requirement for the software to detect and configure the Port Multiplier prior and then after when accessing individual SATA devices, the software is required to populate the PMP field of the Command Headers and PM\_PORT field of the FISes with the Port Multiplier Port value.

## 2.5 DMA

The HBA port contains two DMA engines: one to fetch commands from the command list and one to move FISes in and out of system memory.

The DMA used to move FISes in and out of system memory has a port DMA control register (PODMACR) to control the burst transfer. This DMA is used to transfer all information between system memory and the attached SATA device, as well as configuration and status FISes.

You can program the maximum burst size that is issued on the system bus independently for both reads and writes. The DMA issues transactions this size or smaller (in DWORD increments). This is used to optimize burst size for overall system throughput efficiency. See [Section 4.33](#) for details on valid values. Note that programming a burst size of greater than a transaction size, while not invalid, is meaningless because the DMA maximizes out at transaction size.

You can also program the transaction size for both receive and transmit (see [Section 4.33](#)). The transaction size is the minimum amount of data that the DMA works on. For example, if there is a FIS coming from the device to the host, the DMA does not begin transferring data into system memory until there is at least `rx_transaction_size` (RXTS) data in the receive FIFO. During transmit, the DMA reads data from system memory in `tx_transaction_size` (TXTS) increments to put into the transmit FIFO. Note that transactions may be broken up into multiple bursts based on burst size, crossing of a 1K boundary, or end-of-frame.

## 2.6 Transport Layer

The transport layer handles all of the transport layer functions of the SATA protocol. During reception, it receives a FIS from the Link layer via the Rx FIFO, decodes the type, and routes it to the proper location via the port DMA. During transmission, it transfers a FIS constructed by the port DMA to the link layer via the Tx FIFO. It also passes link layer errors and checks for transport layer errors to pass up to the system.

The transport layer also contains the Tx and Rx FIFOs. These FIFOs are used as asynchronous data buffers between the serial domain and the bus clock domain. The size of these FIFOs affects the subsystems ability to buffer data before flow control must be asserted. It also affects the maximum programmable transaction and burst sizes that can be programmed into the port DMA. The Tx FIFO size is 32 DWORDS (124 bytes) deep and the Rx FIFO size is 64 DWORDS (256 bytes) deep.

## 2.7 Link Layer

The link layer maintains the link and supports all SATA link layer functionality including:

- Out-of-band (OOB) transmit signaling
- Frame negotiation and arbitration
- Envelope framing/de-framing
- CRC calculation (receive and transmit)
- 8b/10b encoding/decoding
- Flow control
- Frame acknowledgment and status
- Data width conversion
- Data scrambling/descrambling
- Primitive transmission
- Primitive detection and dropping
- Power management

## 2.8 Phy

The SATASS includes an integrated TI SERDES macro as a phy. The phy handles all of the serialization/de-serialization, symbol alignment, and Rx OOB signal detection. There is some logic between the Synopsis core and the SERDES for control and configuration.

## 2.9 Reset

SATA peripheral reset is handled using the power and sleep controller (PSC). For detailed information on power management procedures using the PSC, see your device-specific *System Reference Guide*. Other types of resets supported by the SATA controller are part of the AHCI specification is discussed within the AHCI specification 1.1. See the standard specification for the details on HBA reset, port rest and software reset.

## 2.10 Initialization

Proper initialization of the HBA is required after power-up to ensure proper operation of the SATA controller peripheral. The initialization process starts by performing a write to one-time write-only registers, this is documented as firmware initialization within the AHCI specification, where the values written depends on the features that the applications supports followed by software initialization. This part of the initialization is similar to what a PC BIOS does and allows you to enable/disable some features by software.

The software can then continue with a normal initialization that is required by the software and the details and sequence of initialization done here is also documented within the AHCI specification. In general, all resources that are required by the AHCI controller, PHY initialization, structures and memories for Command Slots, FIS, and Data Memories are configured and the FIS DMAs is enabled. The software will then spin-up the device and ensure that a proper Device Detection and Speed Negotiation has completed prior to enabling the Command DMA.

Note that DMA Configuration/Initialization should take place after Device Detection and Speed Negotiation. If done earlier, the default value is used (this is the recommended setting) since RESET removes the initialized value. The only time it is advisable to change the DMA Configuration is if you need to prioritize System Resource access. It also requires that the Command DMA is not running (P0CMD.ST = 0) when modifying the value of the DMA Configuration fields.

### 2.10.1 Initialization (Firmware and Software)

Software reads the HBA capabilities register (CAP), ports implemented register (PI), AHCI version register (VS), global parameter 1 register (GPARAM1R), global parameter 2 register (GPARAM2R), and the port parameter register (PPARAMR) to obtain information about the subsystems capabilities. The software should then take the following steps to configure each port for operation:

1. Do all firmware capability writes.
2. Setup all appropriate structures in memory as per the AHCI specification.
3. Configure the PHY using the port PHY control register (P0PHYCR):
  - (a) Set the MPY bit field for the PLL multiply factor.
  - (b) Set LOS = 1 (enable loss of signal detection)
  - (c) Set ENPLL = 1 (enable the PLL)
4. Set the port command list base address register (P0CLB).
5. Set the port FIS base address register (P0FB).
6. Set appropriate bits in the port command register (P0CMD).
7. Program the port serial ATA control register (P0SCTL).
8. Wait for Device Detection and Speed Negotiation to end.
9. Program the port DMA control register (P0DMACR).
10. Enable the appropriate interrupts.
11. Enable FIS reception in P0CMD.
12. Spin-up the device(s), if necessary.



### 2.10.2 Issuing a Command

Once the host and device are configured, perform the following steps to issue a command:

1. Create the appropriate FIS in system memory.
2. Create the PRD.
3. Queue the command to the command queue list (location specified by the port command list base address register (POCLB)).

For detailed information, see the AHCI Specification Version 1.1.

## 2.11 Interrupt Support

The AHCI controller supports both standard interrupt sourcing, where interrupts are generated when enabled events occur, or a different type method of generating interrupts that minimize interrupt loading by either generating interrupts in a batch or periodically.

The interrupt handling method where interrupt loading issue is a factor is handled using Command Completion Coalescing method.

### 2.11.1 Command Completion Coalescing

Command Completion Coalescing (CCC) is a feature designed to reduce the interrupt and command completion overhead in a heavily loaded system. The feature enables the number of interrupts taken per completion to be reduced significantly, while ensuring a minimum quality of service for command completions. When software specified number of commands have completed or a software specified timeout has expired, an interrupt is generated by hardware to allow software to process completed commands. The command completion coalescing ports register (CCC\_PORTS) should be programmed with 1 to indicate that the single available port, Port0, is selected.

For a detailed explanation of the CCC initialization and usage, see the AHCI Specification 1.1 Section 11.6.

#### 2.11.1.1 CCC Interrupt Based on Timer Expiration

When CCC is enabled and the desired method to receive an interrupt is based on a timer elapse condition, then you need to communicate a resolution for a 1ms time by programming the BIST DWORD error count register (TIMER1MS) with the VBUS cycle count derived from the VBUS clock frequency sourced to the SATA controller. For a DSP clock frequency of 300 MHz, the VBUS Clock is 150 MHz and the 1ms cycle count is  $150 \text{ MHz}/1000 = 150000$ . This means that when the TV bit in the command completion coalescing control register (CCC\_CTL) is a non-zero value and the EN bit in CCC\_CTL is set to 1 (CCC is enabled), it will take 15 ms or  $15 \times 150000 = 2,250,000$  VBUS cycles for the timer to elapse and when it does, the CCC generates an interrupt. This happens periodically until disabled.

---

**NOTE:** Make sure the CC bit in the command completion coalescing control register (CCC\_CTL) is cleared to 0.

---

#### 2.11.1.2 CCC Interrupt Based on Completion Count

When CCC is enabled and the desired method to receive an interrupt is based on a completion count, that is, the CC bit in the command completion coalescing control register (CCC\_CTL) is programmed with a non-zero value and the CCC interrupt is enabled (EN bit in CCC\_CTL is set to 1), an interrupt is sourced from the SATA controller when the programmed desired number of interrupt is received.

---

**NOTE:** Make sure the TV bit in the command completion coalescing control register (CCC\_CTL) is cleared to 0.

---

### 2.11.2 Non CCC Interrupt Configuration

For a standard interrupt handling method where every event that is enabled generates an interrupt, is handled as follows. For more information, see the AHCI Specification.

After insuring that CCC is disabled, the EN bit in the command completion coalescing control register (CCC\_CTL) is 0, in order for the SATA Core to source interrupts, the interrupt should be enabled at both the global level (the IE bit in the global HBA control register (GHC) is 1) and at the port level by enabling the bit fields for the desired interrupt. An enable bit at a Port level that control interrupts dispatch to the processor interrupt handling resource. So long as the CPU interrupt handler is configured properly, the CPU receives the interrupt when the enabled event occurs.

### 2.12 EDMA Event Support

The SATA controller makes use of its own built-in DMA and has no need nor utilizes the processor EDMA.

### 2.13 Power Management

The SATA controller can be placed in reduced power modes to conserve power during periods of no use. The main power management of the peripheral is controlled by the processor power and sleep controller (PSC). The PSC acts as a master controller for power management of all of the peripherals on the processor. For detailed information on power management procedures using the PSC, see your device-specific *System Reference Guide*.

During times of the SATA peripheral use, the SATASS supports the industry standard power-down modes (both Partial and Slumber low-power modes) as provided within the SATA specification. These modes allow for power savings through powering down part of the SERDES PHY and the ability to gate off the clocks to the link layer. The Port Power Control Module is used to enter and exit these modes that may have the normal functional clocks gated off.

---

**NOTE:** When SATA communication is in the idle state, that is, when no disk activity takes place, the communication remains active with both the host and the device sending a logical sync primitive and scrambled data at the speed negotiated continuously. For power sensitive applications, the power consumed during the disk inactivity stage might be undesirable and it might be a desired task to place the communication interface into an electrical idle (Partial or Slumber) state until data transfer activity is needed in order to conserve power.

---

## 3 Use Cases

The following sections include some sample program snippets that can be used as a guide for software development. The example demonstrates one of the ways of creating the necessary structures; properly aligned system memory resources, initialization, as well as performing basic DMA Read/Write transfer using Couple of Command Slots.

[Section 3.1](#) contains examples in relations to System Memory resource allocations, Structures, and Subroutines used by the Initialization and Read/Write Transfer functions. The remaining sections include examples of basic Initialization, DMA Write transfer, and DMA Read transfer examples.

### 3.1 General Utilities: Structures and Subroutines Sample Program Uses

```

/* Allocating memory for Command List. The structure pointed to by this
   address range is 1K-bytes in length and must be 1K-byte aligned.
   Note that each command header occupies 32 bytes of memory and 32
   command headers require 1024 bytes of memory.
*/
#pragma DATA_SECTION(CmdLists, ".L3_BUF");
#pragma DATA_ALIGN(CmdLists, 1024);
CmdListHeader CmdLists[32]={0};

/* Indicates the 32-bit physical address of the command table, which
   contains
       the command FIS,
       ATAPI Command,
       andPRD table.
   This address must be aligned to a 128-bytes of memory,
*/
#pragma DATA_SECTION(CmdTable, ".L3_BUF");
#pragma DATA_ALIGN(CmdTable, 128);
CommandTable CmdTable[LISTLENGTH];

/* Indicates the 32-bit base physical address for received FISes. The
   structure pointed to by this address range is 256 bytes in length
   and must be 256-byte aligned.
*/
#pragma DATA_SECTION(RcvFis, ".L3_BUF");
#pragma DATA_ALIGN(RcvFis, 256);
ReceiveFis RcvFis;

#pragma DATA_SECTION(prdTableDataBuff, ".L3_BUF");
unsigned char prdTableDataBuff[LISTLENGTH][PRDLENGTH][DATABUFFERLEN];

#define NUMOFPORTS      (1) // Freon Supports A Single HBA Port. However it can support up to
                          // 16 additional Ports with the use of an external Port Multiplier.
                          // So keep this value to 1.
#define LISTLENGTH     (2) // Max Command Header Per Port is 32

#define WRITE_CMD_SLOT (0) // Value used here should be <= LISTLENGTH-1
#define READ_CMD_SLOT  (1) // Value used here should be <= LISTLENGTH-1

// WARNING. PRDLENGTH can not be greater than 8 for this program.
// See Note captured by the area when memory has been reserved for
// within sata_utilities.c for Command Table "CmdTable" for
// more information.
#if 1
#define _MAX_DATA_TRANSFER_ // Define this in project file when needed.
#endif

#ifndef _MAX_DATA_TRANSFER_ // 512 Bytes Data Size within 2 PRD Descriptors.
#define PRDLENGTH (2) // Max PRD Length is 65535 per port.
#define DATABUFFERLEN (256) // DMA Data Buffer Length
#else // Max Data Size Transfer 8K Bytes within 2 PRD Descriptors
#define PRDLENGTH (2) // Max PRD Length is 65535 per port.
#define DATABUFFERLEN (2*4096) // DMA Data Buffer Length
#endif

#if ((PRDLENGTH > 8) | (WRITE_CMD_SLOT > LISTLENGTH-1) | (READ_CMD_SLT > LISTLENGTH-1))
#error PRDLENGTH ENTRY ERROR - PROGRAM HARD CODED FOR MAX VALUE OF 8 - CMD SLOT ENTRY ERROR
#endif

#define DESIRED_SPEED (GEN1) // GOASFASTASDEVICE, GEN1, GEN2
#define DEVICE_LBA_ADDRESS (0x00000002) // Dev28bitLbaAddress = 28-Bit LBA Address
#define WAIT_500_MILLISECONDS (50) // This should be set to 500 once the ONE_MS_VALUE is
programmed correctly.
#define WAIT_1_MILLISECOND (1)
#define ONE_MS_VALUE (1) // Number of CPU Cycles needed to generate a millisecond
wait time.
#define DMA_BURST_LENGTH (0x9) // [0x0 - 0x9] Burst=2^(-1) i.e., 0x8=> 2^(9-
1)=256
#define DMA_TRANSACTION_SIZE (0xA) // [0x0 - 0xA] TransSize=2^n i.e., 0xA=> 2^10=1024

```

```

////////////////////////////////////
// Maximum of 32 commands slots per port exist where each command occupies 8 DWs (64 Bytes).
// The structure 'CmdListHeader' defines a single command header definition.
// The start of the first Command List &CmdListHeader[0] needs to be programmed onto P0CLB.
//
// Command List Base Address should be 1K Byte Aligned.

typedef struct {
    Uint32 CmdLen:5;    //bits[4:0]
    Uint32 Atapi:1;    //bit[5]
    Uint32 Write:1;    //bit[6]
    Uint32 Prefetch:1; //bit[7]
    Uint32 Reset:1;    //bit[8]
    Uint32 Bist:1;     //bit[9]
    Uint32 Rok:1;      //bit[10]
    Uint32 Rsv:1;      //bit[11]
    Uint32 Pmp:4;      //bits[15:12]
    Uint32 Prdtl:16;   //bits[31:16]
}CmdListHeaderW0;

typedef struct {
    Uint32 PrdByteCnt; //bits[31:0]
}CmdListHeaderW1;

typedef struct {
    // Uint32 CmdTableAddLowRsv:7; //bit[6:0]
    // Uint32 CmdTableAddLow:25; //bits[31:7]
    Uint32 CmdTableAddLow; //bits[31:7]
}CmdListHeaderW2;

typedef struct {
    Uint32 CmdTableAddHigh; //bits[31:0]
}CmdListHeaderW3;

typedef struct {
    CmdListHeaderW0 DW0;
    CmdListHeaderW1 DW1;
    CmdListHeaderW2 DW2;
    CmdListHeaderW3 DW3;
    Uint32 DW4;
    Uint32 DW5;
    Uint32 DW6;
    Uint32 DW7;
} CmdListHeader;

typedef struct {
    Uint32 B0FisType:8; //bits[7:0]
    Uint32 BYTE1:8; //bits[15:8]
    Uint32 B2Cmd:8; //bits[23:16]
    Uint32 B3Feature:8; //bits[31:24]
}CmdFisWord0;

typedef struct {
    Uint32 B0LbaLow:8; //bits[7:0]
    Uint32 B1LbaMid:8; //bits[15:8]
    Uint32 B2LbaHigh:8; //bits[23:16]
    Uint32 B3Device:8; //bits[31:24]
}CmdFisWord1;

typedef struct {
    Uint32 B0LbaLowExp:8; //bits[7:0]
    Uint32 B1LbaMidExp:8; //bits[15:8]
    Uint32 B2LbaHighExp:8; //bits[23:16]
    Uint32 B3FeatureExp:8; //bits[31:24]
}CmdFisWord2;

typedef struct {
    Uint32 B0SecCnt:8; //bits[7:0]
    Uint32 B1SecCntExp:8; //bits[15:8]
}

```

```

        Uint32 B2Rsv:8;          //bits[23:16]
        Uint32 B3Control:8;     //bits[31:24]
    }CmdFisWord3;

typedef struct {
    Uint32 DWResv; //bits[31:0]
}CmdFisWord4;

typedef struct {
    CmdFisWord0 DW0;
    CmdFisWord1 DW1;
    CmdFisWord2 DW2;
    CmdFisWord3 DW3;
    CmdFisWord4 DW4;
    Uint32      DW5;
    Uint32      DW6;
    Uint32      DW7;
    Uint32      DW8;
    Uint32      DW9;
    Uint32      DW10;
    Uint32      DW11;
    Uint32      DW12;
    Uint32      DW13;
    Uint32      DW14;
    Uint32      DW15;
}CommandFIS;

//-----Command FIS end ATAPI Command -----

// ATAPI Command Data Structure
typedef struct {
    Uint32 ATAPI[4];
}Atapi;

//-----ATAPI Command end PRDT -----
// Physical Region Descriptor Table Data Structure
typedef struct {
    Uint32 DbalLow; //bits[31:0]
}DbalAddressLow;

typedef struct {
    Uint32 DbalHigh; //bits[31:0]
}DbalAddressHigh;

typedef struct {
    Uint32 DW2Reserved; //bits[31:0]
}PrdtRsv;

typedef struct {
    Uint32 DataBC:22; //bits[21:0]
}DataByteCnt;

typedef struct {
    DbalAddressLow DW0;
    DbalAddressHigh DW1;
    PrdtRsv DW2;
    DataByteCnt DW3;
}PRDT;
//-----PRDT end -----

//-----Command Table Data Structure -----
// Since Command Table has to be 128 bytes = 0x80 bytes aligned if supporting more
// than a single Command Header, then need to make sure that the Array you are
// creating for all associated Command Tables match the 128 bytes alignment.
// In order to do so, the number of PRD Table length you are allocating should be
// multiples of 8.
typedef struct {
    CommandFIS cfis;
    Atapi atapi;
    Uint32 Rsv[12];
    PRDT prdTable[16]; // Have forced this size to 8 in order to meet the minimum
                       // required size for Command Table.

```



```

typedef struct {
    PioSetupDW0 DW0;
    PioSetupDW1 DW1;
    PioSetupDW2 DW2;
    PioSetupDW3 DW3;
    PioSetupDW4 DW4;
}PIOSetupFis;

//-----PIO Setup FIS end D2H Reg FIS-----

typedef struct {
    Uint32 B0FisType:8;//bits[7:0]
    Uint32 BYTE1:8;      //bits[15:8]
    Uint32 B2Status:8;   //bits[23:16]
    Uint32 B3Error:8;//bits[31:24]
}D2HRegDW0;

typedef struct {
    Uint32 B0LbaLow:8; //bits[7:0]
    Uint32 B1LbaMid:8; //bits[15:8]
    Uint32 B2LbaHigh:8;//bits[23:16]
    Uint32 B3Device:8; //bits[31:24]
}D2HRegDW1;

typedef struct {
    Uint32 B0LbaLowExp:8; //bits[7:0]
    Uint32 B1LbaMidExp:8; //bits[15:8]
    Uint32 B2LbaHighExp:8;//bits[23:16]
    Uint32 B3Rsv:8;      //bits[31:24]
}D2HRegDW2;

typedef struct {
    Uint32 B0SecCnt:8;   //bits[7:0]
    Uint32 B1SecCntExp:8; //bits[15:8]
    Uint32 HW1Rsv:16;   //bits[31:16]
}D2HRegDW3;

typedef struct {
    Uint32 WORsv;      //bits[31:0]
}D2HRegDW4;

typedef struct {
    D2HRegDW0 DW0;
    D2HRegDW1 DW1;
    D2HRegDW2 DW2;
    D2HRegDW3 DW3;
    D2HRegDW4 DW4;
}D2HRegFis;

//-----D2H Reg FIS end Set Device Bits FIS--
// The Set Device Bit FIS definition does not contain the 2nd Word required
// for Native Command Queueing. This second word is the SACTIVE register and
// the AHCI takes care of updating SACTIVE register at its location.

typedef struct {
    Uint32 B0FisType:8;//bits[7:0]
    Uint32 BYTE1:8;      //bits[15:8]
    Uint32 B2Status:8; //bits[23:16]
    Uint32 B3Error:8; //bits[31:24]
}SetDevBitsDW0;

typedef struct {
    Uint32 W1Rsv;      //bits[31:0]
}SetDevBitsDW1;

typedef struct {
    SetDevBitsDW0 DW0;
    SetDevBitsDW1 DW1;
}SetDevBitsFis;

//-----Set Device Bits FIS end Unkonwn FIS-

```

```

typedef struct {
    Uint32 UserDefined; //bits[31:0]
}UnknownDWx;

typedef struct {
    UnknownDWx DW[16]; // 16 Words (Max 64 Bytes allowed)
}UnknownFis;

//-----Unkonw FIS end-----

//-----Receive Register FIS Structure-----

typedef struct {
    DMASetupFis   DSFIS;
    Uint32        Rsv1;
    PIOSetupFis   PSFIS;
    Uint32        Rsv2[3];
    D2HRegFis     RFIS;
    Uint32        Rsv3;
    SetDevBitsFis SDBFIS;
    UnknownFis    UFIS;
}ReceiveFis;

/

typedef struct {
    Uint8 cfisType;
    Uint8 cfisBytel;
    Uint8 cfisCmd;
    Uint8 cfisFeature;
    Uint8 cfisDwlSecNumLbaLow;
    Uint8 cfisDwlCylLowLbaMid;
    Uint8 cfisDwlCylHighLbahigh;
    Uint8 cfisDwlDev;
    Uint8 cfisDw2SecNumLbaLowExp;
    Uint8 cfisDw2CylLowLbaMidExp;
    Uint8 cfisDw2CylHighLbahighExp;
    Uint8 cfisDw2FeatureExp;
    Uint8 cfisDw3SecCnt;
    Uint8 cfisDw3SecCntExp;
    Uint8 cfisDw3Ctrl;
}cmdFis;

typedef struct {
    Uint8 dsfisType;
    Uint8 dsfisBytel;
    Uint32 dsfisDwlDmaBuffLow;
    Uint32 dsfisDw2DmaBuffHigh;
    Uint32 dsfisDw4DmaBuffOffset;
    Uint32 dsfisDw5DmaXferCnt;
}dsFis;

typedef struct {
    Uint8 psfisType;
    Uint8 psfisBytel;
    Uint8 psfisStatus;
    Uint8 psfisError;
    Uint8 psfisDwlSecNumLbaLow;
    Uint8 psfisDwlCylLowLbaMid;
    Uint8 psfisDwlCylHighLbahigh;
    Uint8 psfisDwlDev;
    Uint8 psfisDw3SecCnt;
    Uint8 psfisDw3Estatus;
    Uint16 psfisDw4XferCnt;
}piosFis;

typedef struct {
    Uint8 regfisType;
    Uint8 regfisBytel;

```



```

    Uint8 regfisStatus;
    Uint8 regfisError;
    Uint8 regfisDwlSecNumLbaLow;
    Uint8 regfisDwlCylLowLbaMid;
    Uint8 regfisDwlCylHighLbahigh;
    Uint8 regfisDwlDev;
    Uint8 regfisDw3SecCnt;
}regFis;

typedef struct {
    Uint8 sdbfisType;
    Uint8 sdbfisBytel;
    Uint8 sdbfisStatus;
    Uint8 sdbfisError;
}sdbFis;

typedef struct {
    Uint32 ufisWord[16];
}uFis;

typedef struct {
    Uint32 capSMPS:1;
    Uint32 capSSS:1;
    Uint32 piPi:2;
    Uint32 p0cmdCpd:1;
    Uint32 p0cmdEsp:1;
    Uint32 p0cmdMpsp:1;
    Uint32 p0cmdHpcp:1;
    Uint32 rsv:24;
}FirmwareCtrlFeatures;

void initMemory(Uint32 *startAddress, Uint32 length, Uint32 seedWord, Uint32 modifyVal) {
    Uint32 I;
    *startAddress++ = seedWord;
    for (I=0; i<length-1; I++) {
        seedWord += modifyVal;
        *startAddress++ = seedWord;
    }
}

void clearCmdList(void) {
    //clear Host to Device (Command FIS) Space
    initMemory((Uint32*)CmdLists, (LISTLENGTH*(sizeof(CmdListHeader)/4)), 0, 0);
}

void clearCmdTables(void) {
    Uint16 cmdSlot;
    for (cmdSlot=0; cmdSlot<LISTLENGTH; cmdSlot++) {
        //Clear Command FIS and ATAPIO Command Spaces for Command Header X; LISTLENGTH < X < 0
        initMemory((Uint32 *)&CmdTable[cmdSlot], (sizeof(CommandFIS)/4)+(sizeof(Atapi)/4), 0, 0);
        //Clear PRD Descriptor Locations for Command Header X; LISTLENGTH < X < 0
        initMemory((Uint32*)((Uint32)&CmdTable[cmdSlot]+0x80),
(sata_input_filePageSize*(sizeof(PRD)/4)*sata_input_prdLength), 0, 0);
    }
}

void clearRcvFis() {
    //clear Receive DMA Setup FIS Space.
    initMemory((Uint32*)&RcvFis, (sizeof(DMASetupFis)/4), 0, 0);
    //clear Receive PIO Setup FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x20), (sizeof(PIOSetupFis)/4), 0, 0);
    //clear Receive Device to Host (D2H) Register FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x40), (sizeof(D2HRegFis)/4), 0, 0);
    //clear Set Device Bits FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x58), (sizeof(SetDevBitsFis)/4), 0, 0);
    //clear Unknow FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x60), (sizeof(UnknownFis)/4), 0, 0);
}

void clearDmaBuffers(void) {
    //Clear PRD Data Buffer Memory

```

```

    initMemory((Uint32 *)prdTableDataBuff, (LISTLENGTH*PRDLENGTH*DATABUFFERLEN/4), 0, 0);
}

void performFirmwareInit(void) {
/* Firmware Initialization*/
// Make sure you perform a Single Write in one operation of all HwInit Fields
// initialization defined within a single register
sataRegs->CAP |= ((swCtrlFeatures.capSMPS << 28) |
                 (swCtrlFeatures.capSSS << 27)
                );
// Configure PI[31:0]
sataRegs->PI |= (swCtrlFeatures.piPi << 0);

// Configure POCMD[ESP,CPD,MPSP,HPCP=21,20,19,18]
sataRegs->POCMD |= ((swCtrlFeatures.p0cmdEsp << 21) |
                  (swCtrlFeatures.p0cmdCpd << 20) |
                  (swCtrlFeatures.p0cmdMpsp << 19) |
                  (swCtrlFeatures.p0cmdHpcp << 18)
                  );

/* Software Initialization*/
// Initialize PHY and DMA Parameters (Corresponding to Gen1/2i timing)
sataRegs->P0PHYCR = 0x80182048;

initBaseAddresses(); // Initialize Command List (P0CLB) and Receive FIS (P0FS)

// Configure Line Speed.
setSataSpeed(DESIRED_SPEED); //GOASFASTASDEVICE=0,GEN1=1,GEN2=2

enableRcvFis(); // Enable Receive DMA

// The below are general Semaphores/Flags used and want to make sure they are initialized.
// 28 Bit LBA Address of Device. 0xFFFFFFFF is used by test S/W to indicate that it is not
// initialized
Dev28bitLbaAddress = 0xFFFFFFFF; // S/W needs to initialize this variable prior to calling

//_INT_DRIVEN_TEST_ is defined within the Project File
#ifdef _INT_DRIVEN_TEST_
    intHandlingMethod = USE_INT_HANDLER;
#else
    intHandlingMethod = USE_POLLING;
#endif
}

char spinUpDeviceAndWaitForInitToComplete(void) {
// Make sure that the HBA is in a Listen Mode prior to Spinning Up Device
// Following Configuration is not allowed.
// [P0SCTL.DET, P0CMD.SUD] = [1,1] NOT Allowed.
if((sataRegs->P0SCTL & AHCI_PxSCTL_PxSSTS_DET) != 0)
    sataRegs->P0SCTL &= ~(0xf << AHCI_PxSCTL_PxSSTS_DET_SHIFT);

// Clear P0SERR.DIAG.X (RWC bit field) so that the P0TFD is updated by HBA.
sataRegs->P0SERR |= 0x04000000;

// Spin Up Device.
sataRegs->P0CMD |= (1 << AHCI_PxCMD_SUD_SHIFT);

// Wait for Device Detection or/and Speed Negotiation to take place and finish.
while ((sataRegs->P0SSTS & AHCI_PxSCTL_PxSSTS_DET) !=0x3);

// Device would send its status and and default Task file regs content (signature)
// when finished with Power Up: Look for Device ready status.
while ((sataRegs->P0TFD & AHCI_PxTFD_STS_BSY_DRQ_ERR) != 0);

// Make sure that the expected Device signature is received.
if (sataRegs->P0SIG != AHCI_P0SIG_SIG_ATA_DEV_GOOD_STAT) // LBAhigh:LBAmid:LBAlow:SECcnt
    return(1); // =0x00000101

return(0);
}

```

```

}

void initIntAndClearFlags(void) {
    // Make sure Interrupt is disabled (Disable at Port Level followed by Global Level).
    // Clear Interrupt at Port Level
    enableDisableInt(PORTint, DISABLE, 0xFFFFFFFF); // clearInt(int type, intState, specificField)
                                                    // int type=GLOBALint or PORTint
                                                    // intState=DISABLE or ENABLE
                                                    // specificField=bit field to Enable or Disable
                                                    // is used for the RWC feature for PORTint

    // Disable interrupt at Global Level
    enableDisableInt(GLOBALint, DISABLE, 0); // clearInt(intType, intState fields2clr)
                                            // int type=GLOBALint or PORTint
                                            // intState=DISABLE or ENABLE
                                            // fields2clr=dontcare for GLOBALint
                                            // is used for the RWC feature for PORTint

    // Need to clear interrupts at Port Level followed by Global Level.
    // Ensure all pending Port Error and Status are cleared.
    clearIntOrErrorDiag(ERRORFIELDS, sataRegs->P0SERR); // Clear P0SERR Register
    // Ensure all pending Port Interrupts and The Single Global Interrupt are cleared.
    clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS); // Clear P0IS and IS Regs
}

void invokeHBAReset() {
    // HBA Reset will not affect the following Registers settings of PxFB and PxCLB
    // regs and HwInit fields of Port Registers are not affected.
    // To Do: Check if the Global Registers are affected. Spec mentions not affected.

    // Note: COMRESET OOB will not be sent to attached Device because Freon supports
    // Staggered Spinup capability and P0CMD.SUD is cleared to Zero when HBA Reset
    // takes place. Software needs to invoke this if needed.

    // Most likely user want to ensure HBA comes up in its default operation state
    // or has hung and is unable to idle the port when needing to perform an HBA
    // reset. Regardless, there is no need to attempt to idle the HBA from
    // running
    sataRegs->GHC |= (1 << AHCI_GHC_HR_SHIFT);

    // Max Spec time is 1 Second for Reset to complete.
    while((sataRegs->GHC & AHCI_GHC_HR) != 0) {
        waitForXms(WAIT_500_MILLISECONDS);
        waitForXms(WAIT_500_MILLISECONDS);
    }
}

char placeHbaInIdle(void) {
    // To Place HBA In IDLE, need to make sure both DMAs (Cmd List and Rcv FIS) are not running.
    // Order of Disabling the DMA is important.

    // Ensure that the Cmd List DMA is not running
    // If is running, clear ST and wait for 500ms. Then Check CR.
    if (sataRegs->P0CMD & AHCI_PxCMD_ST) {
        sataRegs->P0CMD &= ~(1 << AHCI_PxCMD_ST_SHIFT);
        waitForXms(WAIT_500_MILLISECONDS);
    } // Wait another 500 Milliseconds for CR to clear. This is twice more than required.
    if (sataRegs->P0CMD & AHCI_PxCMD_CR)
        waitForXms(WAIT_500_MILLISECONDS);

    // If P0CMD.CR is still set, HBA probably has hung. No need to continue.
    // Need to perform HBA Reset.
    if (sataRegs->P0CMD & AHCI_PxCMD_CR)
        return(1);

    // Ensure that the Receive FIS DMA is running.
    // If is running, clear FRE and wait for 500ms. Then Check FR.
    if (sataRegs->P0CMD & AHCI_PxCMD_FRE) {
        sataRegs->P0CMD &= ~(1 << AHCI_PxCMD_FRE_SHIFT);
        waitForXms(WAIT_500_MILLISECONDS);
    } // Wait until FR is Cleared.
    while (sataRegs->P0CMD & AHCI_PxCMD_FR)
        waitForXms(WAIT_500_MILLISECONDS);
}

```

```

// If POCMD.FRE is still set, HBA probably has hung. No need to continue.
// Need to perform HBA Reset.
if (sataRegs->POCMD & AHCI_PxCMD_FRE)
    return(1);

return(0);
}

void associateSysMem2Hba(Uint16 cmdSlot) {
    associateCmdSlotWithCmdTable(cmdSlot);    // Assign Sys Mem allocated for Cmd Table to Cmd
List Slot
//associatePrdsWithCmdTable(cmdSlot);    // Assign PRD info to Cmd Table
    associatePrdsWithCmdTable(cmdSlot, sata_input_filePageSize);
}

void associateCmdSlotWithCmdTable(Uint16 cmdSlot) {
    CmdLists[cmdSlot].DW2.CmdTableAddLow=((unsigned int)&CmdTable[cmdSlot] & 0xFFFFF80);
    CmdLists[cmdSlot].DW3.CmdTableAddHigh=0x0;
}

void associatePrdsWithCmdTable(Uint16 cmdSlot, Uint16 fSize) {
    Uint16 fileSIZE, prdLength;
    for (fileSIZE=0; fileSIZE<fSize; fileSIZE++) {
        for (prdLength=0; prdLength<sata_input_prdLength; prdLength++) {
            // Command Header 0 PRD Descriptors 0 & 1 are Initialized.

CmdTable[cmdSlot].prdTable[(sata_input_prdLength*fileSIZE)+prdLength].DW0.DbaLow=(unsigned
int)&prdTableDataBuff[cmdSlot][prdLength];
            CmdTable[cmdSlot].prdTable[(sata_input_prdLength*fileSIZE)+prdLength].DW1.DbaHigh=0x0;

CmdTable[cmdSlot].prdTable[(sata_input_prdLength*fileSIZE)+prdLength].DW3.DataBC=sata_input_prd_da
taBuffLen-1;
        }
    }
}

void setSataSpeed(unsigned char iSpeed) {
    sataRegs->POSCTL |= (iSpeed << AHCI_PxSCTL_PxSSTS_SPD_SHIFT);
    waitForXms(5); // This might not be necessary: wait a bit
}

char setupCfisEntriesForDataRdWr(CmdListHeader *CmdListNum, dataXferDir readOrWrite, xferProtocol
xferType) {
    // *****
    //$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ **** Initializing the Command Header *****
    // Other part of the Command List Structure, with the exception of Word 0 for the
    // Command Slots[0] and [1] are already initialized when invoking sata_init_and_spin_up()
    // function via associateMem2HBA() function.
    // Configure Word 0 of Command List
    CmdListNum->DW0.CmdLen=5;    // This is the length of H2D FIS. This might need changing
    // based on the Command issued to Device. Need to Check.
    CmdListNum->DW0.Atapi=0;    // Command is destined to HDD Like Device.
    CmdListNum->DW0.Prefetch=1; // Doesn't hurt prefetching so do it.
    // WARNING: Do Not Prefetch if using:
    // => Command Queuing
    // => Port Multiplier
    CmdListNum->DW0.Reset=0;    // This is normally set to Zero unless a Soft Reset is required.
    CmdListNum->DW0.Bist=0;    // This is for entering test mode and should be cleared for
normal operation.
    CmdListNum->DW0.Rok=0;    // For Normal operation require to Clear this bit so POTFD and
POCI are modified by HBA as appropriate.
    // Rok should be set for S/W Reset Command.
    CmdListNum->DW0.Pmp=0x0;    // Used only if an external Port Multiplier is attached and
selects the Port of the Port Multiplier.
    //$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
    // The above DW0 fields usually would not change for Normal operation.

    if (readOrWrite == DATA_DIR_WR) // The Write setting here is based on the Data FIS direction.
        CmdListNum->DW0.Write=1;    // Write=1/0=>Write/Read;
    else if (readOrWrite == DATA_DIR_RD) // The Write setting here is based on the Data FIS
direction.
}

```

```

        CmdListNum->DW0.Write=0;    // Write=1/0=>Write/Read;
    else return(1);

//    CmdListNum->DW0.Prdtl=sata_input_prdLength;    // Need to update this when using DMA for
Data transfer.
    CmdListNum->DW0.Prdtl=sata_input_filePageSize*sata_input_prdLength;    // Need to update this
when using DMA for Data transfer.

// *****
//$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ **** Initializing the Command FIS (H2D FIS) *****

// Cmd FIS is made of a 20 Bytes size FIS.
// FIS Fieds are Initialized into the allotted data buffers.
// Strucutre type 'cmdFis' holds 8 of the 20 bytes of the FIS. These
// seven elements of the cfis are good enough for majority of command
// building tasks.
// If need to access other cfis members, need to access the cfis member
// directly. Example of how to access the FIS Type, cfis Byte0.
//    CmdTable[n].cfis.DW0.B0FisType=0x27;
// FIS Type is hard coded within buildCmdFis function and Reserved Locations
// are also cleared to Zeros, so no need of iniitalizing this bytes is necessary here.

// Make sure the Device 28 Bit LBA Address is initialize prior to calling this function.
if (Dev28bitLbaAddress == 0xFFFFFFFF)
    return(1);

    myCmdFis.cfisByte1                = CMDFIS_BYTE1_C_IS_CMD_UPDATE;    // Bit7 of Byte1 is set for
Command Wr and Cleared for Control Wr
//myCmdFis.cfisByte1                = CMDFIS_BYTE1_C_IS_CTRL_UPDATE; // Bit7 of Byte1 is Cleared
for Command Control Wr.

    if (readOrWrite == DATA_DIR_WR) {
        if (xferType == DMA_PROTOCOL) {
            myCmdFis.cfisCmd          = ATA_CMD_WRITE_DMA; // Uses 28-Bit Addressing.
            //myCmdFis.cfisCmd        = ATA_CMD_WRITE_DMA_EXT; // Uses 48-Bit Addressing.
        } else {
            myCmdFis.cfisCmd          = ATA_CMD_WRITE_SECTOR; // PIO Write Command: Uses 28-
Bit Addressing
        }
    }
    else {
        if (xferType == DMA_PROTOCOL) {
            myCmdFis.cfisCmd          = ATA_CMD_READ_DMA; // Uses 28-Bit Addressing.
            //myCmdFis.cfisCmd        = ATA_CMD_READ_DMA_EXT; // Uses 48-Bit Addressing.
        } else {
            if (PioCmd == ATA_CMD_IDENTIFY_DEVICE)
                myCmdFis.cfisCmd      = ATA_CMD_IDENTIFY_DEVICE; // PIO Read Command:
Uses 28-Bit Addressing.
            else
                myCmdFis.cfisCmd      = ATA_CMD_READ_SECTOR; // PIO Read Command: Uses
28-Bit Addressing.
        }
    }

    myCmdFis.cfisFeature              = 0x00;
    myCmdFis.cfisDw1SecNumLbaLow      = (UInt8) Dev28bitLbaAddress;
    myCmdFis.cfisDw1CylLowLbaMid     = (UInt8)(Dev28bitLbaAddress>>8);
    myCmdFis.cfisDw1CylHighLbahigh  = (UInt8)(Dev28bitLbaAddress>>16);
    myCmdFis.cfisDw1Dev              = ( DEVICE_REG_USE_LBA_ADDRESSING |
        (UInt8)(Dev28bitLbaAddress>>24)
    );
//    myCmdFis.cfisDw3SecCnt          = (sata_input_prdLength*sata_input_prd_dataBuffLen)/512;
    myCmdFis.cfisDw3SecCnt          =
(sata_input_filePageSize*sata_input_prd_dataBuffLen*sata_input_prdLength)/512;
    myCmdFis.cfisDw3Ctrl             = 0x00;

// The below require to be initialized at least once and can be ignored especially if
// not using 48-Bit Addressing. If use 48-Bit Addressing, then require constant
// maintenance prior to invoking a command.
    myCmdFis.cfisDw2SecNumLbaLowExp=0x00;
    myCmdFis.cfisDw2CylLowLbaMidExp=0x00;
    myCmdFis.cfisDw2CylHighLbahighExp=0x00;
    myCmdFis.cfisDw2FeatureExp=0x00;
    myCmdFis.cfisDw3SecCntExp=0x00;

```

```

    // Invalidate for future use.
    Dev28bitLbaAddress = 0xFFFFFFFF;

    return(0);
}

void buildCmdFis(CommandTable *CmdSlotNum) {
// +-----+-----+-----+-----+
// DW0| FEATURE | COMMAND | c r r r port |FISTYPE 27h|
// +-----+-----+-----+-----+
// DW1| DEVICE  | LBA HIGH | LBA MID   | LBA LOW  |
// +-----+-----+-----+-----+
// DW2| FETURESexp|LBAHIGHexp| LBAMIDexp | LBALOWexp |
// +-----+-----+-----+-----+
// DW3| CONTROL  | RESERVED | SEC CNTexp | SEC CNT  |
// +-----+-----+-----+-----+
// DW4| RESERVED | RESERVED | RESERVED  | RESERVED |
// +-----+-----+-----+-----+
    CmdSlotNum->cfis.DW0.B0FisType=0x27;
    CmdSlotNum->cfis.DW0.BYTE1=myCmdFis.cfisByte1;           //Make Sure the 'C' bit field
is correctly set or cleared.
    CmdSlotNum->cfis.DW0.B2Cmd=myCmdFis.cfisCmd;
    CmdSlotNum->cfis.DW0.B3Feature=myCmdFis.cfisFeature;

    CmdSlotNum->cfis.DW1.B0LbaLow=myCmdFis.cfisDw1SecNumLbaLow;
    CmdSlotNum->cfis.DW1.B1LbaMid=myCmdFis.cfisDw1CylLowLbaMid;
    CmdSlotNum->cfis.DW1.B2LbaHigh=myCmdFis.cfisDw1CylHighLbahigh;
    CmdSlotNum->cfis.DW1.B3Device=myCmdFis.cfisDw1Dev;      //Make Sure 48-Bit or 28-Bit
Addressing is indicated here.

    CmdSlotNum->cfis.DW2.B0LbaLowExp=myCmdFis.cfisDw2SecNumLbaLowExp;    //0x0;
    CmdSlotNum->cfis.DW2.B1LbaMidExp=myCmdFis.cfisDw2CylLowLbaMidExp;    //0x0;
    CmdSlotNum->cfis.DW2.B2LbaHighExp=myCmdFis.cfisDw2CylHighLbahighExp; //0x0;
    CmdSlotNum->cfis.DW2.B3FeatureExp=myCmdFis.cfisDw2FeatureExp;       //0x0;

    CmdSlotNum->cfis.DW3.B0SecCnt=myCmdFis.cfisDw3SecCnt;
    CmdSlotNum->cfis.DW3.B1SecCntExp=myCmdFis.cfisDw3SecCntExp;         //0x0;
    CmdSlotNum->cfis.DW3.B2Rsv=0x0;
    CmdSlotNum->cfis.DW3.B3Control=myCmdFis.cfisDw3Ctrl;

    CmdSlotNum->cfis.DW4.DWResv=0x0;
}

char startCmdListProcessing(void) {
// Make sure that a device is present and HBA has established communications.
while ((sataRegs->POSSTS & AHCI_PxSCTL_PxSSTS_DET) !=0x3);

// Clear POSERR.DIAG.X (RWC bit field) so that the P0TFD is updated by HBA.
// Make sure it is cleared.
sataRegs->POSERR |= 0x04000000;

// Make sure the Command List is not Running.

if (sataRegs->P0CMD & AHCI_PxCMD_CR)
    return(1);
// Task file regs and look for Device ready status.
while ((sataRegs->P0TFD & AHCI_PxTFD_STS_BSY_DRQ_ERR) != 0);

// Make sure the the Receive FIS DMA is running.
if ((sataRegs->P0CMD & (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE)) !=
    (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE))
    return(1);

// Enable the Cmd List DMA Engine.
sataRegs->P0CMD |= AHCI_PxCMD_ST;

// Wait here a bit until the Command List DMA Engine has started to run
while ((sataRegs->P0CMD & AHCI_PxCMD_CR) == 0)
    waitForXms(1);

return(0);
}

```

```

char submitCmd(Uint8 commandType, Uint8 commandSlot) {
    // Make sure both the Command List and Receive FIS DMAs are enabled and running prior to
    // submitting command
    Uint16 I;
    if ((sataRegs->P0CMD & (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE | AHCI_PxCMD_CR | AHCI_PxCMD_ST)) !=
        (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE | AHCI_PxCMD_CR | AHCI_PxCMD_ST))
        return(1);

    switch (commandType) {
        case NON_QUEUED_CMD:
            sataRegs->P0CI |= (0x1 << commandSlot);
            break;

        case QUEUED_CMD:
            sataRegs->POSACT |= (0x1 << commandSlot);
            sataRegs->P0CI |= (0x1 << commandSlot);
            break;

        default:
            break;
    }
    return(0);
}

void sata_intc_setup(void) {
    #if defined(__TMS470__)
        dvSetIsr(&sataIsr, CSL_INTC_SATAINT); // SATA INTC Interrupt Event # 67: See
        arm_int_index.h or Freon_ch_14_interrupt_????.pdf

    #elif defined(_TMS320C6X)
        CSL_IntcParam vectId;
        CSL_Status intStat;
        CSL_IntcContext intcContext;
        CSL_IntcEventHandlerRecord EventHandler[30];
        CSL_IntcGlobalEnableState state;
        CSL_IntcHandle hIntc;
        CSL_IntcObj myIntcObj;
        CSL_IntcEventHandlerRecord myIntcEventHandlerRecord;
        CSL_IntcEventId SATA_GEM_EVENT_ID = (CSL_IntcEventId)CSL_INTC_SATAINT; // GEM INTC
        Interrupt Event # 24: See gem_int_index.h or Freon_ch_14_interrupt_????.pdf
        CSL_IntcEventHandler SATA_ISR_ADDR = (CSL_IntcEventHandler)sataIsr;

        CSL_intcGlobalNmiEnable();

        // Enable Global Interrupts
        intStat = CSL_intcGlobalEnable(&state);

        vectId = CSL_INTC_VECTID_4; // CPU interrupt number
        // Intc Module Initialization
        intcContext.eventhandlerRecord = EventHandler;
        intcContext.numEvtEntries = 10; // used to allocate isr table entries
        CSL_intcInit(&intcContext);

        CSL_intcInterruptEnable(vectId);

        // Open a handle for the Event interrupt
        hIntc = CSL_intcOpen (&myIntcObj, SATA_GEM_EVENT_ID, &vectId, &intStat);
        myIntcEventHandlerRecord.handler = (CSL_IntcEventHandler)SATA_ISR_ADDR;
        myIntcEventHandlerRecord.arg = NULL;
        CSL_intcPlugEventHandler(hIntc, &myIntcEventHandlerRecord);
    #endif
}

// Used by both ARM and GEM Processors
void sataIsr(void) {
    intIsrCnt++; // Count interrupt.
    intIsrFlag=1;

    // Ensure all pending Port Interrupts and The Single Global Interrupt are cleared.
    clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS); // Clear P0IS and IS Regs
}

```

### 3.2 Example on Initialization and Spinning Up Device

```

//char hetero_doTest(void) {
char sata_setup() {

    progStatus1='F';
    progStatus2='F';

    // Firmware HwInit Fields Configuration values.
    // Need to configure this prior to calling sata_init_and_spin_up();
    swCtrlFeatures.capSMPS=1; // Input Pin exist for external activity detection presence.
    swCtrlFeatures.capSSS=1; // Always set to 1 in order to avoid spin up when HBA is powered.
    swCtrlFeatures.piPi=1; // Freon supports a single HBA Port. This should always requires
to be set to 1.
    swCtrlFeatures.p0cmdEsp=0; // The state of this bit is based on the support for eSATA.
CAP.SXS setting is the Logical OR of all Ports PxCMD.ESP. If any of the PxCMD.ESP is set, the
CAP.SXS will be set too.
    swCtrlFeatures.p0cmdCpd=1; // Detection of Bus Power Device is supported.
    swCtrlFeatures.p0cmdMpsp=1; // We have bonded out a pin (input) to detect a change on a
switch or line
    swCtrlFeatures.p0cmdHpcp=1; // Since ESP is mutually exclusive with HPCP (as mentioned in
spec) then HPCP should be set to 1.

    if(chceckSysMemorySize())
        for(;;); // If program stays here, need to fix alignment issue.

    // Clear all allocated System Memory
    clearCmdList(); // Clear Cmd List allocated within Sys Mem
    clearCmdTables(); // Clear Cmd Tables allocated within Sys Mem
    clearRcvFis(); // Clear Receive FIS allocated within Sys Mem
    clearDmaBuffers(); // Clear all DMA Buffers

    // Make sure that both DMAs (Cmd List and Rcv FIS) are not running.
    if (placeHbaInIdle())
        invokeHBAReset(); // If unable to shut one or both DMAs, Perform HBA Reset.

    performFirmwareInit();

    //Start the Disk Drive (spin it up)
    if(spinUpDeviceAndWaitForInitToComplete())
        while(1); // Stay here if device signature does not match.

    //DMA Settings get affected by RESET
    cfgDmaSetting();

    initIntAndClearFlags(); // Disable CCC, Initialize lms Time, Clear Int and Flags

    if(intHandlingMethod == USE_INT_HANDLER) { // USE_POLLING or USE_INT_HANDLER
        // Setup Interrupt Handler
        intIsrFlag=0;
        sata_intc_setup(); // Configure Interrupt Handler

        enableDisableInt(PORTint, ENABLE, 0xFFC000FF); // enableDisableInt(int type, intState,
specificField)
// int type=GLOBALint or PORTint
// intState=DISABLE or ENABLE
        enableDisableInt(GLOBALint, ENABLE, 0); // enableDisableInt(int type, intState,
specificField)
// int type=GLOBALint or PORTint
// intState=DISABLE or ENABLE
// specificField = Don't Care for
GLOBALint
        debugInt=0;
    } else
        enableDisableInt(PORTint, ENABLE, 0xFFC000FF); // enableDisableInt(int type, intState,
specificField)
// int type=GLOBALint or PORTint
// intState=DISABLE or ENABLE

```



```
// Initialize Golden Data
initMemory((Uint32 *)&prdTableDataBuff[0],
(sata_input_prdLength*sata_input_prd_dataBuffLen/4), 0x12345678, 0x01010101);
// Invalidate Read Data Buffer
initMemory((Uint32 *)&prdTableDataBuff[1],
(sata_input_prdLength*sata_input_prd_dataBuffLen/4), 0xDEADDEAD, 0x00000000);

return(0);
}
```

### 3.3 Example of DMA Write Transfer

```

void performDmaWrite(void) {
// WRITE DMA
/*
  When performing the Non-Queued Command "Write DMA" the following captures the FISes that are
  communicated between Host (HBA) and Device (SpeedBridge or SATA Drive).

  HBA ==> Device      H2D FIS (Command FIS that has the "Write DMA" Command within H2D.Command
  field).
  Device ==> HBA      DMA Activate FIS (Device notifies HBA that it's ready to receive data).
  HBA ==> Device      Data FIS (Actual Data Requested and pointed by the DMA/PRD Contents within
  Command Table).
  Device ==> HBA      D2H FIS (Completion Status from Device)

  If need to capture Interrupt (just have only the Flag set) at:
  Global Level (IS Register), need to enable P0IE.Interrupt field.
  Port Level (No Enable bit needs to be set. P0IS will be set if D2H FIS DW0.Byte1.bit6 is set).

  If need to generate Interrupt at:
  Global Level (enable interrupt by setting GHC.IE bit field and P0IE.xxx should be set to
  enable particular interrupt). Port Level interrupt handling is a subset of Global Level.
  Port Level (So long as Global Level interrupt is not enabled, GHC.IE is set, Interrupt will
  not be sent to CPU just from Port Level only).
*/
// Write to Disk

  cmdSlot2Use=0;
  associateSysMem2Hba(cmdSlot2Use);    // Associate Sys Memory to CmdList and PRDs to Cmd Table

  //Initialize PRD Data Buffer Memory
  //  initMemory((Uint32 *)&prdTableDataBuff[cmdSlot2Use],
  (sata_input_prdLength*DATABUFFERLEN/4), 0x12345678, 0x01010101);

  // Configure Device 28 bit LBA Address (Start Address for Rd/Wr Transfer);
  Dev28bitLbaAddress      = sata_input_startAddress; // 28-Bit LBA Address

  // If problem exist when setuping CmdList, stay here. If not continue
  setupCfisEntriesForDataRdWr(&CmdLists[cmdSlot2Use], DATA_DIR_WR, DMA_PROTOCOL); // Usage:
  setupCfisEntriesForDataRdWr(CmdListHeader *, DataDir, xferProtocol)
                                                                    // DataDir = DATA_DIR_RD or
DATA_DIR_WR, xferProtocol = PIO/DMA_PROTOCOL
  // Write cfis Data
  buildCmdFis(&CmdTable[cmdSlot2Use]);

  //getCmdFis(&CmdTable[0]);

  startCmdListProcessing(); // Stay here if unable to start processing command list.

  submitCmd (NON_QUEUED_CMD, cmdSlot2Use);    // Usage: CommandType (QUEUED(NON_QUEUED)_CMD,
Command Slot);

  if(intHandlingMethod == USE_INT_HANDLER) { //      USE_POLLING or USE_INT_HANDLER
    while(intIsrFlag==0);
    intIsrFlag=0;
  }
  else
    while(sataRegs->IS == 0); // Stay here until an interrupt is
received.

  // If P0IS.DPS is set, A PRD with the 'I' bit set has transferred all of its data.
  // This bitfield might not bit set for Non-Queued DMA. Applicable for Queued DMA
  //while(getRegStatus((Uint32*)&sataRegs->P0IS, AHCI_P0IS_DPS) == 0); //
getRegStatus(ptr2int,field Mask)

  while(getRegStatus((Uint32*)&sataRegs->P0CI, (1<<cmdSlot2Use)) == (1<<cmdSlot2Use)); //
Wait Until P0CI[ChHeader] to be cleared by HBA

  // Clears both P0IS and IS register. Only Clears RWC bit fields. So, it is OK for this task.
  clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS); // Clear P0IS Register
}

```

### 3.4 Example of DMA Read Transfer

```

void performDmaRead() {
// READ DMA
/*
  When performing the Non-Queued Command "Read DMA" the following captures the FISes that are
  communicated between Host (HBA) and Device (SpeedBridge or SATA Drive).

  HBA ==> Device      H2D FIS (Command FIS that has the "Read DMA" Command within H2D.Command
  field).
  Device ==> HBA      Data FIS (Actual Data Requested and pointed by the DMA/PRD Contents within
  Command Table).
  Device ==> HBA      D2H FIS (Completion Status from Device)

  If need to capture Interrupt (just have only the Flag set) at:
  Global Level (IS Register), need to enable P0IE.Interrupt field.
  Port Level (No Enable bit needs to be set. P0IS will be set if D2H FIS DW0.Byte1.bit6 is set).

  If need to generate Interrupt at:
  Global Level (enable interrupt by setting GHC.IE bit field and P0IE.xxx should be set to
  enable particular interrupt). Port Level interrupt handling is a subset of Global Level.
  Port Level (So long as Global Level interrupt is not enabled, GHC.IE is set, Interrupt will
  not be sent to CPU just from Port Level only).
*/
// Read from Disk
cmdSlot2Use=1;
associateSysMem2Hba(cmdSlot2Use);    // Associate Sys Memory to CmdList and PRDs to Cmd Table

//Initialize PRD Data Buffer Memory
//  initMemory((Uin32 *)&prdTableDataBuff[cmdSlot2Use],
(sata_input_prdLength*DATABUFFERLEN/4), 0xDEADBEEF, 0x00000000);

// Configure Device 28 bit LBA Address (Start Address for Rd/Wr Transfer);
Dev28bitLbaAddress      = sata_input_startAddress; // 28-Bit LBA Address

  setupCfisEntriesForDataRdWr(&CmdLists[cmdSlot2Use], DATA_DIR_RD, DMA_PROTOCOL);    // Usage:
setupCfisEntriesForDataRdWr(CmdListHeader *, DataDir, xferProtocol)
// DataDir = DATA_DIR_RD or
DATA_DIR_WR, xferProtocol = PIO/DMA_PROTOCOL
// Write cfis Data
buildCmdFis(&CmdTable[cmdSlot2Use]);

//getCmdFis(&CmdTable[cmdSlot2Use]);

startCmdListProcessing(); // Stay here if unable to start processing command list.

submitCmd (NON_QUEUED_CMD, cmdSlot2Use); // Usage: CommandType (QUEUED(NON_QUEUED)_CMD,
Command Slot);

if(intHandlingMethod == USE_INT_HANDLER) { //      USE_POLLING or USE_INT_HANDLER
  while(intIsrFlag==0);
  intIsrFlag=0;
}
else
  while(sataRegs->IS == 0); // Stay here until an interrupt is
received.

// If P0IS.DPS is set, A PRD with the 'I' bit set has transferred all of its data.
// This bitfield might not bit set for Non-Queued DMA. Applicable for Queued DMA
//while(getRegStatus((Uin32*)&sataRegs->P0IS, AHCI_P0IS_DPS) == 0); //
getRegStatus(ptr2int,field Mask)

  while(getRegStatus((Uin32*)&sataRegs->P0CI, (1<<cmdSlot2Use)) == (1<<cmdSlot2Use)); //
Wait Until P0CI[ChHeader] to be cleared by HBA

// Clears both P0IS and IS register. Only Clears RWC bit fields. So, it is OK for this task.
clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS); // Clear P0IS Register
}

```

## 4 Registers

Due to the support of a standard controller, that is compliant with the AHCI 1.1 specifications, the memory-map of the controller and the register descriptions matches the memory-map documented within the standard. For features that are not part of the standard, for example, DMA burst control or built-in self test, the reserved locations are used to document the necessary registers required by the non-standard features.

The subsystem core contains register space for global host programming and space for port programming (this device supports a single Host Port, but the AHCI specification calls for the support of multiple Host ports and the register space partitioning comes from this perspective). All registers that start below offset address 100h are global and meant to apply to the entire HBA. The port control registers are the same for all ports and there are as many register banks as there are ports for hosts with multiple ports. This device supports only one HBA port and has a single register bank for Port 0. [Table 3](#) shows the single bank of registers that are available for use.

**Table 3. SATASS Memory Summary**

Module Name	Base Address	Size
SATA Core (Global)	01E1 8000h	256 Bytes
SATA Port 0	01E1 8100h	128 Bytes

[Table 4](#) lists the registers in the subsystem. Note that a special class of registers whose reset state is listed as W/RO (write/read only) requires a one time initialization after power-up. These registers are written once after a hard reset by firmware, and then remain as read-only thereafter; these registers are not affected by software reset.

**Table 4. SATA Controller Registers**

Address Offset	Acronym	Register Description	Section
0	CAP	HBA Capabilities Register	<a href="#">Section 4.1</a>
4h	GHC	Global HBA Control Register	<a href="#">Section 4.2</a>
8h	IS	Interrupt Status Register	<a href="#">Section 4.3</a>
Ch	PI	Ports Implemented Register	<a href="#">Section 4.4</a>
10h	VS	AHCI Version Register	<a href="#">Section 4.5</a>
14h	CCC_CTL	Command Completion Coalescing Control Register	<a href="#">Section 4.6</a>
18h	CCC_PORTS	Command Completion Coalescing Ports Register	<a href="#">Section 4.7</a>
A0h	BISTAFR	BIST Active FIS Register	<a href="#">Section 4.8</a>
A4h	BISTCR	BIST Control Register	<a href="#">Section 4.9</a>
A8h	BISTFCTR	BIST FIS Count Register	<a href="#">Section 4.10</a>
ACh	BISTSR	BIST Status Register	<a href="#">Section 4.11</a>
B0h	BISTDECR	BIST DWORD Error Count Register	<a href="#">Section 4.12</a>
E0h	TIMER1MS	BIST DWORD Error Count Register	<a href="#">Section 4.13</a>
E8h	GPARAM1R	Global Parameter 1 Register	<a href="#">Section 4.14</a>
ECh	GPARAM2R	Global Parameter 2 Register	<a href="#">Section 4.15</a>
F0h	PPARAMR	Port Parameter Register	<a href="#">Section 4.16</a>
F4h	TESTR	Test Register	<a href="#">Section 4.17</a>
F8h	VERSIONR	Version Register	<a href="#">Section 4.18</a>
FCh	IDR	ID Register	<a href="#">Section 4.19</a>
100h	P0CLB	Port Command List Base Address Register	<a href="#">Section 4.20</a>
108h	P0FB	Port FIS Base Address Register	<a href="#">Section 4.21</a>
110h	P0IS	Port Interrupt Status Register	<a href="#">Section 4.22</a>
114h	P0IE	Port Interrupt Enable Register	<a href="#">Section 4.23</a>
118h	P0CMD	Port Command Register	<a href="#">Section 4.24</a>
120h	P0TFD	Port Task File Data Register	<a href="#">Section 4.25</a>
124h	P0SIG	Port Signature Register	<a href="#">Section 4.26</a>
128h	P0SSTS	Port Serial ATA Status Register	<a href="#">Section 4.27</a>
12Ch	P0SCTL	Port Serial ATA Control Register	<a href="#">Section 4.28</a>
130h	P0SERR	Port Serial ATA Error Register	<a href="#">Section 4.29</a>
134h	P0SACT	Port Serial ATA Active Register	<a href="#">Section 4.30</a>
138h	P0CI	Port Command Issue Register	<a href="#">Section 4.31</a>
13Ch	P0SNTF	Port Serial ATA Notification Register	<a href="#">Section 4.32</a>
170h	P0DMACR	Port DMA Control Register	<a href="#">Section 4.33</a>
178h	P0PHYCR	Port PHY Control Register	<a href="#">Section 4.34</a>
17Ch	P0PHYSR	Port PHY Status Register	<a href="#">Section 4.35</a>

### 4.1 HBA Capabilities Register (CAP)

The HBA capabilities register (CAP) indicates basic capabilities of the DWC SATA AHCI to the driver software. The CAP is shown in Figure 3 and described in Table 5.

**Figure 3. HBA Capabilities Register (CAP)**

31	30	29	28	27	26	25	24	23	20	19	18	17	16
S64A	SNCQ	SSNTF	SMPS	SSS	SALP	SAL	SCLO	ISS		SNZO	SAM	SPM	Rsvd
R-0	R-1	R-1	W/RO-0	W/RO-0	R-1	R-1	R-1	R-2h		R-0	R-1	R-1	R-0
15	14	13	12	8			7	6	5	4	0		
PMD	SSC	PSC	NCS				CCCS	EMS	SXS	NP			
R-1	R-1	R-1	R-1Fh				R-1	R-0	R-0	R-0			

LEGEND: R/W = Read/Write; R = Read only; W/RO: written once after hard reset by firmware, then remain as read-only; -n = value after reset

**Table 5. HBA Capabilities Register (CAP) Field Descriptions**

Bit	Field	Value	Description
31	S64A	0	Indicates Support for 64-Bit Addressing. The SATASS only supports 32-bit addressing so this bit is always 0.
30	SNCQ	1	Supports Native Command Queuing. SATASS supports SATA native command queuing by handling DMA Setup FIS natively.
29	SSNTF	1	Supports SNotification Register. SATASS supports P0SNTF (SNotification) register and its associated functionality.
28	SMPS	0	Supports Mechanical Presence Switch. This bit is set by firmware when the platform supports a mechanical presence switch for hot plug operation.
27	SSS	0	Supports Staggered Spin-Up. Only writable once after power up.
26	SALP	1	Supports Aggressive Link Power Management. SATASS supports auto-generating (Port-initiated) Link Layer requests to the PARTIAL or SLUMBER power management states when there are no commands to process.
25	SAL	1	Supports Activity LED.
24	SCLO	1	Supports Command List Override. Supports the P0CMD.CLO bit functionality for Port Multiplier devices enumeration.
23-20	ISS	2h	Interface Speed Support. SATASS Supports 1.5 and 3 Gbps.
19	SNZO	0	Supports Non-Zero DMA Offsets. Not supported.
18	SAM	1	Supports AHCI Mode Only. SATASS supports AHCI mode only and does not support legacy, task-file based register interface.
17	SPM	1	Supports Port Multiplier. SATASS supports command-based switching Port Multiplier on any of its Ports.
16	Reserved	0	Reserved.
15	PMD	1	PIO Multiple DRQ Block. SATASS supports multiple DRQ block data transfers for the PIO command protocol.
14	SSC	1	Slumber State Capable. SATASS supports transitions to the interface SLUMBER power management state.
13	PSC	1	Partial State Capable. SATASS supports transitions to the interface PARTIAL power management state.
12-8	NCS	1Fh	Number of Command Slots. SATASS supports 32 command slots per Port.
7	CCCS	1	Command Completion Coalescing Supported. SATASS supports command completion coalescing.
6	EMS	0	Enclosure Management Supported. Enclosure Management is not supported.
5	SXS	0	Supports External SATA.
4-0	NP	0	Number of Ports. Indicates the number of Ports supported by the SATSS. 1 Port

## 4.2 Global HBA Control Register (GHC)

The global HBA control register (GHC) provides various global functions for the SATASS. The GHC is shown in [Figure 4](#) and described in [Table 6](#).

**Figure 4. Global HBA Control Register (GHC)**

31	30					16
AE	Reserved					
R-1	R-0					
15				2	1	0
Reserved				IE	HR	
R-0				R/W-0	W-0	

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset


**Table 6. Global HBA Control Register (GHC) Field Descriptions**

Bit	Field	Value	Description
31	AE	1	AHCI Enable. This bit is always set since SATASS supports only AHCI mode as indicated by the SAM bit in the HBA capabilities register (CAP) = 1.
30-2	Reserved	0	Reserved.
1	IE	0	Interrupt Enable. This global bit enables interrupts from the SATASS. This field is reset on Global reset (GHC.HR = 1). 0 All interrupt sources from all the Ports are disabled (masked). 1 Interrupts are enabled and any SATASS interrupt event causes interrupt output assertion.
0	HR	0	HBA Reset. When set by the software, this bit causes an internal Global reset of the SATASS. All state machines that relate to data transfers and queuing return to an idle state, and all the Ports are reinitialized by sending COMRESET if staggered spin-up is not supported. If staggered spin-up is supported, then it is the responsibility of the software to spin-up each Port after this reset has completed. The SATASS clears this bit when the reset action is done. A software write of 0 has no effect.

### 4.3 Interrupt Status Register (IS)

The interrupt status register (IS) indicates which port inside of the subsystem has a pending interrupt. The IS is shown in [Figure 5](#) and described in [Table 7](#).

**Figure 5. Interrupt Status Register (IS)**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -*n* = value after reset

**Table 7. Interrupt Status Register (IS) Field Descriptions**


Bit	Field	Value	Description
31-2	Reserved	0	Reserved.
1-0	IPS[ <i>n</i> ]	0-1	Interrupt Pending Status. If a bit <i>n</i> is set to 1 If set, the corresponding Port has an interrupt pending. Software can use this information to determine which Ports require service after an interrupt. The bits of this field are set by the Ports that have interrupt events pending in the port interrupt status register (POIS) bits and enabled by the port interrupt enable register (POIE) bits. Set bits are cleared by the software writing 1 to all bits to clear.



#### 4.4 Ports Implemented Register (PI)

The ports implemented register (PI) indicates which ports are exposed by the SATASS and are available for software to use. It is loaded by the BIOS. For example, if the SATASS supports 8 Ports as indicated in the CAP.NP, only Ports 1, 3, 5, and 7 could be available, while Ports 0, 2, 4, and 6 being unavailable. Note that this sub-system only has a single port so software should write a 0x1 to this bit at power-up. The PI is shown in [Figure 6](#) and described in [Table 8](#).

**Figure 6. Ports Implemented Register (PI)**



LEGEND: R/W = Read/Write; R = Read only; W/RO: written once after hard reset by firmware, then remain as read-only;  
-n = value after reset


**Table 8. Ports Implemented Register (PI) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved.
1-0	PI[n]	0-1	Ports Implemented. This register is bit significant. If a bit <i>n</i> is set to 1, the corresponding Port is available for software to use. If a bit <i>n</i> is cleared to 0, the Port is not available for software to use. The maximum number of bits that can be set to 1 is CAP.NP + 1. At least one bit must be set to 1. The contents of this register are relevant to the command completion coalescing ports register (CCC_PORTS).

#### 4.5 AHCI Version Register (VS)

The AHCI version register (VS) indicates the version of the Synopsis AHCI core embedded in the SATASS. The VS is shown in [Figure 7](#) and described in [Table 9](#).

**Figure 7. AHCI Version Register (VS)**



LEGEND: R = Read only; -n = value after reset


**Table 9. AHCI Version Register (VS) Field Descriptions**

Bit	Field	Value	Description
31-16	MJR	1	Major Revision Number.
15-0	MNR	100h	Minor Revision Number.

#### 4.6 Command Completion Coalescing Control Register (CCC\_CTL)

The command completion coalescing control register (CCC\_CTL) is used to configure the command completion coalescing (CCC) feature for the SATASS core. It is reset on Global reset. The CCC\_CTL is shown in Figure 8 and described in Table 10.

**Figure 8. Command Completion Coalescing Control Register (CCC\_CTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 10. Command Completion Coalescing Control Register (CCC\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-16	TV	0-FFFFh	Time-out value. This bit field specifies the CCC time-out value in 1 ms intervals. Software loads this value prior to enabling CCC. This bit field is: <ul style="list-style-type: none"> <li>• Read/Write (R/W) when EN = 0</li> <li>• Read only (R) when EN = 1</li> </ul> A time-out value of 0 is reserved and should not be used.
15-8	CC	0-FFh	Command Completions. This bit field specifies the number of command completions that are necessary to cause a CCC interrupt. Software loads this value prior to enabling CCC. This bit field is: <ul style="list-style-type: none"> <li>• Read/Write (R/W) when EN = 0</li> <li>• Read only (R) when EN = 1</li> </ul> A value of 0 disables CCC interrupts being generated based on the number of commands completed, that is, CCC interrupts are only generated based on the timer in this case.
7-3	INT	0-1Fh	Interrupt. This bit field specifies the interrupt used by the CCC feature, using the number of ports configured for the core. For a single Port instantiation, INT should be programmed to 1. When a CCC interrupt occurs, the IS.IPS[INT] bit is set to 1.
2-1	Reserved	0	Reserved.
0	EN	0 1	CCC feature enable. When EN = 1, software can not change the bit fields: TV and CC. CCC feature is disabled and no CCC interrupts are generated. CCC feature is enabled and CCC interrupts may be generated based on the time-out or command completion conditions.

#### 4.7 Command Completion Coalescing Ports Register (CCC\_PORTS)

The command completion coalescing ports register (CCC\_PORTS) specifies the Ports that are coalesced as part of the command completion coalescing (CCC) feature when CCC\_CTL.EN = 1. It is reset on Global reset. The CCC\_PORTS is shown in [Figure 9](#) and described in [Table 11](#).

**Figure 9. Command Completion Coalescing Ports Register (CCC\_PORTS)**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 11. Command Completion Coalescing Ports Register (CCC\_PORTS) Field Description**

Bit	Field	Value	Description
31-0	PRT[n]		Ports. This field is bit significant. Each bit <i>n</i> corresponds to a particular Port, where bit 0 corresponds to Port0. Bits set to 1 must also have the corresponding bit set to 1 in the ports implemented register (PI).
		0	The corresponding Port is not part of the CCC feature.
		1	The corresponding Port is part of the CCC feature.

#### 4.8 BIST Active FIS Register (BISTAFR)

The BIST active FIS register (BISTAFR) is shown in [Figure 10](#) and described in [Table 12](#).

**Figure 10. BIST Active FIS Register (BISTAFR)**



LEGEND: R = Read only; -n = value after reset

**Table 12. BIST Active FIS Register (BISTAFR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved.
15-8	NCP	0-FFh	Non-Compliant Pattern. Least significant byte of the received BIST Activate FIS second DWORD (bits [7:0]). This value defines the required pattern for the far-end transmit only modes (PD=80h or A0h). If the following reserved values are decoded, the simultaneous switching pattern is transmitted by default.
		0-49h	Reserved
		4Ah	High frequency test pattern (HFTP)
		4Bh-77h	Reserved
		78h	Mid frequency test pattern (MFTP)
		79h-7Dh	Reserved
		7Eh	Low frequency test pattern (LFTP)
		7Fh	Simultaneous switching outputs pattern (SSOP)
		80h-8Ah	Reserved
		8Bh	Lone Bit pattern (LBP)
		8Ch-AAh	Reserved
		ABh	Low frequency spectral component pattern (LFSCP)
		ACh-B4h	Reserved
		B5h	High transition density pattern (HTDP)
		B6h-F0h	Reserved
		F1h	Low transition density pattern (LTDP)
		F2h-FFh	Reserved
7-0	PD	0-FFh	Pattern Definition. Indicates the pattern definition field of the received BIST Activate FIS (bits [23:16]) of the first DWORD. It is used to put the SATASS in one of the following BIST modes. All reserved values should not be used by the device; otherwise, the FIS is negatively acknowledged with R_ERRp. For far-end transmit only modes, the NCP bit field contains the required data pattern.
		0-7h	Reserved
		8h	Far-end analog (if PHY supports this mode)
		9h-Fh	Reserved
		10h	Far-end retimed
		11h-7Fh	Reserved
		80h	Far-end transmit only
		81h-9Fh	Reserved
		A0h	Far-end transmit only with scrambler bypassed
		A1h-FFh	Reserved

#### 4.9 BIST Control Register (BISTCR)

The BIST control register (BISTCR) is shown in [Figure 11](#) and described in [Table 13](#).

**Figure 11. BIST Control Register (BISTCR)**

31	Reserved										24
R-0											
23	Reserved					19	18	17	16		
					R-0	W-0	W-0	R/W-0			
15	Reserved					11	10	8			
					R-0	LLC					
					R/W-7h						
7	6	5	4	3	0						
Reserved	ERREN	FLIP	PV	PATTERN							
R-0	R/W-0	R/W-0	R/W-0	R/W-0							

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 13. BIST Control Register (BISTCR) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reserved.
18	TXO	0	Transmit Only. This bit is used to initiate transmission of one of the non-compliant patterns defined by the BISTCR.PATTERN value when the device is disconnected.
17	CNTCLR	0	Counter Clear. This bit clears BIST error count registers. Writing a 1 clears BISTFCTR, BISTSR, and BISTDECR registers.
16	NEALB	0	Near-end Analog Loopback. Places the Port PHY into near-end analog loopback mode. Near-end analog loopback is not requested.
		1	Initiates a near-end analog loopback request. BISTCR.CP field contains the appropriate pattern. This mode should be initiated either in the PARTIAL or SLUMBER power mode, or with the device disconnected from the Port PHY (Link NOCOMM state). BIST Activate FIS is not sent to the device in this mode.
15-11	Reserved	0	Reserved.
10-8	LLC	0-7h	Link Layer Control. This bit field controls the Port Link Layer functions: scrambler, descrambler, and repeat primitive drop (RPD). In normal mode, the functions scrambler, descrambler, or RPD are changed only during Port reset (POSCTL.DET = 1). Note the different meanings for normal and BIST modes of operation: <b>Bit 10 (RPD):</b> 0 Repeat primitive drop function is disabled in normal mode, enabled in BIST mode. 1 Repeat primitive drop function is enabled in normal mode, disabled in BIST mode. <b>Bit 9 (DESCRAM):</b> 0 Descrambler is disabled in normal mode, enabled in BIST mode. 1 Descrambler is enabled in normal mode, disabled in BIST mode. <b>Bit 8 (SCRAM):</b> 0 Scrambler is disabled in normal mode, enabled in BIST mode. 1 Scrambler is enabled in normal mode, disabled in BIST mode. The SCRAM bit is cleared (enabled) by the Port when the Port enters a responder far-end transmit BIST mode with scrambling enabled (BISTAFR.PD = 80h).
7	Reserved	0	Reserved.
6	ERREN	0	Error Enable. Used to allow or filter (disable) PHY internal errors outside the FIS boundary to set corresponding port serial ATA error register (POSERR) bits. Filter errors outside the FIS, allow errors inside the FIS.
		1	Allow errors outside or inside the FIS.

**Table 13. BIST Control Register (BISTCR) Field Descriptions (continued)**

Bit	Field	Value	Description
5	FLIP	0-1	Flip Disparity. Enables changing disparity of the current test pattern to the opposite every time its state is changed by software.
4	PV	0 1	Pattern Version. Selects either short or long version of the SSOP, HTDP, LTDP, LFSCP, and COMP patterns. 0 Short pattern version 1 Long pattern version
3-0	PATTERN	0-Fh 0 1h 2h 3h 4h 5h 6h 7h 8h 9h-Fh	Defines one of the following SATA compliant patterns for far-end retimed/ far-end analog/near-end analog initiator modes, or non-compliant patterns for transmit-only responder mode when initiated by software writing to the BISTCR.TXO bit. 0 Simultaneous switching outputs pattern (SSOP) 1h High-transition density pattern 2h Low-transition density pattern 3h Low-frequency spectral component pattern (LFSCP) 4h Composite pattern (COMP) 5h Lone bit pattern (LBP) 6h Mid-frequency test pattern (MFTP) 7h High-frequency test pattern (HFTP) 8h Low-frequency test pattern (LFTP) 9h-Fh Reserved.

#### 4.10 BIST FIS Count Register (BISTFCTR)

The BIST FIS count register (BISTFCTR) contains the received BIST FIS count in the loopback initiator far-end retimed, far-end analog and near-end analog modes. It is updated each time a new BIST FIS is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit. This register does not roll over and freezes when the FFFF FFFFh value is reached. It takes approximately 65 hours of continuous BIST operation to reach this value. The BISTFCTR is shown in Figure 12 and described in Table 14.

**Figure 12. BIST FIS Count Register (BISTFCTR)**

31	BISTFCTR	0
R/W-0		

LEGEND: R/W = Read/Write; -n = value after reset

**Table 14. BIST FIS Count Register (BISTFCTR) Field Description**

Bit	Field	Value	Description
31-0	BISTFCTR	0-FFFF FFFFh	Received BIST FIS Count.

#### 4.11 BIST Status Register (BISTSR)

The BIST status register (BISTSR) contains errors detected in the received BIST FIS in the loopback initiator far-end retimed, far-end analog and near-end analog modes. It is updated each time a new BIST FIS is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit. The BISTSR is shown in Figure 13 and described in Table 15.

**Figure 13. BIST Status Register (BISTSR)**

31	Reserved	24	BRSTERR	16
R-0		R-0		
15	FRAMERR			0
W-0				

LEGEND: R = Read only; W = Write only; -n = value after reset


**Table 15. BIST Status Register (BISTSR) Field Description**

Bit	Field	Value	Description
31-24	Reserved	0	Reserved.
23-16	BRSTERR	0-FFh	Burst Error. This bit field contains the burst error count. It is accumulated each time a burst error condition is detected: DWORD error is detected in the received frame and 1.5 seconds (27,000 frames) passed since the previous burst error was detected. The BRSTERR value does not roll over and freezes at FFh. This bit field is updated if BIST_MODE = DWORD.
15-0	FRAMERR	0-FFFFh	Frame Error. This bit field contains the frame error count. It is accumulated (new value is added to the old value) each time a new BIST frame with a CRC error is received. The FRAMERR value does not roll over and freezes at FFFFh.

#### 4.12 BIST DWORD Error Count Register (BISTDECR)

The BIST DWORD error count register (BISTDECR) contains the number of DWORD errors detected in the received BIST frame in the loopback initiator far-end retimed, far-end analog and near-end analog modes. It is updated each time a new BIST frame is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit. This register is updated only when the parameter BIST\_MODE=DWORD. The BISTDECR is shown in Figure 14 and described in Table 16.

**Figure 14. BIST DWORD Error Count Register (BISTDECR)**



LEGEND: R = Read only; -n = value after reset


**Table 16. BIST DWORD Error Count Register (BISTDECR) Field Description**

Bit	Field	Value	Description
31-0	DWERR	0-FFFF FFFFh	DWORD Error Count. This bit field contains the DWORD error count. It is accumulated (new value is added to the old value) each time a new BIST frame is received. The DWERR value does not roll over and freezes if it exceeds FFFF F000h.

#### 4.13 BIST DWORD Error Count Register (TIMER1MS)

The BIST DWORD error count register (TIMER1MS) is used to generate 1ms tick for the command completion coalescing (CCC) logic based on the VBUS clock frequency sourced to the SATA Controller. Software must initialize this register with the required value after power up before using the CCC feature. This register is reset to 100,000d (corresponding to a VBUS Clock frequency of 100 MHz hclk) on power up and is not affected by Global reset. The TIMER1MS is shown in Figure 15 and described in Table 17.

**Figure 15. BIST DWORD Error Count Register (TIMER1MS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17. BIST DWORD Error Count Register (TIMER1MS) Field Description**

Bit	Field	Value	Description
31-20	Reserved	0	Reserved.
19-0	TIMV	0-F FFFFh	1ms Timer Value. This bit field contains the cycle count of the SATA VBUS Clock Cycle generating 1ms tick. This bit field is: <ul style="list-style-type: none"> <li>• Read/Write (R/W) when CCC_CTL.EN = 0</li> <li>• Read only (R) when CCC_CTL.EN = 1</li> </ul>



#### 4.14 Global Parameter 1 Register (GPARAM1R)

The global parameter 1 register (GPARAM1R) is a read-only register that contains encoded information about the configuration of the embedded Synopsis AHCI SATA Core. The GPARAM1R is shown in Figure 16 and described in Table 18.

**Figure 16. Global Parameter 1 Register (GPARAM1R)**

31	30	29	28	27	26	24
ALIGN_M	RX_BUFFER	PHY_DATA		PHY_RST	PHY_CTRL	
R-1	R-1	R-0		R-0	R-20h	
23	21		20	15		
PHY_CTRL			PHY_STAT			
R-20h			R-2h			
14	13	12	11	10	9	8
LATCH_M	BIST_M	PHY_TYPE	Reserved	RETURN_ERR		AHB_ENDIAN
R-0	R-0	R-0	R-0	R-1		R-2h
7	6	5	3		2	0
S_HADDR	M_HADDR	S_HDATA			M_HDATA	
R-0	R-0	R-0			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18. Global Parameter 1 Register (GPARAM1R) Field Descriptions**

Bit	Field	Value	Description
31	ALIGN_M	1	Rx Data Alignment. Data is always aligned.
30	RX_BUFFER	1	Rx Data Buffer. Core includes an Rx Data Buffer.
29-28	PHY_DATA	0	PHY Data Width. Indicates width = 0 (8-bits).
27	PHY_RST	0	PHY Reset Mode. Indicates that the phy reset output is active-low.
26-21	PHY_CTRL	20h	PHY Control Width. Indicates that there are 32-bits of phy control.
20-15	PHY_STAT	2h	PHY Status Width. Indicates that there are 32-bits of phy status.
14	LATCH_M	0	Latch Mode. Indicates that the subsystem does not include latches.
13	BIST_M	0	BIST Loopback Checking Depth. Checks errors per FIS.
12	PHY_TYPE	0	PHY Interface Type. Indicates a non-Synopsis phy.
11	Reserved	0	Reserved.
10	RETURN_ERR	1	AHB Error Response. Indicates AHB Errors are returned.
9-8	AHB_ENDIAN	2h	Bus Endianness. Indicates that endianness may be configured by input pin.
7	S_HADDR	0	Slave address bus width. Indicates 32-bit wide address bus.
6	M_HADDR	0	Master address bus width. Indicates 32-bit wide address bus.
5-3	S_HDATA	0	Slave Data Bus Width. Indicates 32-bit data bus.
2-0	M_HDATA	0	Master Data Bus Width. Indicates 32-bit data bus.

#### 4.15 Global Parameter 2 Register (GPARAM2R)

The global parameter 2 register (GPARAM2R) is a read-only register that contains encoded information about the configuration of the embedded Synopsis AHCI SATA Core. The GPARAM2R is shown in Figure 17 and described in Table 19.

**Figure 17. Global Parameter 2 Register (GPARAM2R)**



LEGEND: R = Read only; -n = value after reset


**Table 19. Global Parameter 2 Register (GPARAM2R) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Reserved.
14	DEV_CP	1	Cold Presence Detect. CPD is supported in SATASS.
13	DEV_MP	1	Mechanical Presence Switch. MP is supported in SATASS.
12	ENCODE_M	1	8b/10b Encoding/Decoding. Indicates 8-bit/10-bit encoding and decoding are done in the Synopsis core.
11	RXOOB_CLK_M	0	Rx OOB Clock Mode. Indicates that the Rx OOB Functions are on the Rx Clock.
10	RX_OOB_M	0	Rx OOB Mode. Indicates that Rx Out-of-Band signals are detected in the phy.
9	TX_OOB_M	1	Tx OOB Mode. Indicates that Tx Out-of-Band signaling is done by the Synopsis Core.
8-0	RXOOB_CLK	96h	Rx OOB Clock Frequency. Reflects the hexadecimal value of the RXOOB_CLK_FREQ parameter.

#### 4.16 Port Parameter Register (PPARAMR)

The port parameter register (PPARAMR) is a read-only register that contains encoded information about the selected Port configuration parameters settings. The Port is selected by the TESTR.PSEL field. Note, there is only one port on this sub-system. The PPARAMR is shown in [Figure 18](#) and described in [Table 20](#).

**Figure 18. Port Parameter Register (PPARAMR)**



LEGEND: R = Read only; -n = value after reset

**Table 20. Port Parameter Register (PPARAMR) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved.
9	TX_MEM_M	0	Tx FIFO Memory Read Port Type. Indicates that the Tx FIFO memory is asynchronous read.
8	TX_MEM_S	0	Tx FIFO Memory Type. Indicates that the Tx FIFO memory is outside of the core (but still inside the subsystem wrapper).
7	RX_MEM_M	0	Rx FIFO Memory Read Port Type. Indicates that the Rx FIFO memory is asynchronous read.
6	RX_MEM_S	0	Rx FIFO Memory Type. Indicates that the Rx FIFO memory is outside of the core (but still inside the subsystem wrapper).
5-3	TX_FIFO_DEPTH	0	Tx FIFO Depth. Indicates that the depth of the Tx FIFO is 32 DWORDS.
2-0	RX_FIFO_DEPTH	1	Rx FIFO Depth. Indicates that the depth of the Rx FIFO is 64 DWORDS.

#### 4.17 Test Register (TESTR)

The test register (TESTR) is used to put the SATASS slave interface into a test mode and to select a Port for BIST operation. The TESTR is shown in Figure 19 and described in Table 21.

**Figure 19. Test Register (TESTR)**

31	19	18	16
Reserved		PSEL	
R-0		R/W-0	
15			0
Reserved			TEST_IF
R-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 21. Test Register (TESTR) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reserved.
18-16	PSEL	0	Port Select. Selects the port for BIST operation. Note that there is only one port in this subsystem, so 0 is the only valid value.
15-1	Reserved	0	Reserved.
0	TEST_IF	0 1	<p>Test Interface. Places the DWC SATA AHCI slave interface into the test mode.</p> <p>0 Normal mode: the read back value of some registers is a function of the DWC SATA AHCI state and does not match the value written.</p> <p>1 Test mode: the read back value of the registers matches the value written. Normal operation is disabled. The following registers are accessed in this mode:</p> <ul style="list-style-type: none"> <li>• GHC register: IE bit</li> <li>• BISTAFR register: NCP and PD bits become read/write</li> <li>• BISTCR register: LLC, ERREN, FLIP, PV, PATTERN</li> <li>• BISTFCTR, BISTSR, BISTDECR registers become read/write</li> <li>• P0CLB/CLBU, P0FB/FBU registers</li> <li>• P0IS register: RW1C and UFS bits become read/write</li> <li>• P0IE register</li> <li>• P0CMD register: ASP, ALPE, DLAE, ATAPI, PMA bits</li> <li>• P0TFD, P0SIG registers become read/write</li> <li>• P0SCTL register</li> <li>• P0SERR register: R/W1C bits become read/write bits</li> <li>• P0SACT, P0CI, P0SNTF registers become read/write</li> <li>• P0DMACR register</li> <li>• P0PHYCR register</li> <li>• P0PHYSR register becomes read/write</li> </ul> <p>Notes:</p> <p>Interrupt is asserted if any of the IS register bits is set after setting the corresponding P0IS and P0IE registers and GHC.IE = 1.</p> <p>CAP.SMPS/SSS, PI, P0CMD.ESP/CPD/MPSP/ HPCP register bits are W/RO (written once after power-on reset, then remain as read-only) type and can not be used in test mode.</p> <p>Global DWC SATA AHCI reset must be issued (GHC.HR = 1) after TEST_IF bit is cleared following the test mode operation.</p>

#### 4.18 Version Register (VERSIONR)

The version register (VERSIONR) contains the 32-bit SATASS version. The VERSIONR is shown in [Figure 20](#) and described in [Table 22](#).

**Figure 20. Version Register (VERSIONR)**



LEGEND: R = Read only; -n = value after reset


**Table 22. Version Register (VERSIONR) Field Description**

Bit	Field	Value	Description
31-0	VERSION	3133 302Ah	Version of SATASS.

#### 4.19 ID Register (IDR)

The ID register (IDR) contains the 32-bit SATASS ID. The IDR is shown in [Figure 21](#) and described in [Table 23](#).

**Figure 21. ID Register (IDR)**



LEGEND: R = Read only; -n = value after reset


**Table 23. ID Register (IDR) Field Description**

Bit	Field	Value	Description
31-0	ID	4E40 4903h	ID of SATASS.

#### 4.20 Port Command List Base Address Register (P0CLB)

The port command list base address register (P0CLB) contains the 32-bit base address of the command list. The P0CLB is shown in [Figure 22](#) and described in [Table 24](#).

**Figure 22. Port Command List Base Address Register (P0CLB)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 24. Port Command List Base Address Register (P0CLB) Field Description**

Bit	Field	Value	Description
31-10	CLB	0-3F FFFFh	Command List Base Address. Indicates the 32-bit base physical address for the command list for this port. This base is used when fetching commands to execute. The structure pointed to by this address range is 1Kbyte in length. This address must be 1Kbyte-aligned as indicated by bits [9:0] being read-only.
9-0	Reserved	0	Reserved.

#### 4.21 Port FIS Base Address Register (P0FB)

The port FIS base address register (P0FB) contains the 32-bit base address of the destination for incoming received FISes. The P0FB is shown in [Figure 23](#) and described in [Table 25](#).

**Figure 23. Port FIS Base Address Register (P0FB)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25. Port FIS Base Address Register (P0FB) Field Description**

Bit	Field	Value	Description
31-8	FB	0-FF FFFFh	FIS Base Address. Indicates the 32-bit base physical address for received FISes. The structure pointed to by this address range is 256 bytes in length. This address must be 256 byte-aligned as indicated by bits [7:0] being read-only.
7-0	Reserved	0	Reserved.

## 4.22 Port Interrupt Status Register (P0IS)

The port interrupt status register (P0IS) is used to generate SATASS interrupts when any of the bits are set. Bits in this register are set by some internal conditions, and cleared by software writing ones in the positions it wants to clear. This register is reset on Global reset. The P0IS is shown in [Figure 24](#) and described in [Table 26](#).

**Figure 24. Port Interrupt Status Register (P0IS)**

31	30	29	28	27	26	25	24	23	22	21	Reserved					16
CPDS	TFES	HBFS	HBDS	IFS	INFS	Rsvd	OFS	IPMS	PRCS	Reserved						
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R-0	R/W1C-0	R/W1C-0	R-0	R-0						
Reserved								8	7	6	5	4	3	2	1	0
Reserved								DMPS	PCS	DPS	UFS	SDBS	DSS	PSS	DHRS	
R-0								R/W1C-0	R-0	R/W1C-0	R-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset

**Table 26. Port Interrupt Status Register (P0IS) Field Descriptions**

Bit	Field	Value	Description
31	CPDS	0-1	Cold Port Detect Status. This bit is set when the external input changes its state due to the insertion or removal of a device. This bit is only valid if the port supports cold presence detection as indicated by the POCMD.CPD bit being set to 1.
30	TFES	0-1	Task File Error Status. This bit is set whenever the P0TFD register is updated by the device and the error bit (P0TFD.STS[0]) is set.
29	HBFS	0-1	Host Bus Fatal Error Status. This bit is set when SATASS bus master detects an ERROR response from the slave.
28	HBDS	0-1	Host Bus Data Error Status. This bit is always cleared to 0.
27	IFS	0-1	Interface Fatal Error Status. This bit is set if any of the following conditions is detected: <ul style="list-style-type: none"> <li>• SYNC escape is received from the device during H2D Register or Data FIS transmission.</li> <li>• One or more of the following errors are detected during Data FIS transfer: Protocol (P0SERR.ERR_P), CRC (P0SERR.DIAG_C), Handshake (P0SERR.DIAG_H), PHY Not Ready (P0SERR.ERR_C).</li> <li>• Unknown FIS is received with good CRC, but the length exceeds 64 bytes.</li> <li>• PRD table byte count is zero.</li> </ul> Port DMA transitions to a fatal state until software clears P0CMD.ST bit or resets the interface by way of Port or Global reset.
26	INFS	0-1	Interface Non-fatal Error Status. This bit is set if any of the following conditions is detected: <ul style="list-style-type: none"> <li>• One or more of the following errors are detected during non-data FIS transfer: Protocol (P0SERR.ERR_P), CRC (P0SERR.DIAG_C), Handshake (P0SERR.DIAG_H), PHY Not Ready (P0SERR.ERR_C).</li> <li>• Command list underflow during read operation (DMA read) when software builds command table that has more total bytes than the transaction given to the device.</li> </ul> In both cases, Port operation continues normally. If error is detected during non-data FIS transmission, this FIS is retransmitted continuously until it succeeds or software times out and resets the interface.
25	Reserved	0	Reserved.
24	OFS	0-1	Overflow Status. This bit is set if command list overflow is detected during read or write operation when software builds a command table that has fewer total bytes than the transaction given to the device. Port DMA transitions to a fatal state until software clears P0CMD.ST bit or resets the interface by way of Port or Global reset.
23	IPMS	0-1	Incorrect Port Multiplier Status. Indicates that the HBA received a FIS from a device whose Port Multiplier field did not match what was expected. This bit may be set during enumeration of devices on a Port Multiplier due to the normal Port Multiplier enumeration process. The software should only use the IPMS bit after enumeration is complete on the Port Multiplier.
22	PRCS	0-1	PHYReady Change Status. When set to 1, indicates the internal PHY Ready signal changed state. This bit reflects the state of the P0SERR.DIAG_N bit. To clear this bit, the software must clear the P0SERR.DIAG_N bit to 0.
21-8	Reserved	0	Reserved.

**Table 26. Port Interrupt Status Register (P0IS) Field Descriptions (continued)**

Bit	Field	Value	Description
7	DMPS	0-1	Device Mechanical Presence Status. This bit is set when the state of SATA_MP_SWITCH input pin changes as a result of a mechanical switch attached to this port being opened or closed. This bit is only valid if both CAP.SMPS and POCMD.MPSP are set to 1.
6	PCS	0 1	Port Connect Change Status. This bit reflects the state of the P0SERR.DIAG_X bit. This bit is only cleared when P0SERR.DIAG_X is cleared. 0 No change in Current Connect Status 1 Change in Current Connect Status
5	DPS	0-1	Descriptor Processed. A PRD with the I bit set has transferred all of its data.  Note: This is an opportunistic interrupt and should not be used to definitely indicate the end of a transfer. Two PRD interrupts could happen close in time together such that the second interrupt is missed when the first PRD interrupt is being cleared.
4	UFS	0-1	Unknown FIS Interrupt. When set to 1, indicates that an unknown FIS was received and has been copied into system memory. This bit is cleared to 0 by software clearing the P0SERR.DIAG_F bit to 0.  Note: The UFS bit does not directly reflect the P0SERR.DIAG_F bit. P0SERR.DIAG_F bit is set immediately when an unknown FIS is detected, whereas the UFS bit is set when that FIS is posted to memory. Software should wait to act on an unknown FIS until the UFS bit is set to 1 or the two bits may become out of sync.
3	SDBS	0-1	Set Device Bits Interrupt. A Set Device Bits FIS has been received with the I bit set and has been copied into system memory.
2	DSS	0-1	DMA Setup FIS Interrupt. A DMA Setup FIS has been received with the I bit set and has been copied into system memory.
1	PSS	0-1	PIO Setup FIS Interrupt. A PIO Setup FIS has been received with the I bit set, it has been copied into system memory, and the data related to that FIS has been transferred.
0	DHRS	0-1	Device to Host Register FIS Interrupt. A D2H Register FIS has been received with the I bit set, and has been copied into system memory.



### 4.23 Port Interrupt Enable Register (P0IE)

The port interrupt enable register (P0IE) enables and disables the reporting of the corresponding interrupt to system software. When a bit is set (1), and the corresponding interrupt condition is active, then the SATASS intrq output is asserted. Interrupt sources that are disabled (0) are still reflected in the status registers. This register is symmetrical with the P0IS register. This register is reset on Global reset. The P0IE is shown in Figure 25 and described in Table 27.

**Figure 25. Port Interrupt Enable Register (P0IE)**

31	30	29	28	27	26	25	24	23	22	21					16	
CPDE	TFEE	HBFE	HBDE	IFE	INFE	Rsvd	OFE	IPME	PRCE	Reserved						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R-0						
Reserved								8	7	6	5	4	3	2	1	0
R-0								DMPE	PCE	DPE	UFE	SDBE	DSE	PSE	DHRE	
R-0								R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27. Port Interrupt Enable Register (P0IE) Field Descriptions**

Bit	Field	Value	Description
31	CPDE	0-1	Cold Port Detect Enable. When set to 1, GHC.IE = 1, and P0IS.CPDS = 1, the intrq output is asserted.
30	TFEE	0-1	Task File Error Enable. When set to 1, GHC.IE = 1, and P0IS.HBFS = 1, the intrq output is asserted.
29	HBFE	0-1	Host Bus Fatal Error Enable. When set to 1, GHC.IE = 1, and P0IS.HBFS = 1, the interq output is asserted.
28	HBDE	0-1	Host Bus Data Error Enable. When set to 1, GHC.IE = 1, and P0IS.HBDS = 1, the intrq output is asserted.
27	IFE	0-1	Interface Fatal Error Enable. When set to 1, GHC.IE = 1, and P0IS.IFS = 1, the intrq output is asserted.
26	INFE	0-1	Interface Non-fatal Error Enable. When set to 1, GHC.IE = 1, and P0IS.INFS = 1, the intrq output is asserted.
25	Reserved	0	Reserved.
24	OFE	0-1	Overflow Enable. When set to 1, GHC.IE = 1, and P0IS.OFS = 1, the intrq output is asserted.
23	IPME	0-1	Incorrect Port Multiplier Enable. When set to 1, GHC.IE = 1, and P0IS.IPMS = 1, the intrq output is asserted.
22	PRCE	0-1	PHYReady Change Enable. When set to 1, GHC.IE = 1, and P0IS.PRCS = 1, the intrq output is asserted.
21-8	Reserved	0	Reserved.
7	DMPE	0-1	Device Mechanical Presence Enable. When set to 1, GHC.IE = 1, and P0IS.DMPS = 1, the intrq output is asserted.
6	PCE	0-1	Port Change Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.PCS = 1, the intrq output is asserted.
5	DPE	0-1	Descriptor Processed Interrupt Enable. When set to 1, GHC.IE = 1 and P0IS.DPS = 1, the intrq output is asserted.
4	UFE	0-1	Unknown FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.UFS = 1, the intrq output is asserted.
3	SDBE	0-1	Set Device Bits FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.SDBS = 1, the intrq output is asserted.
2	DSE	0-1	DMA Setup FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.PSS = 1, the intrq output is asserted.
1	PSE	0-1	PIO Setup FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.PSS = 1, the intrq output is asserted.
0	DHRE	0-1	Device Host Register FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.DHRS = 1, the intrq output is asserted.

#### 4.24 Port Command Register (P0CMD)

The port command register (P0CMD) contains bits controlling various Port functions. All read/write bits are reset on Global reset. The P0CMD is shown in Figure 26 and described in Table 28.

**Figure 26. Port Command Register (P0CMD)**

31		28	27	26	25	24	23	22	21	20	19	18	17	16
ICC				ASP	ALPE	DLAE	ATAPI	Reserved	ESP	CPD	MPSP	HPCP	PMA	CPS
R/W-0				R/W-0	R/W-0	R/W-0	R/W-0	R-0	W/RO-0	W/RO-0	W/RO-0	W/RO-0	R/W-0	R-0
15	14	13	12			8	7		5	4	3	2	1	0
CR	FR	MPSS	CCS				Reserved			FRE	CLO	POD	SUD	ST
R-0	R-0	R-0				R-0			R-0	R/W-0	W-0	R/W-0	W/RO-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; W = Write; W/RO: written once after hard reset by firmware, then remain as read-only;  
-n = value after reset

**Table 28. Port Command Register (P0CMD) Field Descriptions**

Bit	Field	Value	Description
31-28	ICC	0-Fh	Interface Communication Control. Controls power management states of the interface. If the Link layer is currently in the L_IDLE state, writes to this bit field causes the Port to initiate a transition to the interface power management state requested. If the Link layer is not currently in the L_IDLE state, writes to this bit field have no effect.  When system software writes a nonreserved value other than No-Op (0), the Port performs the action and updates this bit field back to Idle (0). If software writes to this bit field to change the state to a state the link is already in (that is, interface is in the active state and a request is made to go to the active state), the Port takes no action and returns this bit field to Idle. If the interface is in a low power state and software wants to transition to a different low power state, software must first bring the link to active and then initiate the transition to the desired low power state.  0 No-Op/ Idle: When software reads this value, it indicates the Port is ready to accept a new interface control command, although the transition to the previously selected state may not yet have occurred. 1h Active: Causes the Port to request a transition of the interface into the active state. 2h Partial: Causes the Port to request a transition of the interface to the Partial state. The SATA device may reject the request and the interface remains in its current state. 3h-5h Reserved 6h Slumber: Causes the Port to request a transition of the interface to the Slumber state. The SATA device may reject the request and the interface remains in its current state. 7h-Fh Reserved
27	ASP	0 1	Aggressive Slumber/Partial. 0 When cleared to 0 and P0CMD.ALPE = 1, the Port aggressively enters the PARTIAL state when it clears the P0CI register, and the P0SACT register is cleared when it clears the P0SACT register and P0CI is cleared. 1 When set to 1 and P0CMD.ALPE = 1, the Port aggressively enters the SLUBMER state when it clears the P0CI register and the P0SACT register is cleared, or when it clears the P0SACT register and P0CI is cleared.
26	ALPE	0 1	Aggressive Link Power Management Enable. 0 Aggressive power management state transition is disabled. 1 Port aggressively enters a lower link power state (PARTIAL or SLUMBER) based on the setting of the P0CMD.ASP bit.
25	DLAE	0-1	Drive LED on ATAPI Enable. When set to 1, P0CMD.ATAPI = 1, and commands are active, the Port asserts P0_act_led output.
24	ATAPI	0-1	Device is ATAPI. When set to 1, the connected device is an ATAPI device. This bit is used by the Port to control whether or not to assert P0_act_led output when commands are active.
23-22	Reserved	0	Reserved.
21	ESP	0 1	External SATA Port. The ESP bit is mutually exclusive with the P0CMD.HPCP bit. 0 Ports signal only connector is not externally accessible. 1 Ports signal only connector is externally accessible. When set to 1, CAP.SXS is also set to 1.

**Table 28. Port Command Register (POCMD) Field Descriptions (continued)**

Bit	Field	Value	Description
20	CPD	0	Cold Presence Detection. Platform does not support cold presence detection on this port.
		1	Platform supports cold presence detection on this port. When this bit is set to 1, POCMD.HPCP should also be set to 1.
19	MPSP	0	Mechanical Presence Switch Attached to Port. Platform does not support a mechanical presence switch on this port.
		1	Platform supports a mechanical presence switch attached to this port. When this bit is set to 1, POCMD.HPCP should also be set to 1.
18	HPCP	0	Hot Plug. Ports signal and power connectors are not externally accessible.
		1	Ports signal and power connectors are externally accessible via a joint signal-power connector for blindmate device hot plug.
17	PMA		Port Multiplier Attached. Note: Software is responsible for detecting whether a Port Multiplier is present. There is no auto detection.
		0	When cleared to 0 by software, indicates that a Port Multiplier is not attached to this Port.
		1	When set to 1 by software, indicates that a Port Multiplier is attached to this Port.
16	CPS		Cold Presence State. Reports whether a device is currently detected on this port as indicated by the P0_cp_det input state (assuming POCMD.CPD = 1). Note: The reset value of this port may be 1 if P0_cp_det is a 1 at reset.
		0	No device is attached.
		1	Device is attached.
15	CR	0-1	Command List Running. When this bit is set to 1, the command list DMA engine for this Port is running.
14	FR	0-1	FIS Receive Running. When set to 1, the FIS Receive DMA engine for this port is running. Refer to the AHCI specification for details on when this bit is set and cleared by the Port.
13	MPSS		Mechanical Presence Switch State. Reports the state of a mechanical presence switch attached to this port as indicated by the P0_mp_switch input state (assuming CAP.SMPS = 1 and POCMD.MPSP = 1). If CAP.SMPS = 0, then this bit is cleared to 0. Software should only use this bit if both CAP.SMPS and POCMD.MPSP are set to 1. Note: The reset of this bit may change based on the SATA_MP_SWITCH state at reset.
		0	Switch is closed.
		1	Switch is open.
12-8	CCS	0-1Fh	Current Command Slot. This bit field is valid when POCMD.ST is set to 1 and is set to the command slot value of the command that is currently being issued by the Port. When POCMD.ST transitions from 1 to 0, this bit field is reset to 0. After POCMD.ST transitions from 0 to 1, the highest priority slot to issue from next is command slot 0. After the first command has been issued, the highest priority slot to issue from next is POCMD.CCS + 1. For example, after the Port has issued its first command, if CCS = 0 and POCI is set to 3h, the next command that will be issued is from command slot 1.
7-5	Reserved	0	Reserved.
4	FRE	0-1	FIS Receive Enable. When set to 1, the Port may post received FISes into the FIS receive area pointed to by P0FB. When cleared, received FISes are not accepted by the Port, except for the first D2H register FIS after the initialization sequence, and no FISes are posted to the FIS receive area. System software must not set this bit until P0FB has been programmed with a valid pointer to the FIS receive area, and if software wishes to move the base, this bit must first be cleared, and software must wait for the POCMD.FR bit to be cleared. Refer to the Synopsis spec for important restrictions on changing POCMD.FRE.
3	CLO	1	Command List Override. Setting this bit to 1 causes P0TFD.STS.BSY and P0TFD.STS.DRQ to be cleared to 0. This allows a software reset to be transmitted to the device regardless of whether the BSY and DRQ bits are still set in the P0TFD.STS register. This bit is cleared to 0 when P0TFD.STS.BSY and P0TFD.STS.DRQ have been cleared to 0. A write to this register with a value of 0 has no effect. This bit should only be set to 1 immediately prior to setting POCMD.ST bit to 1 from a previous value of 0. Setting this bit to 1 at any other time is not supported and results in indeterminate behavior.
2	POD	0-1	Power On Device. This bit is read/write if cold presence detection is supported on this port as indicated by POCMD.CPD = 1. This bit is read-only 1 if cold presence detection is not supported and POCMD.CPD = 0. When set, the Port asserts the P0_cp_pod output pin so that it may be used to provide power to a cold-presence detectable port.


**Table 28. Port Command Register (P0CMD) Field Descriptions (continued)**

Bit	Field	Value	Description
1	SUD	0-1	<p>Spin-Up Device. This bit is read/write if staggered spin-up is supported as indicated by the CAP.SSS = 1. This bit is read-only 1 if staggered spin-up is not supported and CAP.SSS = 0. On an edge detect from 0 to 1, the Port starts a COMRESET initialization sequence to the device. Clearing this bit causes no action on the interface.</p> <p>Note: the SUD bit is read-only 0 on power-up until CAP.SSS bit is written with the required value.</p>
0	ST	0-1	<p>Start. When set to 1, the Port processes the command list. When cleared, the Port does not process the command list. Whenever this bit is changed from a 0 to a 1, the Port starts processing the command list at entry 0. Whenever this bit is changed from a 1 to a 0, the P0CI register is cleared by the Port upon transition into an idle state. Refer to the AHCI specification for important restrictions on when this bit can be set to 1.</p>

### 4.25 Port Task File Data Register (P0TFD)

The port task file data register (P0TFD) contains Error and Status registers updated every time a new Register FIS. The P0TFD is shown in Figure 27 and described in Table 29.

Figure 27. Port Task File Data Register (P0TFD)



LEGEND: R = Read only; -n = value after reset


Table 29. Port Task File Data Register (P0TFD) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reserved.
15-8	ERR	0-FFh	Error. Contains the latest copy of the task file error register.
7-0	STS	0-FFh	Status. Contains the latest copy of the task file status register. Note: the HBA updates the entire 8-bit field.
		0	ERR – Indicates an error during the transfer
		1h-2h	Reserved
		3h	DRQ – Indicates a data transfer is requested
		4h-6h	Reserved
		7h	BSY – Indicates the interface is busy
		8h-FFh	Reserved

### 4.26 Port Signature Register (P0SIG)

The port signature register (P0SIG) contains the Device Signature information. The P0SIG is shown in Figure 28 and described in Table 30.

Figure 28. Port Signature Register (P0SIG)



LEGEND: R = Read only; -n = value after reset


Table 30. Port Signature Register (P0SIG) Field Description

Bit	Field	Value	Description
31-0	SIG	0-FFFF FFFFh	Signature. Contains the signature received from a device on the first D2H Register FIS. This register is updated once after a reset sequence. Reset on Global or Port reset. The bit order as is: Bits 31-24: LBA High (Cylinder High) Register Bits 23-16: LBA Mid (Cylinder Low) Register Bits 15-8: LBA Low (Sector Number) Register Bits 7-0: Sector Count Register

#### 4.27 Port Serial ATA Status (SStatus) Register (POSSTS)

The port serial ATA status register (POSSTS) conveys the current state of the interface and host. The Port updates it continuously and asynchronously. When the Port transmits a COMRESET to the device, this register is updated to its reset values (i.e., Global reset, Port reset, or COMINIT from the device). The POSSTS is shown in Figure 29 and described in Table 31.

**Figure 29. Port Serial ATA Status Register (POSSTS)**



LEGEND: R = Read only; -n = value after reset

**Table 31. Port Serial ATA Status Register (POSSTS) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reserved.
11-8	IPM	0-Fh Interface Power Management. Indicates the current interface state. 0 Device is not present or communication is not established. 1h Interface in active state 2h Interface in Partial power management state. 3h-5h Reserved 6h Interface in Slumber power management state. 7h-Fh Reserved	
7-4	SPD	0-Fh Current Interface Speed. Indicates the negotiated interface communication speed. 0 Device is not present or communication is not established. 1h Generation 1 (1.5 Gbps) negotiated 2h Generation 2 (3 Gbps) negotiated 3h-Fh Reserved	
3-0	DET	0-Fh Device Detection. Indicates the interface device detection and PHY state. 0 No device detected and PHY communication is not established. 1h Device presence detected but PHY communication is not established (COMINIT is detected). 2h Reserved 3h Device presence detected and PHY communication is established (PHY Ready is detected). 4h PHY in offline mode as a result of the interface being disabled or running in BIST loopback mode. 5h-Fh Reserved	

#### 4.28 Port Serial ATA Control (SControl) Register (P0SCTL)

The port serial ATA control register (P0SCTL) is used by software to control SATA interface capabilities. Writes to this register result in an action being taken by the Port PHY interface. Reads from the register return the last value written to it. Reset on Global reset. These bits are static and should not be changed frequently due to the clock crossing between the Transport and Link Layers. Software must wait for at least seven periods of the slower clock (clk\_asic or vbus clock) before changing this register. The P0SCTL is shown in [Figure 30](#) and described in [Table 32](#).

**Figure 30. Port Serial ATA Control Register (P0SCTL)**

31	Reserved												16
R-0													
15	12	11	8	7	4	3							0
Reserved			IPM			SPD			DET				
R-0			R/W-0			R/W-0			R/W-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 32. Port Serial ATA Control Register (P0SCTL) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reserved.
11-8	IPM	0-Fh	Interface Power Management Transitions Allowed. Indicates which power states the Port PHY interface is allowed to transition to. If an interface power management state is disabled, the Port does not initiate that state and any request from the device to enter that state is rejected via PMNAKp.
		0	No interface power management state restrictions.
		1h	Transitions to the Partial state are disabled.
		2h	Transitions to the Slumber state are disabled.
		3h	Transitions to both Partial and Slumber states are disabled.
		4h-Fh	Reserved
7-4	SPD	0-Fh	Speed Allowed. Indicates the highest allowable speed of the Port PHY interface. Note: When host software must change this bit field value, the host must also reset the Port (DET = 1) at the same time to ensure proper speed negotiation.
		0	No speed negotiation restrictions.
		1h	Limit speed negotiation to Generation 1 (1.5 Gbps) communication rate.
		2h	Limit speed negotiation to Generation 2 (3 Gbps) communication rate.
		3h-Fh	Reserved
3-0	DET	0-Fh	Device Detection Initialization. Controls the Ports device detection and interface initialization. Note: This bit field may only be modified when P0CMD.ST = 0; changing this bit field while P0CMD.ST = 1 results in undefined behavior. When P0CMD.ST is set to 1, this bit field should have a value of 0.
		0	No device detection or initialization action is requested.
		1h	Perform interface initialization sequence to establish communication. This results in the interface being reset and communication re-initialized.
		2h-3h	Reserved
		4h	Disable the Serial ATA interface and put the Port PHY in offline mode.
		5h-Fh	Reserved

#### 4.29 Port Serial ATA Error (SError) Register (P0SERR)

The port serial ATA error register (P0SERR) represents all the detected interface errors accumulated since the last time it was cleared. The set bits in the SError register indicate that the corresponding error condition became true one or more times since the last time the bit was cleared. The set bits in this register are explicitly cleared by a write operation to the register, Global reset, or Port reset (COMRESET). The value written to clear the set error bits should have ones encoded in the bit positions corresponding to the bits that are to be cleared. All bits in the following table have a reset value of 0. The P0SERR is shown in Figure 31 and described in Table 33.

**Figure 31. Port Serial ATA Error Register (P0SERR)**

31				27				26		25		24			
Reserved								DIAG_X	DIAG_F	DIAG_T					
R-0								R/W1C-0	R/W1C-0	R/W1C-0					
23		22		21		20		19		18		17		16	
DIAG_S	DIAG_H	DIAG_C	DIAG_D	DIAG_B	DIAG_W	DIAG_I	DIAG_N								
R/W1C-0	R/W1C-0	R/W1C-0	R-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0								
15				12				11		10		9		8	
Reserved								ERR_E	ERR_P	ERR_C	ERR_T				
R-0								R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0				
7						2				1		0			
Reserved										ERR_M	ERR_I				
R-0										R/W1C-0	R/W1C-0				

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset

**Table 33. Port Serial ATA Error Register (P0SERR) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Reserved.
26	DIAG_X	0-1	Exchanged. This bit is set to 1 when PHY COMINIT signal is detected. This bit is reflected in the POIS.PCS bit.
25	DIAG_F	0-1	Unknown FIS Type. Indicates that one or more FISes were received by the Transport layer with good CRC, but had a type field that was not recognized/known and the length was less than or equal to 64 bytes.  Note: If the Unknown FIS length exceeds 64 bytes, the DIAG_F bit is not set and the DIAG_T bit is set instead.
24	DIAG_T	0-1	Transport State Transition Error. Indicates that a Transport Layer protocol violation was detected.
23	DIAG_S	0-1	Link Sequence Error. Indicates that one or more Link state machine error conditions was encountered. One of the conditions that cause this bit to be set is the device doing SYNC escape during FIS transmission.
22	DIAG_H	0-1	Handshake Error. Indicates that one or more R-ERRp was received in response to frame transmission. Such errors may be the result of a CRC error detected by the device, a disparity or 8-bit/10-bit decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	DIAG_C	0-1	CRC Error. Indicates that one ore more CRC errors were detected by the Link layer during FIS reception.
20	DIAG_D	0	Disparity Error. This bit is always 0 since it is not used by the AHCI specification.
19	DIAG_B	0-1	10B to 8B Decode Error. Indicates errors were detected by 10b8b decoder.  Note: This bit is set only when an error is detected on the received FIS data word. This bit is not set when an error is detected on the primitive, regardless of whether it is inside or outside the FIS.
18	DIAG_W	0-1	Comm Wake. This bit is set when the PHY COMWAKE signal is detected.
17	DIAG_I	0-1	PHY Internal Error. This bit is set when the PHY detects some internal error.  Note: The TI phy does not support any errors so this bit will never be set.
16	DIAG_N	0-1	PHYReady Change. Indicates that the PHY Ready signal changed state. This bit is reflected in the POIS.PRCs bit.
15-12	Reserved	0	Reserved.




**Table 33. Port Serial ATA Error Register (P0SERR) Field Descriptions (continued)**

Bit	Field	Value	Description
11	ERR_E	0-1	Internal Error. This bit is set to 1 when one or more AHB bus ERROR responses are detected on the master or the slave interfaces.
10	ERR_P	0-1	Protocol Error. This bit is set to 1 when any of the following conditions are detected: <ul style="list-style-type: none"> <li>• Transport state transition error (DIAG_T)</li> <li>• Link sequence error (DIAG_S)</li> <li>• RxFIFO overflow</li> <li>• Link bad end error (WTRM instead of EOF is received)</li> </ul>
9	ERR_C	0-1	Non-recovered Persistent Communication Error. This bit is set to 1 when the PHY Ready signal is negated due to the loss of communication with the device or problems with the interface, but not after transition from active to Partial or Slumber power management state.
8	ERR_T	0-1	Non-recovered Transient Data Integrity Error. This bit is set if any of the following P0SERR register bits is set during Data FIS transfer: <ul style="list-style-type: none"> <li>• ERR_P (Protocol)</li> <li>• DIAG_C (CRC)</li> <li>• DIAG_H (Handshake)</li> <li>• ERR_C (PHY Ready negation)</li> </ul>
7-2	Reserved	0	Reserved.
1	ERR_M	0-1	Recovered Communication Error. This bit is set to 1 when the PHY Ready condition is detected after interface initialization, but not after transition from partial or Slumber power management state to active state.
0	ERR_I	0-1	Recovered Data Integrity. This bit is set if any of the following P0SERR register bits is set during non-Data FIS transfer: <ul style="list-style-type: none"> <li>• ERR_P (Protocol)</li> <li>• DIAG_C (CRC)</li> <li>• DIAG_H (Handshake)</li> <li>• ERR_C (PHY Ready negation)</li> </ul>

### 4.30 Port Serial ATA Active (SActive) Register (P0SACT)

The port serial ATA active (SActive) register (P0SACT) is used to indicate what command slots have commands in them. The P0SACT is shown in [Figure 32](#) and described in [Table 34](#).

**Figure 32. Port Serial ATA Active Register (P0SACT)**



LEGEND: R/W = Read/Write; W1S = Write 1 to set; -n = value after reset


**Table 34. Port Serial ATA Active Register (P0SACT) Field Description**

Bit	Field	Value	Description
31-0	DS[n]	0-1	<p>This field is bit significant. Each bit <i>n</i> corresponds to the TAG and command slot of a native queued command, where bit 0 corresponds to TAG 0 and command slot 0. This bit field is set by software prior to issuing a native queued command for a particular command slot. Prior to writing P0CI[TAG] to 1, software sets DS[TAG] to 1 to indicate that a command with that TAG is outstanding. The device clears bits in this bit field by sending a Set Device Bits FIS to the Port. The Port clears bits in this bit field that are set to 1 in the SActive field of the Set Device Bits FIS. The Port only clears bits that correspond to native queued commands that have completed successfully.</p> <p>Software should only write to this bit field when P0CMD.ST bit is set to 1. This bit field is cleared when P0CMD.ST is written from a 1 to a 0 by software. This bit field is not cleared by a Port reset (COMRESET) or a software reset.</p>

### 4.31 Port Command Issue Register (P0CI)

The port command issue register (P0CI) is used to indicate what that a command has been constructed and may be carried out. The P0CI is shown in [Figure 33](#) and described in [Table 35](#).

**Figure 33. Port Serial ATA Active (SActive) Register (P0SACT)**



LEGEND: R/W = Read/Write; W1S = Write 1 to set; -n = value after reset


**Table 35. Port Serial ATA Active (SActive) Register (P0SACT) Field Description**

Bit	Field	Value	Description
31-0	CI[n]	0-1	<p>Command Issued. This field is bit significant. Each bit <i>n</i> corresponds to a command slot, where bit 0 corresponds to command slot 0. This bit field is set by software to indicate to the Port that a command has been built in system memory for a command slot and may be sent to the device. When the Port receives a FIS that clears the BSY, DRQ, and ERR bits for the command, it clears the corresponding bit <i>n</i> in this register for that command slot. Bits in this field can only be set to 1 by software when P0CMD.ST is set to 1.</p>

### 4.32 Port Serial ATA Notification Register (POSNTF)

The port serial ATA notification register (POSNTF) is used to determine if asynchronous notification events have occurred for directly connected devices and devices connected to a Port Multiplier. The POSNTF is shown in [Figure 34](#) and described in [Table 36](#).

**Figure 34. Port Serial ATA Notification Register (POSNTF)**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset


**Table 36. Port Serial ATA Notification Register (POSNTF) Field Description**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved.
15-0	PMN[n]	0-1	PM Notify. Indicates whether a particular device with the corresponding PM Port number issued a Set Device Bits FIS to the SATASS Port with the Notification bit set. Individual bits are cleared by software writing 1s to the corresponding bit <i>n</i> positions. This bit field is reset on Global reset, but it is not reset by Port reset (COMRESET) or software reset. <ul style="list-style-type: none"> <li>• PM Port 0 sets bit 0</li> <li>• PM Port 0 sets bit 1</li> </ul>

### 4.33 Port DMA Control Register (P0DMACR)

The port DMA control register (P0DMACR) contains bits for controlling the Port DMA engine. The software can change the fields of this register only when P0CMD.ST=0. Power-up (system reset), Global reset, or Port reset (COMRESET) reset this register to the default value. The P0DMACR is shown in [Figure 35](#) and described in [Table 37](#).

**Figure 35. Port DMA Control Register (P0DMACR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 37. Port DMA Control Register (P0DMACR) Field Description**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved.
15-12	RXABL	0-Fh	Receive Burst Limit. Allows software to limit the VBUSP master write burst size. This bit field is read/write when P0CMD.ST = 0 and read-only when P0CMD.ST = 1. Note: SATASS master breaks the burst at 1Kbyte address boundaries regardless of the RXABL value.
		0	Limit VBUSP burst size to 256 DWORDS
		1h	Limit VBUSP Burst size to 1 DWORD
		2h	Limit VBUSP Burst size to 2 DWORDs
		3h	Limit VBUSP Burst size to 4 DWORDs
		4h	Limit VBUSP Burst size to 8 DWORDs
		5h	Limit VBUSP Burst size to 16 DWORDs
		6h	Limit VBUSP Burst size to 32 DWORDs
		7h	Limit VBUSP Burst size to 64 DWORDs
		8h	Limit VBUSP Burst size to 128 DWORDs
		9h-Fh	Limit VBUSP burst size to 256 DWORDS
11-8	TXABL	0-Fh	Transmit Burst Limit. This field allows software to limit the VBUSP master read burst size. This bit field is read/write when P0CMD.ST = 0 and read-only when P0CMD.ST = 1. Note: SATASS master breaks the burst at 1Kbyte address boundaries regardless of the TXABL value.
		0	Limit VBUSP burst size to 256 DWORDS
		1h	Limit VBUSP Burst size to 1 DWORD
		2h	Limit VBUSP Burst size to 2 DWORDs
		3h	Limit VBUSP Burst size to 4 DWORDs
		4h	Limit VBUSP Burst size to 8 DWORDs
		5h	Limit VBUSP Burst size to 16 DWORDs
		6h	Limit VBUSP Burst size to 32 DWORDs
		7h	Limit VBUSP Burst size to 64 DWORDs
		8h	Limit VBUSP Burst size to 128 DWORDs
		9h-Fh	Limit VBUSP burst size to 256 DWORDS

**Table 37. Port DMA Control Register (P0DMACR) Field Description (continued)**

Bit	Field	Value	Description
7-4	RXTS	0-Fh	Receive Transaction Size (RX_TRANSACTION_SIZE). This field defines the Port DMA transaction size in DWORDs for receive (system bus write, device read) operation. This bit field is read/write when P0CMD.ST = 0 and read-only when P0CMD.ST = 1. The maximum value of this bit field is determined by the Rx FIFO Depth (P0_RXFIFO_DEPTH). If software attempts to write a value exceeding this maximum value, the maximum value would be set instead.
		0	1 DWORD
		1h	2 DWORDs
		2h	4 DWORDs
		3h	8 DWORDs
		4h	16 DWORDS (maximum value if P0_RXFIFO_DEPTH = 64)
		5h	32 DWORDs
		6h	64 DWORDs (maximum value if P0_RXFIFO_DEPTH = 128)
		7h	128 DWORDs (maximum value if P0_RXFIFO_DEPTH = 256)
		8h	256 DWORDs (maximum value if P0_RXFIFO_DEPTH = 512)
		9h	512 DWORDs (maximum value if P0_RXFIFO_DEPTH = 1024)
		Ah	1024 DWORDs (maximum value if P0_RXFIFO_DEPTH = 2048)
	Bh-Fh	Reserved	
3-0	TXTS	0-Fh	Transmit Transaction Size (TX_TRANSACTION_SIZE). This field defines the DMA transaction size in DWORDs for transmit (system bus read, device write) operation. This bit field is read/write when P0CMD.ST = 0 and read-only when P0CMD.ST = 1. The maximum value of this bit field is determined by the Tx FIFO Depth (P0_TXFIFO_DEPTH). If software attempts to write a value exceeding this maximum value, the maximum value would be set instead.
		0	1 DWORD
		1h	2 DWORDs
		2h	4 DWORDs
		3h	8 DWORDs
		4h	16 DWORDS (maximum value if P0_TXFIFO_DEPTH = 32)
		5h	32 DWORDs (maximum value if P0_TXFIFO_DEPTH = 64)
		6h	64 DWORDs (maximum value if P0_TXFIFO_DEPTH = 128)
		7h	128 DWORDs (maximum value if P0_TXFIFO_DEPTH = 256)
		8h	256 DWORDs (maximum value if P0_TXFIFO_DEPTH = 512)
		9h	512 DWORDs (maximum value if P0_TXFIFO_DEPTH = 1024)
		Ah	1024 DWORDs (maximum value if P0_TXFIFO_DEPTH = 2048)
	Bh-Fh	Reserved	

### 4.34 Port PHY Control Register (P0PHYCR)

The port PHY control register (P0PHYCR) is used to control the PHY. These ports are configured for the WIZ6C2B2N5W0M (Maverick B2) macro. Refer to that spec for further details.

Note: This description is only valid for configuration GS60. See the corresponding P0PHYSR Register description for each configuration. The P0PHYCR is shown in [Figure 36](#) and described in [Table 38](#).

**Figure 36. Port PHY Control Register (P0PHYCR)**

31	30	29	26	25	24
ENPLL	OVERRIDE	Reserved		TXDE	
R/W-0	R/W-0	R-0		R/W-0	
23	22	21	19	18	17
TXDE		TXSWING		TXCM	TXINVPAIR
R/W-0		R/W-0		R/W-0	R/W-0
15	13	12	10	9	8
RXEQ		RXCDR		RXTERM	
R/W-0		R/W-0		R/W-0	
7	6	5	4	3	0
RXINVPAIR	LOS	LB		MPY	
R/W-0	R/W-0	R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 38. Port PHY Control Register (P0PHYCR) Field Descriptions**

Bit	Field	Value	Description
31	ENPLL		<p>Enable Phy PLL. This must be enabled by software before initialization is started on the device. This bit should not be enabled unless the MPY field has been previously set or is being set in the same write. Changing the MPY field while the PLL is enabled disrupts the link clocks and may disrupt the link, requiring a port reset to fix. The PLL may be turned off while the link is in a low-power state (Partial or Slumber). If it is, then it must be re-enabled ~1us + 200 refclock cycles before software attempts to remove the low power state.</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p style="text-align: center;"><b>CAUTION</b></p> <p>If the PLL is disabled in a low-power state, the SATASS cannot wake up from low power based on a device request. If the device requests wakeup and the SATASS does not respond, a port reset may be required after software re-enables the PLL and removes the low-power state. Caution should be taken to never disable the PLL if it is possible that the device will request a wake up from low power.</p> </div> <p>0 Phy PLL is disabled. 1 Phy PLL is enabled.</p>

**Table 38. Port PHY Control Register (P0PHYCR) Field Descriptions (continued)**

Bit	Field	Value	Description																																																			
30	OVERRIDE	<p>0 Normal</p> <p>1 Override</p>	<p>Override for Clock Stopping. Normally the functional clock can only be stopped if the link is put into Partial or Slumber power mode. However, if there is no device attached (such as in a removable media situation) you may wish to stop the functional clocks but not be able to enter a low-power state. In this case, software can set the OVERRIDE bit to 1, removing the requirement for a low-power state.</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p style="text-align: center;"><b>CAUTION</b></p> <p>When there is a device attached and the OVERRIDE bit is used, if the functional clock is stopped when the link is not in a low-power state may ruin the link and cause undetermined behavior. A port reset or full SATASS reset may be required to recover.</p> </div>																																																			
29-26	Reserved	0	Reserved.																																																			
25-22	TXDE	0-Fh	<p>Transmitter De-Emphasis. Selects 1 of 16 output de-emphasis settings from 0 to 71.42% Reduction</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th style="text-align: center;">%</th> <th style="text-align: center;">dB</th> </tr> </thead> <tbody> <tr><td>0</td><td style="text-align: center;">0</td><td style="text-align: center;">0</td></tr> <tr><td>1</td><td style="text-align: center;">4.76</td><td style="text-align: center;">-0.42</td></tr> <tr><td>2h</td><td style="text-align: center;">9.52</td><td style="text-align: center;">-0.87</td></tr> <tr><td>3h</td><td style="text-align: center;">14.28</td><td style="text-align: center;">-1.34</td></tr> <tr><td>4h</td><td style="text-align: center;">19.04</td><td style="text-align: center;">-1.83</td></tr> <tr><td>5h</td><td style="text-align: center;">23.8</td><td style="text-align: center;">-2.36</td></tr> <tr><td>6h</td><td style="text-align: center;">28.56</td><td style="text-align: center;">-2.92</td></tr> <tr><td>7h</td><td style="text-align: center;">33.32</td><td style="text-align: center;">-3.52</td></tr> <tr><td>8h</td><td style="text-align: center;">38.08</td><td style="text-align: center;">-4.16</td></tr> <tr><td>9h</td><td style="text-align: center;">42.85</td><td style="text-align: center;">-4.86</td></tr> <tr><td>Ah</td><td style="text-align: center;">47.61</td><td style="text-align: center;">-5.61</td></tr> <tr><td>Bh</td><td style="text-align: center;">52.38</td><td style="text-align: center;">-6.44</td></tr> <tr><td>Ch</td><td style="text-align: center;">57.14</td><td style="text-align: center;">-7.35</td></tr> <tr><td>Dh</td><td style="text-align: center;">61.9</td><td style="text-align: center;">-8.38</td></tr> <tr><td>Eh</td><td style="text-align: center;">66.66</td><td style="text-align: center;">-9.54</td></tr> <tr><td>Fh</td><td style="text-align: center;">71.42</td><td style="text-align: center;">-10.87</td></tr> </tbody> </table>		%	dB	0	0	0	1	4.76	-0.42	2h	9.52	-0.87	3h	14.28	-1.34	4h	19.04	-1.83	5h	23.8	-2.36	6h	28.56	-2.92	7h	33.32	-3.52	8h	38.08	-4.16	9h	42.85	-4.86	Ah	47.61	-5.61	Bh	52.38	-6.44	Ch	57.14	-7.35	Dh	61.9	-8.38	Eh	66.66	-9.54	Fh	71.42	-10.87
	%	dB																																																				
0	0	0																																																				
1	4.76	-0.42																																																				
2h	9.52	-0.87																																																				
3h	14.28	-1.34																																																				
4h	19.04	-1.83																																																				
5h	23.8	-2.36																																																				
6h	28.56	-2.92																																																				
7h	33.32	-3.52																																																				
8h	38.08	-4.16																																																				
9h	42.85	-4.86																																																				
Ah	47.61	-5.61																																																				
Bh	52.38	-6.44																																																				
Ch	57.14	-7.35																																																				
Dh	61.9	-8.38																																																				
Eh	66.66	-9.54																																																				
Fh	71.42	-10.87																																																				
21-19	TXSWING	0-7h	<p>Transmitter Output Swing. Selects 1 of 8 output amplitude settings between 125 and 1375 mV (dfpp).</p> <table border="1" style="margin-left: 20px;"> <tbody> <tr><td>0</td><td>125</td></tr> <tr><td>1h</td><td>250</td></tr> <tr><td>2h</td><td>500</td></tr> <tr><td>3h</td><td>625</td></tr> <tr><td>4h</td><td>750</td></tr> <tr><td>5h</td><td>1000</td></tr> <tr><td>6h</td><td>1250</td></tr> <tr><td>7h</td><td>1375</td></tr> </tbody> </table>	0	125	1h	250	2h	500	3h	625	4h	750	5h	1000	6h	1250	7h	1375																																			
0	125																																																					
1h	250																																																					
2h	500																																																					
3h	625																																																					
4h	750																																																					
5h	1000																																																					
6h	1250																																																					
7h	1375																																																					
18	TXCM	<p>0 Normal Common Mode</p> <p>1 Raised common mode. Common mode raised by 5% of e54.</p>	<p>Transmitter Common Mode. Adjusts the common mode to suit the termination at the attached receiver.</p>																																																			

**Table 38. Port PHY Control Register (P0PHYCR) Field Descriptions (continued)**

Bit	Field	Value	Description																																				
17	TXINVPAIR		Transmitter Invert Polarity. Inverts the polarity of TXP0 and TXN																																				
16-13	RXEQ	0-Fh	Receiver Equalizer. Enables and configures the adaptive equalizer to compensate for loss in the transmission media.  <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th>Low Frequency Gain</th> <th>Zero Frequency</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Maximum</td> <td>—</td> </tr> <tr> <td>1h</td> <td colspan="2">Adaptive</td> </tr> <tr> <td>2h-7h</td> <td colspan="2">Reserved</td> </tr> <tr> <td>8h</td> <td>Adaptive</td> <td>365 MHz</td> </tr> <tr> <td>9h</td> <td>Adaptive</td> <td>275 MHz</td> </tr> <tr> <td>Ah</td> <td>Adaptive</td> <td>195 MHz</td> </tr> <tr> <td>Bh</td> <td>Adaptive</td> <td>140 MHz</td> </tr> <tr> <td>Ch</td> <td>Adaptive</td> <td>105 MHz</td> </tr> <tr> <td>Dh</td> <td>Adaptive</td> <td>75 MHz</td> </tr> <tr> <td>Eh</td> <td>Adaptive</td> <td>55 MHz</td> </tr> <tr> <td>Fh</td> <td>Adaptive</td> <td>50 MHz</td> </tr> </tbody> </table>		Low Frequency Gain	Zero Frequency	0	Maximum	—	1h	Adaptive		2h-7h	Reserved		8h	Adaptive	365 MHz	9h	Adaptive	275 MHz	Ah	Adaptive	195 MHz	Bh	Adaptive	140 MHz	Ch	Adaptive	105 MHz	Dh	Adaptive	75 MHz	Eh	Adaptive	55 MHz	Fh	Adaptive	50 MHz
	Low Frequency Gain	Zero Frequency																																					
0	Maximum	—																																					
1h	Adaptive																																						
2h-7h	Reserved																																						
8h	Adaptive	365 MHz																																					
9h	Adaptive	275 MHz																																					
Ah	Adaptive	195 MHz																																					
Bh	Adaptive	140 MHz																																					
Ch	Adaptive	105 MHz																																					
Dh	Adaptive	75 MHz																																					
Eh	Adaptive	55 MHz																																					
Fh	Adaptive	50 MHz																																					
12-10	RXCDR	0-7h	Receiver Clock/data Recovery. Configures the clock/data recovery algorithm.  <table border="1" style="margin-left: 20px;"> <tbody> <tr> <td>0</td> <td>First order, threshold of 1. Phase offset tracking up to <math>\pm 312</math> ppm. Suitable for use in asynchronous systems with low frequency offset.</td> </tr> <tr> <td>1h</td> <td>First order, threshold of 16. Phase offset tracking up to <math>\pm 260</math> ppm in the presence of ..10101010.. training pattern, or <math>\pm 195</math> ppm in the presence of 2<sup>7</sup> PRBS. Suitable for use in synchronous systems. Offers superior rejection of random jitter, but is less responsive to systematic variation such as sinusoidal jitter.</td> </tr> <tr> <td>2h</td> <td>Second order, high precision, threshold of 1. Highest precision frequency offset matching but relatively poor response to changes in frequency offset, and long lock time. Suitable for use in systems with fixed frequency offset.</td> </tr> <tr> <td>3h</td> <td>Second order, high precision, threshold of 16. Highest precision frequency offset matching but poorest response to changes in frequency offset, and longest lock time. Suitable for use in systems with fixed frequency offset and low systematic variation.</td> </tr> <tr> <td>4h</td> <td>Second order, low precision, threshold of 1. Best response to changes in frequency offset and fastest lock time, but lowest precision frequency offset matching. Suitable for use in systems with spread spectrum clocking.</td> </tr> <tr> <td>5h</td> <td>Second order, low precision, threshold of 16. Good response to changes in frequency offset and fast lock time, but low precision frequency offset matching. Suitable for use in systems with spread spectrum clocking.</td> </tr> <tr> <td>6h</td> <td>First order, threshold of 1 with fast lock. Phase offset tracking up to <math>\pm 1560</math> ppm in the presence of ..10101010.. training pattern; and <math>\pm 312</math> ppm, otherwise.</td> </tr> <tr> <td>7h</td> <td>Second order, low precision with fast lock. As per setting 100, but with improved response to changes in frequency offset when not close to lock.</td> </tr> </tbody> </table>	0	First order, threshold of 1. Phase offset tracking up to $\pm 312$ ppm. Suitable for use in asynchronous systems with low frequency offset.	1h	First order, threshold of 16. Phase offset tracking up to $\pm 260$ ppm in the presence of ..10101010.. training pattern, or $\pm 195$ ppm in the presence of 2 <sup>7</sup> PRBS. Suitable for use in synchronous systems. Offers superior rejection of random jitter, but is less responsive to systematic variation such as sinusoidal jitter.	2h	Second order, high precision, threshold of 1. Highest precision frequency offset matching but relatively poor response to changes in frequency offset, and long lock time. Suitable for use in systems with fixed frequency offset.	3h	Second order, high precision, threshold of 16. Highest precision frequency offset matching but poorest response to changes in frequency offset, and longest lock time. Suitable for use in systems with fixed frequency offset and low systematic variation.	4h	Second order, low precision, threshold of 1. Best response to changes in frequency offset and fastest lock time, but lowest precision frequency offset matching. Suitable for use in systems with spread spectrum clocking.	5h	Second order, low precision, threshold of 16. Good response to changes in frequency offset and fast lock time, but low precision frequency offset matching. Suitable for use in systems with spread spectrum clocking.	6h	First order, threshold of 1 with fast lock. Phase offset tracking up to $\pm 1560$ ppm in the presence of ..10101010.. training pattern; and $\pm 312$ ppm, otherwise.	7h	Second order, low precision with fast lock. As per setting 100, but with improved response to changes in frequency offset when not close to lock.																				
0	First order, threshold of 1. Phase offset tracking up to $\pm 312$ ppm. Suitable for use in asynchronous systems with low frequency offset.																																						
1h	First order, threshold of 16. Phase offset tracking up to $\pm 260$ ppm in the presence of ..10101010.. training pattern, or $\pm 195$ ppm in the presence of 2 <sup>7</sup> PRBS. Suitable for use in synchronous systems. Offers superior rejection of random jitter, but is less responsive to systematic variation such as sinusoidal jitter.																																						
2h	Second order, high precision, threshold of 1. Highest precision frequency offset matching but relatively poor response to changes in frequency offset, and long lock time. Suitable for use in systems with fixed frequency offset.																																						
3h	Second order, high precision, threshold of 16. Highest precision frequency offset matching but poorest response to changes in frequency offset, and longest lock time. Suitable for use in systems with fixed frequency offset and low systematic variation.																																						
4h	Second order, low precision, threshold of 1. Best response to changes in frequency offset and fastest lock time, but lowest precision frequency offset matching. Suitable for use in systems with spread spectrum clocking.																																						
5h	Second order, low precision, threshold of 16. Good response to changes in frequency offset and fast lock time, but low precision frequency offset matching. Suitable for use in systems with spread spectrum clocking.																																						
6h	First order, threshold of 1 with fast lock. Phase offset tracking up to $\pm 1560$ ppm in the presence of ..10101010.. training pattern; and $\pm 312$ ppm, otherwise.																																						
7h	Second order, low precision with fast lock. As per setting 100, but with improved response to changes in frequency offset when not close to lock.																																						
9-8	RXTERM	0-3h	Receiver Termination. Selects input termination options suitable for a variety of AC or DC coupled scenarios.  <table border="1" style="margin-left: 20px;"> <tbody> <tr> <td>0</td> <td>Common point set to <math>V_{SSA}</math>. This configuration is for applications that are AC coupled at the receive end that require a 0V common mode. Common mode termination is direct to <math>V_{SSA}</math>.</td> </tr> <tr> <td>1h</td> <td>Common point set to <math>0.8 V_{DDA}</math>. This configuration is for AC coupled systems. The transmitter has no effect on the receiver common mode, which is set to optimize the input sensitivity of the receiver. Common mode termination is via a 50 pF capacitor to <math>V_{SSA}</math>. This mode is probably not used for SATA.</td> </tr> <tr> <td>2h</td> <td>Common point set to <math>0.2 V_{DDA}</math>. This configuration is for applications (DC coupled or AC coupled at the transmit end) that require a low common mode. Common mode termination is via a 50 pF capacitor to <math>V_{SSA}</math>.</td> </tr> <tr> <td>3h</td> <td>Common point floating, wide common mode range. This configuration utilizes the internal AC coupled level shifters to support a wide common mode range, and it therefore requires DC balanced coding. It can also be used to achieve high single ended impedance. This mode is probably not used for SATA.</td> </tr> </tbody> </table>	0	Common point set to $V_{SSA}$ . This configuration is for applications that are AC coupled at the receive end that require a 0V common mode. Common mode termination is direct to $V_{SSA}$ .	1h	Common point set to $0.8 V_{DDA}$ . This configuration is for AC coupled systems. The transmitter has no effect on the receiver common mode, which is set to optimize the input sensitivity of the receiver. Common mode termination is via a 50 pF capacitor to $V_{SSA}$ . This mode is probably not used for SATA.	2h	Common point set to $0.2 V_{DDA}$ . This configuration is for applications (DC coupled or AC coupled at the transmit end) that require a low common mode. Common mode termination is via a 50 pF capacitor to $V_{SSA}$ .	3h	Common point floating, wide common mode range. This configuration utilizes the internal AC coupled level shifters to support a wide common mode range, and it therefore requires DC balanced coding. It can also be used to achieve high single ended impedance. This mode is probably not used for SATA.																												
0	Common point set to $V_{SSA}$ . This configuration is for applications that are AC coupled at the receive end that require a 0V common mode. Common mode termination is direct to $V_{SSA}$ .																																						
1h	Common point set to $0.8 V_{DDA}$ . This configuration is for AC coupled systems. The transmitter has no effect on the receiver common mode, which is set to optimize the input sensitivity of the receiver. Common mode termination is via a 50 pF capacitor to $V_{SSA}$ . This mode is probably not used for SATA.																																						
2h	Common point set to $0.2 V_{DDA}$ . This configuration is for applications (DC coupled or AC coupled at the transmit end) that require a low common mode. Common mode termination is via a 50 pF capacitor to $V_{SSA}$ .																																						
3h	Common point floating, wide common mode range. This configuration utilizes the internal AC coupled level shifters to support a wide common mode range, and it therefore requires DC balanced coding. It can also be used to achieve high single ended impedance. This mode is probably not used for SATA.																																						
7	RXINVPAIR	0-1	Receiver Invert Polarity. Inverts the polarity of RXP0 and RXN.																																				




**Table 38. Port PHY Control Register (P0PHYCR) Field Descriptions (continued)**

Bit	Field	Value	Description
6	LOS	0 1	<p>Loss of Signal Detection. Disables or Enables Loss of Signal detection that is necessary for Receive Data and OOB Detection.</p> <p>Note: This must be enabled by software before initialization is started on the device.</p> <p>0 Loss of signal detection is disabled.</p> <p>1 Loss of signal detection is enabled.</p>
5-4	LB	0-3h 0 1h 2h 3h	<p>Loop Bandwidth. Specify loop bandwidth settings.</p> <p>Note: In systems with more than 1 port, only Port 0 (P0) has this field connected. In all other ports, the field is writable, but will have no effect.</p> <p>0 Medium Bandwidth. The PLL bandwidth is set to a twelfth of the frequency of REFCLKP/N.</p> <p>1h Ultra High Bandwidth. The PLL bandwidth is set to one-eighth of the frequency of REFCLKP/N.</p> <p>2h Low Bandwidth. The PLL bandwidth is set to one- twentieth of the frequency of RECLKP/N, or 3 MHz (whichever is larger).</p> <p>3h High Bandwidth. The PLL bandwidth is set to one-tenth of the frequency of REFCLKP/N, or 3 MHz (whichever is larger).</p>
3-0	MPY	0-Fh 0 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh-Fh	<p>PLL Multiply. Select PLL multiply factors between 4 and 60. The MPY factor along with the REFCLKP/N frequency is what determines the required data rate. Full Rate corresponds to 3 Gbps Line Rate (Gen2) and Half Rate corresponds to 1.5 Gbps Line Rate (Gen1). Example: If REFCLKP/N are 300 MHz, then MPY = 1 (5x).</p> <p>Note: In systems with more than 1 port, only Port 0 (P0) has this field connected. In all other ports, the field is writable, but will have no effect.</p> <p>0 Reserved</p> <p>1h 5x</p> <p>2h 6x</p> <p>3h Reserved</p> <p>4h 8x</p> <p>5h 10x</p> <p>6h 12x</p> <p>7h 12.5x</p> <p>8h 15x</p> <p>9h 20x</p> <p>Ah 25x</p> <p>Bh-Fh Reserved</p>

### 4.35 Port PHY Status Register (P0PHYSR)

The port PHY status register (P0PHYSR) is used to reflect the PHY status. Note: In multi-port configurations, each of these registers will read identically. This description is only valid for the configuration GS60. See the corresponding P0PHYSR Register description for each configuration. The P0PHYSR is shown in [Figure 37](#) and described in [Table 39](#).

**Figure 37. Port PHY Status Register (P0PHYSR)**



LEGEND: R = Read only; -n = value after reset

**Table 39. Port PHY Status Register (P0PHYSR) Field Description**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved.
1	SIGDET	0-1	Signal Detect. Indicates that Port # has a signal present.
0	LOCK	0-1	PLL Lock. Indicates that the PLL has locked.

## Appendix A Revision History

[Table 40](#) lists the changes made since the previous version of this document.

**Table 40. Document Revision History**

<b>Reference</b>	<b>Additions/Modifications/Deletions</b>
<a href="#">Figure 16</a>	Changed reset value of PHY_CTRL bit.
<a href="#">Table 18</a>	Changed Value of PHY_CTRL bit.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated