


## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

### FEATURES

- Low-Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V  $V_{CC}$
- Distributes One Clock Input to Six Outputs
- One Select Input Configures Three Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- Negative-Edge-Triggered Clear for Half-Frequency Outputs
- TTL-Compatible Inputs and Outputs
- Outputs Drive 50- $\Omega$  Parallel-Terminated Transmission Lines
- State-of-the-Art *EPIC-IIB*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Packaged in Plastic 28-Pin Shrink Small Outline Package

DB OR DL PACKAGE  
(TOP VIEW)



### DESCRIPTION

The CDC536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with synchronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC536 operates at 3.3-V  $V_{CC}$  and is designed to drive a 50- $\Omega$  transmission line.

The feedback input (FBIN) is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL) input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable ( $\overline{OE}$ ) is provided for output control. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. When  $\overline{OE}$  is low, the outputs are active. TEST is used for factory testing of the device and can be used to bypass the PLL. TEST should be strapped to GND for normal operation.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

*EPIC-IIB* is a trademark of Texas Instruments.

Unlike many products containing PLLs, the CDC536 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC536 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback signals. Such changes occur upon change of the select inputs, enabling the PLL via TEST, and upon enable of all outputs via  $\overline{OE}$ .

The CDC536 is characterized for operation from 0°C to 70°C.

### DETAILED DESCRIPTION OF OUTPUT CONFIGURATIONS

The voltage-controlled oscillator (VCO) in the CDC536 has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the CDC536 outputs. The output of the VCO is divided by two and by four to provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. The SEL0 and SEL1 inputs determine which of the two signals are buffered to each bank of device outputs.

One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the frequency of this output matches that of the CLKIN signals. In the case that a VCO/2 output is wired to FBIN, the VCO must operate at twice the CLKIN frequency, resulting in device outputs that operate at the same or one-half the CLKIN frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at the same or twice the CLKIN frequency.

#### Output Configuration A

Output configuration A is valid when any output configured as a 1× frequency output in Table 1 is fed back to the FBIN input. The input frequency range for the CLKIN input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2× outputs operate at half the CLKIN frequency, while outputs configured as 1× outputs operate at the same frequency as the CLKIN input.

**Table 1. Output Configuration A**

INPUTS	OUTPUTS	
	1/2× FREQUENCY	1× FREQUENCY
L	None	All
H	1Yn	2Yn


#### Output Configuration B

Output configuration B is valid when any output configured as a 1× frequency output in Table 2 is fed back to FBIN. The input frequency range for the CLKIN input is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1× outputs operate at the CLKIN frequency, while outputs configured as 2× outputs operate at double the frequency of the CLKIN input.

**Table 2. Output Configuration B**

INPUTS	OUTPUTS	
	1× FREQUENCY	2× FREQUENCY
L	All	None
H	1Yn	2Yn

**FUNCTIONAL BLOCK DIAGRAM**



**FUNCTIONAL BLOCK DIAGRAM (continued)**

**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLKIN	3	I	Clock input. CLKIN provides the clock signal to be distributed by the CDC536 clock-driver circuit. CLKIN is used to provide the reference signal to the integrated phase-lock loop that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase in order for the phase-lock loop to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the phase-lock loop to phase lock the feedback signal to its reference signal.
$\overline{\text{CLR}}$	24	I	$\overline{\text{CLR}}$ is used for testing purposes only. Connect $\overline{\text{CLR}}$ to GND for normal operation.
FBIN	26	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the six clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and differential CLKIN inputs.
$\overline{\text{OE}}$	5	I	Output enable. $\overline{\text{OE}}$ is the output enable for all outputs. When $\overline{\text{OE}}$ is low, all outputs are enabled. When $\overline{\text{OE}}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the phase-lock loop is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{\text{OE}}$ , enabling the output buffers, a stabilization time is required before the phase-lock loop obtains phase lock.
SEL	4	I	Output configuration select. SEL selects the output configuration for each output bank (e.g. 1×, 1/2×, or 2×).(see Tables 1 and 2).
TEST	25	I	TEST is used to bypass the phase-lock loop circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be grounded for normal operation.
1Y1-1Y3	7, 10, 13	O	These outputs are configured by SEL to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on SEL. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal.
2Y1-2Y3	22, 19, 16	O	These outputs transmit one-half the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of the CLKIN signal.

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	UNIT	
Supply voltage range, $V_{CC}$	-0.5 V to 4.6 V	
Input voltage range, $V_I$ (see <sup>(2)</sup> )	-0.5 V to 7 V	
Voltage range applied to any output in the high state or power-off state, $V_O$ (see <sup>(2)</sup> )	-0.5 V to 5.5 V	
Current into any output in the low state, $I_O$	64 mA	
Input clamp current, $I_{IK}(V_I < 0)$	-20 mA	
Output clamp current, $I_{OK}(V_O < 0)$	-50 mA	
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see <sup>(3)</sup> ):	DB package	0.68 W
	DL package	0.7 W
Operating free-air temperature range, $T_A$	0°C to 70°C	
Storage temperature range, $T_{stg}$	-65°C to 150°C	

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

**RECOMMENDED OPERATING CONDITIONS (SEE <sup>(1)</sup>)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.6	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	5.5	V
$I_{OH}$	High-level output current		32	mA
$I_{OL}$	Low-level output current		32	mA
$T_A$	Operating free-air temperature	0	70	°C

(1) Unused inputs must be held high or low.

**ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$		UNIT
		MIN	MAX	
$V_{IK}$	$V_{CC} = 3\text{ V}$ , $I_I = -18\text{ mA}$		1.2	V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^{(1)}$ , $I_{OH} = -100\ \mu\text{A}$	$V_{CC}-0.2$		V
	$V_{CC} = 3\text{ V}$ , $I_{OH} = -32\text{ mA}$	2		
$V_{OL}$	$V_{CC} = 3\text{ V}$ , $I_{OL} = 100\ \mu\text{A}$		0.2	V
	$V_{CC} = 3\text{ V}$ , $I_{OL} = 32\text{ mA}$		0.5	
$I_I$	$V_{CC} = 0\text{ or MAX}^{(1)}$ , $V_I = 3.6\text{ V}$		$\pm 10$	$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$\pm 1$	
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		10	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0$		10	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$	Outputs high	2	mA
		Outputs low	2	
		Outputs disabled	2	
$C_i$	$V_I = V_{CC}\text{ or GND}$		6	pF
$C_o$	$V_O = V_{CC}\text{ or GND}$		9	pF

(1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

**TIMING REQUIREMENTS**

over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT	
$f_{\text{clock}}$	Clock frequency	When VCO is operating at four times the CLKIN frequency	25	50	MHz
		When VCO is operating at double the CLKIN frequency	50	100	
	Input clock duty cycle	40%	60%		
	Stabilization time <sup>(1)</sup>	After SEL		50	$\mu\text{s}$
		After $\overline{\text{OE}}\downarrow$		50	
		After power up		50	
		After CLKIN		50	

(1) Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


### SWITCHING CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 30\text{ pF}$  (see <sup>(1)</sup> and Figure 1 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
$f_{max}$			100		MHz
Duty cycle		Y	45%	55%	
$t_{phase\ error}^{(2)}$	CLKIN↑	Y	500	+500	ps
Jitter <sub>(pk-pk)</sub>	CLKIN↑	Y		200	ps
$t_{sk(o)}^{(2)}$				0.5	ns
$t_{sk(pr)}$				1	ns
$t_r$				1.4	ns
$t_f$				1.4	ns

- (1) The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
- (2) The propagation delay,  $t_{phase\ error}$ , is dependent on the feedback path from any output to FBIN. The  $t_{phase\ error}$ ,  $t_{sk(o)}$ , and  $t_{sk(pk)}$  specifications are only valid for equal loading of all outputs.


### PARAMETER MEASUREMENT INFORMATION



- A. NOTES: .  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 100\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms


**PARAMETER MEASUREMENT INFORMATION (continued)**



- A. NOTES: . Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 1, 2, \dots, 6$ )
  - The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 7, 8, 9$ )
- B. Process skew,  $t_{sk(p)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 1, 2, \dots, 6$ ) across multiple devices under identical operating conditions.
  - The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 7, 8, 9$ ) across multiple devices under identical operating conditions.

**Figure 2. Skew Waveforms and Calculations**

PARAMETER MEASUREMENT INFORMATION (continued)



- A. NOTES: . Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 10, 11, \dots 15$ )
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 10, 11, \dots 15$ ) across multiple devices under identical operating conditions.

Figure 3. Waveforms for Calculation of  $t_{sk(o)}$  and  $t_{sk(pr)}$



**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">CDC536DB</a>	Active	Production	SSOP (DB)   28	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536
CDC536DB.B	Active	Production	SSOP (DB)   28	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536
CDC536DBG4	Active	Production	SSOP (DB)   28	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536
<a href="#">CDC536DBR</a>	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536
CDC536DBR.B	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC536DBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC536DBR	SSOP	DB	28	2000	350.0	350.0	43.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CDC536DB	DB	SSOP	28	50	530	10.5	4000	4.1
CDC536DB.B	DB	SSOP	28	50	530	10.5	4000	4.1
CDC536DBG4	DB	SSOP	28	50	530	10.5	4000	4.1

# DB0028A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214853/B 03/2018

### NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT


DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4214853/B 03/2018

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025