

INA1H94-SP Radiation-Hardened, High Common-Mode Voltage Difference Amplifier

1 Features

- QML Class V (QMLV), RHA, SMD (5962R2121201VXC)
- Radiation performance
 - RHA up to TID = 100krad(Si)
 - ELDRS-free up to TID = 100krad(Si)
 - SEL immune to LET = 75MeV×cm² /mg
 - SEE characterized to LET = 75MeV×cm² /mg
- Common-mode voltage range: ±150V
- Minimum CMRR: 84dB from –55°C to +125°C
- DC specifications:
 - Maximum offset voltage: 3500μV
 - Typical offset voltage drift: 3μV/°C
 - Maximum gain error: 0.047%
 - Typical gain error drift: 1.5ppm/°C
 - Typical gain nonlinearity: 0.0005% FSR
- AC performance:
 - Small-signal bandwidth: 500kHz
 - Typical slew rate: 5V/μs
- Wide supply range: ±2V to ±9V
 - Maximum quiescent current: 900μA
 - Output swing on ±9V supplies: ±7.5V

2 Applications

- High-voltage current sensing
- Battery cell voltage monitoring
- Power-supply current monitoring
- Motor controls
- Replacement for isolation circuits

3 Description


The INA1H94-SP is a radiation-hardened precision unity-gain difference amplifier with a very high input common-mode voltage range. The INA1H94-SP is a single, monolithic device that consists of a precision op amp and an integrated thin-film resistor network. The INA1H94-SP can accurately measure small differential voltages in the presence of common-mode signals up to ±150V.

In many applications where galvanic isolation is not required, the INA1H94-SP can replace isolation amplifiers. The INA1H94-SP can help eliminate costly isolated input side power supplies, along with the associated ripple, noise, and quiescent current. The excellent 0.0005% typical nonlinearity, high common-mode, and 500kHz bandwidth of the INA1H94-SP makes for a compelling sensor readout device.

Device Information

PART NUMBER	GRADE ⁽²⁾	PACKAGE ⁽¹⁾	BODY SIZE ⁽⁴⁾
5962R2121201VXC	Flight Model (QMLV), RHA to 100-krad	HKX (CFP, 8)	6.475mm × 6.485mm
INA1H94HKX/EM	Engineering sample ⁽³⁾		

- For all available packages, see [Section 10](#).
- For additional information about the part grade, view [SLYB235](#).
- These units are intended for engineering evaluation only. They are processed to a noncompliant flow (that is, no burn-in, and so forth) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to +125°C or operating life.
- The body size (length × width) is a nominal value and does not include pins.



Simplified Battery Cell Monitoring Application



Table of Contents

1 Features	1	7 Application and Implementation	16
2 Applications	1	7.1 Application Information.....	16
3 Description	1	7.2 Typical Application.....	16
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations.....	18
5 Specifications	4	7.4 Layout.....	19
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support	20
5.2 ESD Ratings.....	4	8.1 Device Support.....	20
5.3 Recommended Operating Conditions.....	4	8.2 Documentation Support.....	20
5.4 Thermal Information: INA1H94-SP.....	5	8.3 Receiving Notification of Documentation Updates....	20
5.5 Electrical Characteristics: $V_S = \pm 9V$	6	8.4 Support Resources.....	20
5.6 Electrical Characteristics: $V_+ = 5V$ and $V_- = 0V$	7	8.5 Trademarks.....	20
5.7 Typical Characteristics.....	8	8.6 Electrostatic Discharge Caution.....	21
6 Detailed Description	13	8.7 Glossary.....	21
6.1 Overview.....	13	9 Revision History	21
6.2 Functional Block Diagram.....	13	10 Mechanical, Packaging, and Orderable Information	21
6.3 Feature Description.....	13		
6.4 Device Functional Modes.....	15		

4 Pin Configuration and Functions




Figure 4-1. HKX (8-Pin CFP) Package, Top View

Table 4-1. Pin Functions

NO.		TYPE	DESCRIPTION
NAME	NO.		
-IN	8	Input	Inverting input
+IN	1	Input	Noninverting input
REF _A	3	Input	Reference input
REF _B	7	Input	Reference input
V-	2	Power	Negative power supply
V+	5, 6	Power	Positive power supply ⁽¹⁾ ⁽²⁾
V _{OUT}	4	Output	Output

(1) In this document, (V+) – (V-) is referred to as V_S.

(2) Pins 5 and 6 are shorted to each other within the device. Connect either Pin 5, Pin 6, or both to the positive power supply.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _S	Supply voltage, V _S = (V+) – (V–) ⁽³⁾		24		V
	Signal input pin voltage range	Continuous	–150	150	V
	Signal input pin current		±10		mA
REF _{A/B}	Maximum voltage on reference pins		(V–) – 0.3	(V+) + 0.3	V
	Output short circuit ⁽²⁾		Continuous		
T _A	Operating temperature		–55	150	°C
T _J	Junction			150	°C
T _{STG}	Storage		–65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package.
- (3) The device can withstand up to a 24V supply voltage during temporary faults and short-term stresses, such as transient events, without causing damage. Keep the supply voltage at or below 18V for long-term reliability.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _S	Single-supply	4		18	V
	Dual-supply	±2		±9	
T _A	Operating temperature range	–55		125	°C

5.4 Thermal Information: INA1H94-SP

THERMAL METRIC ⁽¹⁾		INA1H94-SP	UNIT
		HKX (CFP)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	42.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	102.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	35.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	96.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	30.9	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics: $V_S = \pm 9V$

at $T_A = 25^\circ\text{C}$, $R_L = 10\text{k}\Omega$ connected to ground, and $V_{CM} = \text{REF}_A = \text{REF}_B = \text{GND}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAIN						
	Initial	V _{OUT} = ±7.5V	1			V/V
	Gain error	V _{OUT} = ±7.5V, T _A = −55°C to +125°C	±0.005		±0.047	%FSR
	Gain	T _A = −55°C to +125°C	±1.5			ppm/°C
	Nonlinearity		±0.0005			%FSR
OFFSET VOLTAGE						
V _{OS}	Input offset	T _A = −55°C to +125°C		350	3500	μV
dV _{OS} /dT	Input offset drift	T _A = −55°C to +125°C		3		μV/°C
PSRR	Power-supply rejection ratio	V _S = ±2V to ±9V, T _A = −55°C to +125°C	90	120		dB
INPUT						
	Impedance	Differential	600	800		kΩ
		Common-mode	150	200		kΩ
	Voltage range	Differential	−7.5		7.5	V
		Common-mode	−150		150	V
CMRR	Common-mode rejection ratio	f = DC, V _{CM} = ±150V, T _A = −55°C to +125°C	84	100		dB
		Flight model post TID exposure f = DC, V _{CM} = ±150V, T _A = −55°C to +125°C	80			
		f = 500Hz, V _{CM} = 49V _{PP}		90		
		f = 1kHz, V _{CM} = 49V _{PP}		90		
OUTPUT						
V _O	Voltage range		−7.5		7.5	V
I _{SC}	Short-circuit range			±25		mA
C _L	Capacitive load drive	No sustained oscillations		10		nF
OUTPUT NOISE VOLTAGE						
e _{NO}	Output stage voltage noise	f = 0.01Hz to 10Hz		20		μV _{PP}
		f = 10kHz		550		nV/√Hz
DYNAMIC RESPONSE						
	Small-signal bandwidth			500		kHz
SR	Slew rate	V _{OUT} = ±7.5V step	1.7	5		V/μs
BW	Full-power bandwidth	V _{OUT} = 8V _{PP}		300		kHz
t _S	Settling time	To 0.01%, V _{OUT} = 7.5V step		7		μs
POWER SUPPLY						
V _S	Voltage range		±2		±9	V
I _Q	Quiescent current	V _{OUT} = 0V	500	810	900	μA
		V _{OUT} = 0V, T _A = −55°C to +125°C			1.1	mA

5.6 Electrical Characteristics: $V_+ = 5V$ and $V_- = 0V$

at $T_A = +25^\circ\text{C}$, $R_L = 10\text{k}\Omega$ connected to ground, and $V_{CM} = \text{REF}_A = \text{REF}_B = 2.5V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAIN						
	Initial	V _{OUT} = 1.5V to 3.5V	1			V/V
	Gain error	V _{OUT} = 1.5V to 3.5V, T _A = −55°C to +125°C	±0.005	±0.047		%FSR
	Gain	T _A = −55°C to +125°C	±1.5			ppm/°C
	Nonlinearity		±0.0005			%FSR
OFFSET VOLTAGE						
V _{OS}	Input offset	T _A = −55°C to +125°C		350	3500	μV
dV _{OS} /dT	Input offset drift	T _A = −55°C to +125°C		3		μV/°C
PSRR	Power-supply rejection ratio	V _S = 4V to 5V		120		dB
INPUT						
	Impedance	Differential	600	800		kΩ
		Common-mode	150	200		kΩ
	Voltage range	Differential	−1		1	V
		Common-mode	−18		23	V
CMRR	Common-mode rejection ratio	f = DC, V ₊ = 2.5V, V _− = −2.5V, V _{CM} = −20V to 20V, REF _A = REF _B = 0V, T _A = −55°C to +125°C	80	100		dB
		Flight model post-TID exposure f = DC, V ₊ = 2.5V, V _− = −2.5V, V _{CM} = −20V to 20V, REF _A = REF _B = 0V, T _A = −55°C to +125°C	76			
		f = 500Hz, V _{CM} = 49V _{PP}		100		
		f = 1kHz, V _{CM} = 49V _{PP}		90		
OUTPUT						
V _O	Voltage range		1.5		3.5	V
I _{SC}	Short-circuit range			±15		mA
C _L	Capacitive load drive	No sustained oscillations		10		nF
OUTPUT NOISE VOLTAGE						
e _{NO}	Output stage voltage noise	f = 0.01Hz to 10Hz		20		μV _{PP}
		f = 10kHz		550		nV/√Hz
DYNAMIC RESPONSE						
	Small-signal bandwidth			500		kHz
SR	Slew rate	V _{OUT} = 2V _{PP} step	1.7	5		V/μs
BW	Full-power bandwidth	V _{OUT} = 2V _{PP}		480		kHz
t _S	Settling time	To 0.01%, V _{OUT} = 2V _{PP} step		7		μs
POWER SUPPLY						
V _S	Voltage range			5		V
I _Q	Quiescent current		500	810	900	μA
		T _A = −55°C to +125°C			1.1	mA

5.7 Typical Characteristics

at $T_A = +25^\circ\text{C}$, $R_L = 2\text{k}\Omega$ connected to ground, $\text{REF}_A = \text{REF}_B = \text{GND}$, and $V_S = \pm 9\text{V}$ (unless otherwise noted)




Figure 5-1. Common-Mode Range with Bipolar Power Supply




Figure 5-2. Common-Mode Range with Unipolar Power Supply




Figure 5-3. CMRR vs Frequency




Figure 5-4. Output Voltage vs Load Current




Figure 5-5. Gain vs Frequency




Figure 5-6. Frequency Response vs Capacitive Load

5.7 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $R_L = 2\text{k}\Omega$ connected to ground, $\text{REF}_A = \text{REF}_B = \text{GND}$, and $V_S = \pm 9\text{V}$ (unless otherwise noted)




Figure 5-7. Large-Signal Step Response vs Frequency




Figure 5-8. Noise Spectral Density vs Frequency




Figure 5-9. Noise 0.01Hz to 10Hz




Figure 5-10. Positive PSRR vs Frequency




Figure 5-11. Negative PSRR vs Frequency




Figure 5-12. Small-Signal Step Response

5.7 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $R_L = 2\text{k}\Omega$ connected to ground, $\text{REF}_A = \text{REF}_B = \text{GND}$, and $V_S = \pm 9\text{V}$ (unless otherwise noted)




Figure 5-13. Slew Rate vs Power Supply Voltage




Figure 5-14. Settling Time - Fall Time




Figure 5-15. Settling Time - Rise Time




Figure 5-16. Common Mode Rejection Ratio




Figure 5-17. Offset Voltage





Figure 5-18. Differential Gain Error

5.7 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $R_L = 2\text{k}\Omega$ connected to ground, $\text{REF}_A = \text{REF}_B = \text{GND}$, and $V_S = \pm 9\text{V}$ (unless otherwise noted)



n = Approximately 1200 units, 0.15 $\mu\text{V/V}$ bin width

Figure 5-19. Power Supply Rejection Ratio




Figure 5-20. Offset Voltage vs Temperature




Figure 5-21. CMRR vs Temperature




Figure 5-22. PSRR vs Temperature




Figure 5-23. Gain Error vs Temperature




Figure 5-24. Gain Nonlinearity vs Temperature

5.7 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $R_L = 2\text{k}\Omega$ connected to ground, $\text{REF}_A = \text{REF}_B = \text{GND}$, and $V_S = \pm 9\text{V}$ (unless otherwise noted)




Figure 5-25. Quiescent Current vs Temperature




Figure 5-26. Quiescent Current vs Supply




Figure 5-27. Quiescent Current Histogram


6 Detailed Description

6.1 Overview

The INA1H94-SP is a radiation-hardened, high-voltage, precision unity-gain difference amplifier. The INA1H94-SP consists of a precision op amp and an integrated thin-film trimmed resistor network. The accurately trimmed on-chip resistors of the monolithic device provide several advantages over a discrete difference amplifier design. The INA1H94-SP can accurately measure small differential voltages in the presence of common-mode signals up to $\pm 150\text{V}$ while achieving high common-mode rejection ratio, high linearity, and low gain error.

A functional block diagram for the INA1H94-SP is shown in the next section.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Common-Mode Range

Figure 6-1 shows the basic connections required for dual-supply operation. Applications with noisy or high-impedance power-supply lines can require decoupling capacitors placed close to the device pins. The output voltage is equal to the differential input voltage between pins 1 and 8. The common-mode input voltage is rejected. Figure 6-2 shows the basic connections required for single-supply operation.




Figure 6-1. Power and Signal Connections for Dual-Supply Operation




Figure 6-2. Power and Signal Connections for Single-Supply Operation

Most applications use the INA1H94-SP as a simple unity-gain difference amplifier. Equation 1 shows the transfer function:

$$V_{OUT} = (+IN) - (-IN) \quad (1)$$

Some applications, however, apply voltages to the reference terminals (REF_A and REF_B). Equation 2 shows the complete transfer function:

$$V_{OUT} = (+IN) - (-IN) + 20 \times REF_A - 19 \times REF_B \quad (2)$$

The high common-mode range of the INA1H94-SP is achieved by dividing down the input signal with a high precision resistor divider. This resistor divider brings both the positive input and the negative input within the

input range of the internal operational amplifier. This input range depends on the supply voltage of the INA1H94-SP.

[Figure 5-1](#) can be used to determine the maximum common-mode range for a specific supply voltage. The maximum common-mode range can also be calculated by ensuring that both the positive and the negative input of the internal amplifier are within 1.5V of the supply voltage.

In case the voltage at the inputs of the internal amplifier exceeds the supply voltage, the internal ESD diodes start conducting current. This current must be limited to 10mA to make sure not to exceed the absolute maximum ratings for the device.

6.4 Device Functional Modes

The recommended maximum power supply condition for the INA1H94-SP is $V_S = 18V$. This is achieved with an 18V single-ended supply, or split $\pm 9V$ supplies. The minimum power supply condition $V_S = 4V$. See [Figure 5-1](#) and [Figure 5-2](#) or check linear operation using the [INA1H94-SP Linear Operation Checker](#) to verify design compliance with the input common-mode limitations of the device.

Common-mode rejection (CMR) of the INA1H94-SP depends on the input resistor network, which is laser-trimmed for accurate ratio matching. To maintain high CMR, make sure to have low source impedance driving the two inputs. A 75 Ω resistance in series with the input pins +IN and –IN decreases the common-mode rejection ratio (CMRR) from 100dB (typical) to 74dB. Resistance in series with the reference pins also degrades CMR.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

Figure 7-1 shows the INA1H94-SP basic connections on a typical application. Connect power supply bypass capacitors close to the device pins. To avoid converting common-mode signals into differential signals, make sure that both input path connections are symmetrical and well matched for source impedance and capacitance.

The source impedance at the positive and negative inputs must be nearly equal to obtain good common-mode rejection. A 75Ω mismatch in source impedance degrades the common-mode rejection of a typical device to approximately 74dB. Gain accuracy is also slightly affected by input impedance mismatch. If the source has a known impedance mismatch, use an additional resistor in series with one input to preserve good common-mode rejection.

7.2 Typical Application

7.2.1 SAR ADC 12-B, 8-Channel Battery Cell Voltage Monitor

The application circuit in Figure 7-1 shows a schematic for a battery cell voltage monitoring system. This circuit example is intended to support eight standard Lithium-Ion 4.2V batteries. The difference amplifier is used to monitor the voltage level of each battery cell within a battery pack to monitor the state of health of the batteries.

The battery-monitoring circuit functions by using the INA1H94-SP, unity-gain difference amplifier, to accurately measure the voltage from each battery cell, and level-shift the common-mode voltage to the ADC input range. The INA1H94-SP is powered with bipolar supplies of +12V (VS+) and -5V (VS-). The difference amplifier is able to accommodate the input common-mode voltage of each battery cell on the 33.6V, 8-cell battery stack.

The ADC128S12QML-SP is a radiation hardened, 12-bit, 8-channel, 50kSPS to 1MSPS successive approximation register (SAR) ADC powered with a 5V unipolar supply. The INA1H94-SP op-amp buffers the difference amplifier output, and supports driving the SAR ADC up to 500kSPS maximum sampling rate.




Figure 7-1. INA1H94-SP Battery Cell Monitor Circuit- Bipolar Supplies

Alternatively, [Figure 7-2](#) shows the battery cell monitor circuit powered with a unipolar +12V (VS+) supply. The INA1H94-SP does not support rail-to-rail output swing, leading to the addition of a +2.5V reference. The difference amplifier output swing requires at least 1.5V headroom above the negative supply (VS–), requiring to bias the REF_A and REF_B reference input pins to a voltage above 1.5V to level-shift the output signal to meet the output linear range of the difference amplifier. The output of the INA is fed into a voltage divider using 0.05% tolerance resistors to bring the signal within the 5V full-scale range of the ADC.




Figure 7-2. INA1H94-SP Battery Cell Monitor Circuit-Unipolar Supply

7.2.1.1 Design Requirements

The design requirements for the battery monitoring application are listed on [Table 7-1](#).

Table 7-1. Design Requirements



PARAMETER	VALUE
Supply voltages (bipolar supply circuit)	VS+ = +12V, VS– = –5V
Supply voltage (unipolar supply circuit)	VS+ = +12V, VS– = GND, REF _A = REF _B = +2.5V
Number of battery cells	8
Battery cell voltage	3V to 4.2V
Full-scale range of ADC	FSR = +5V
Maximum sampling rate supported	500kSPS (ADC maximum sampling rate is 1MSPS)

7.2.1.2 Detailed Design Procedure

1. Select high-grade C0G (NP0) capacitor for C_{FIL} to improve linearity and reduce settling errors.
2. On the battery monitor circuit using bipolar supply, connect the REF_A and REF_B input reference pins to GND using short, low impedance connections.
3. On the battery monitor circuit using unipolar supply, use a precision, low-noise, low output impedance reference circuits to drive REF_A and REF_B inputs.
4. Use precision 0.05%, low drift resistors for R_{DIV1} and R_{DIV2} to minimize error and drift on the voltage divider. The resistor values are scaled for a 4.2V battery cell and a 5V full-scale range ADC.
5. The R-C filter placed at the ADC128S102-SP input drives the SAR as a charge kickback filter. The filter component values depend on the data converter sampling rate, the ADC sample-and-hold structure, and the data converter requirements. The filter combination (R_{FIL} and C_{FIL}) is tuned for ADC sample-and-hold settling performance while maintaining amplifier stability. The component value selection is dependent on the data converter sampling rate, the ADC sample-and-hold structure.

6. The R-C filter values shown in this example provide good stability and settling performance for the LMP7704-SP driving the ADC128S102-SP 12-bit, SAR ADC at 500kSPS sampling rate. If the circuit is modified, or a higher sampling rate is required, the circuit designer can select a different buffer amplifier and R-C filter values depending on the ADC characteristics, and application needs.

7.2.1.3 Application Curves



7.3 Power Supply Recommendations

The nominal performance of the INA1H94-SP is specified for a supply voltage 4V to 18V for single supply and $\pm 2V$ to $\pm 9V$ for dual supplies. The allowed input common-mode voltage range changes as a function of the supply voltage. Input common-mode range is $\pm 150V$ with $\pm 9V$ for dual supplies and common-mode range is up to +95V when using a 12V unipolar supply. For more information on the input common-mode range versus supply voltage, see [Figure 5-1](#) and [Figure 5-2](#).

7.4 Layout

7.4.1 Layout Guidelines

Use good PCB layout practices for best operational performance of the device, including:

- Keep differential signals routed together to minimize parasitic impedance mismatch. To avoid converting common-mode signals into differential signals, make sure that both input paths are symmetrical and well-matched for source impedance and capacitance.
- Use ground pours for shielding the input pairs. Alternatively, use a dedicated analog ground plane underneath the device. To reduce parasitic coupling, run the sensitive input traces as far away as possible from noise sources and supply connections. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Noise can propagate into analog circuitry through the power supplies of the circuit. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the difference amplifier circuit.
 - The power supplies to the device must be low-noise and well-bypassed. Use low-ESR, ceramic bypass capacitors in close proximity to the V+ and V– power-supply pins. Avoid placing vias between the supply pins and the bypass capacitors. Connect all ground pins to the ground plane using short, low impedance paths.
 - A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Minimize the number of thermal junctions. If possible, route the signal path using a single layer without vias.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not possible, place the device so that the effects of the thermal energy source on the high and low sides of the differential signal path are evenly matched.
- Keep the traces as short as possible.

7.4.2 Layout Example




Figure 7-5. INA1H94-SP Example Layout

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Device Support

8.1.1 Development Support

8.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

8.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI™ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA™ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the [Design and simulation tools](#) web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the [TINA-TI™ software folder](#).

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [The Signal e-book: A compendium of blog posts on op amp design topics](#)
- Texas Instruments, [Texas Instruments Engineering Material Samples versus MIL-PRF-38535 QML Class V Processing](#)

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.5 Trademarks

TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.

TINA™ is a trademark of DesignSoft, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2025) to Revision B (August 2025)	Page
• Changed data sheet status from Production Mixed to Production Data.....	1
• Deleted preview note from Flight Model (QMLV).....	1
• Added common-mode rejection ratio specification for flight model post TID radiation exposure in Electrical Characteristics: VS = ±9V	6
• Added common-mode rejection ratio specification for flight model post TID radiation exposure in Electrical Characteristics: V+ = 5V and V– = 0V.....	7

Changes from Revision * (April 2025) to Revision A (June 2025)	Page
• Deleted nonlinearity maximum from <i>Features</i>	1
• Added test condition of "TA = –55°C to +125°C" to gain error specification in Electrical Characteristics for clarity.....	6
• Deleted nonlinearity maximum from Electrical Characteristics: VS = ±9V	6
• Added test condition of "TA = –55°C to +125°C" to input offset specification in Electrical Characteristics for clarity.....	6
• Added test condition of "TA = –55°C to +125°C" to power supply rejection ratio specification in Electrical Characteristics VS = ±9V for clarity.....	6
• Deleted short-circuit range minimum from Electrical Characteristics: VS = ±9V.....	6
• Deleted nonlinearity maximum from Electrical Characteristics: V+ = 5V and V– = 0V.....	7
• Changed input differential voltage range specification from 1.5V minimum and 3.5V maximum to –1V minimum and 1V maximum in Electrical Characteristics: V+ = 5V and V– = 0V.....	7
• Changed input common mode voltage range specification from –20V minimum and 25V maximum to –18V minimum and 23V maximum in Electrical Characteristics: V+ = 5V and V– = 0V.....	7
• Deleted short-circuit range minimum from Electrical Characteristics: V+ = 5V and V– = 0V.....	7

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962R2121201VXC	Active	Production	CFP (HKX) 8	25 TUBE	No	NIAU	N/A for Pkg Type	-55 to 125	5962 R2121201VXC INA1H94-SP THA
INA1H94HKX/EM	Active	Production	CFP (HKX) 8	1 TUBE	No	NIAU	N/A for Pkg Type	-55 to 125	INA1H94HKXEM

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA1H94-SP :

- Catalog : [INA1H94-SEP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962R2121201VXC	HKX	CFP (HSL)	8	25	506.98	26.16	6220	NA
INA1H94HKX/EM	HKX	CFP (HSL)	8	1	506.98	26.16	6220	NA



PACKAGE OUTLINE

CFP - 2.785 mm max height

CERAMIC FLATPACK



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a metal lid.
4. The leads are gold plated.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025