

ISO721-Q1, ISO722-Q1 3.3V and 5V High-Speed Digital Isolators

1 Features

- 100Mbps signaling rate options
- Propagation delay is 12ns typical.
- Pulse skew is 0.5ns typical.
- Low-power sleep mode
- Typical 28 year life at rated working voltage (see [Insulation Characteristics Curve](#))
- Failsafe output
- Drop-in replacement for most opto and magnetic isolators
- Operates from 3.3V and 5V supplies
- -40°C to +125°C operating temperature range
- [Safety Related Certifications](#)
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 component recognition program
 - IEC 61010-1, IEC 62368-1 certifications

2 Applications

- [Factory Automation](#)
 - [Modbus](#)
 - [Profibus™](#)
 - [DeviceNet™ Data Buses](#)
- [Computer Peripheral Interface](#)
- [Servo Control Interface](#)
- [Data Acquisition](#)

3 Description

The ISO721-Q1 and ISO722-Q1 devices are digital isolators with a logic input and output buffer separated by a silicon dioxide (SiO₂) insulation barrier. This barrier provides galvanic isolation of up to 4000V_{PK} per VDE 0884-17. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the isolation

barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to provide the proper dc level of the output.

If this dc-refresh pulse is not received for more than 4µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic-high state.

These devices require two supply voltages of 3.3V, 5V, or any combination. All inputs are 5V tolerant when supplied from a 3.3V supply and all outputs are 4mA CMOS.

The ISO722-Q1 devices include an active-low output enable that when driven to a high logic level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.


The ISO721-Q1 and ISO722-Q1 devices have TTL input thresholds and a noise filter at the input that prevent transient pulses of up to 2ns in duration from being passed to the output of the device.

The ISO721-Q1 and ISO722-Q1 devices are characterized for operation over the ambient temperature range of -40°C to +125°C.

Package Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)	PACKAGE SIZE ⁽²⁾
ISO721-Q1	D (SOIC, 8)	4.90mm ×	4.9mm × 6mm
ISO722-Q1		3.91mm	

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic




Table of Contents

1 Features	1	6.15 Switching Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation.....	9
2 Applications	1	6.16 Typical Characteristics.....	10
3 Description	1	6.17 Insulation Characteristics Curves.....	11
4 Device Comparison Table	2	7 Parameter Measurement Information	12
5 Pin Configuration and Functions	3	8 Detailed Description	14
6 Specifications	4	8.1 Overview.....	14
6.1 Absolute Maximum Ratings.....	4	8.2 Functional Block Diagram.....	14
6.2 Recommended Operating Conditions.....	4	8.3 Device Functional Modes.....	15
6.3 Thermal Information.....	4	9 Application and Implementation	16
6.4 Power Ratings.....	4	9.1 Application Information.....	16
6.5 Insulation Specifications.....	5	9.2 Typical Application.....	16
6.6 Safety-Related Certifications.....	5	9.3 Power Supply Recommendations.....	18
6.7 Safety Limiting Values.....	6	9.4 Layout.....	18
6.8 Electrical Characteristics: V_{CC1} and V_{CC2} 5-V Operation.....	6	10 Device and Documentation Support	19
6.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation.....	6	10.1 Device Support.....	19
6.10 Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation.....	7	10.2 Documentation Support.....	19
6.11 Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation.....	7	10.3 Receiving Notification of Documentation Updates.....	19
6.12 Switching Characteristics: V_{CC1} and V_{CC2} 5-V Operation.....	8	10.4 Support Resources.....	19
6.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation.....	8	10.5 Trademarks.....	19
6.14 Switching Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation.....	9	10.6 Electrostatic Discharge Caution.....	19
		10.7 Glossary.....	19
		11 Revision History	19
		12 Mechanical, Packaging, and Orderable Information	20


4 Device Comparison Table

PART NUMBER	SIGNALING RATE	OUTPUT ENABLED	INPUT THRESHOLDS	NOISE FILTER
ISO721-Q1	100 Mbps	NO	TTL	YES
ISO722-Q1	100 Mbps	YES	TTL	YES

5 Pin Configuration and Functions



**Figure 5-1. ISO721-Q1
D Package 8-Pin SOIC
Top View**



**Figure 5-2. ISO722-Q1
D Package 8-Pin SOIC
Top View**

Table 5-1. Pin Functions

NAME	PIN		Type ⁽¹⁾	DESCRIPTION
	NO.			
	ISO721x-Q1	ISO722x-Q1		
V _{CC1}	1	1	—	Power supply, V _{CC1}
	3	3		
V _{CC2}	8	8	—	Power supply, V _{CC2}
IN	2	2	I	Input
OUT	6	6	O	Output
EN	—	7	I	Output enable. OUT is enabled when \overline{EN} is low or disconnected and disabled when \overline{EN} is high.
GND1	4	4	—	Ground connection for V _{CC1}
GND2	5	5	—	Ground connection for V _{CC2}
	7			

(1) I = Input; O = Output

6 Specifications

6.1 Absolute Maximum Ratings

See (1)

Parameter		Value
V _{CC}	Supply voltage ⁽²⁾ , V _{CC1} , V _{CC2}	–0.5 V to 6 V
V _I	Voltage at IN or OUT terminal	–0.5 V to 6 V
I _O	Output current	±15 mA
T _J	Maximum virtual-junction temperature	170°C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values. Vrms values are not listed in this publication.

6.2 Recommended Operating Conditions

		MIN	MAX	UNIT	
V _{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}	3	5.5	V	
I _{OH}	High-level output current		4	mA	
I _{OL}	Low-level output current	–4		mA	
t _{ui}	Input pulse duration	10		ns	
V _{IH}	High-level input voltage (IN)	2	V _{CC}	V	
V _{IL}	Low-level input voltage (IN)	0	0.8	V	
T _A	Operating free-air temperature	–40	125	°C	
T _J	Operating virtual-junction temperature	See the Thermal Information table		150	°C
H	External magnetic field intensity per IEC 61000-4-8 and IEC 61000-4-9 certification		1000	A/m	

- For 5-V operation, V_{CC1} or V_{CC2} specification is from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} specification is from 3 V to 3.6 V.

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾			D (SOIC)	UNIT
			8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	Low-K Thermal Resistance ⁽²⁾	212	°C/W
		High-K Thermal Resistance	122	
R _{θJC(top)}	Junction-to-case (top) thermal resistance		69.1	°C/W
R _{θJB}	Junction-to-board thermal resistance		47.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter		15.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter		47.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		—	°C/W

- For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
- Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

6.4 Power Ratings

V_{CC1} = V_{CC2} = 5.5 V, T_J = 150C, C_L = 15 pF, Input a 100 Mbps 50% duty cycle square wave

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Device power dissipation			159	mW

6.5 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	4	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.008	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥400	V
	Material group		II	
	Overvoltage category	Rated mains voltage ≤150 V _{RMS}	I-IV	
		Rated mains voltage ≤300 V _{RMS}	I-III	
		Rated mains voltage ≤400 V _{RMS}	I-II	
DIN EN IEC 60747-17 (VDE 0884-17):⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V _{PK}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification), V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	4000	V _{PK}
q _{pd}	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3 V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤5	pC
		Method a: After environmental tests subgroup 1 V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.3 × V _{IORM} , t _m = 10 s	≤5	
		Method b: At routine test (100% production) V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.5 × V _{IORM} , t _m = 1 s (method b1) or V _{pd(m)} = V _{ini} , t _m = t _{ini} (method b2)	≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V _{IO} = 0.4 sin(2πft), f = 1 MHz	1	pF
R _{IO}	Isolation resistance, input to output ⁽⁴⁾	V _{IO} = 500 V, T _A = 25°C	>10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 2500 V _{RMS} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{ISO} = 3000 V _{RMS} , t = 1 s (100% production)	2500	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device

6.6 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1	Certified according to UL 1577 Component Recognition Program
Basic certificate: 40047657	Master contract number: 220991	File number: E181974

6.7 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 212°C/W, V _I = 5.5 V, T _J = 170°C, T _A = 25°C, see Thermal Information			124	mA
		R _{θJA} = 212°C/W, V _I = 3.6 V, T _J = 170°C, T _A = 25°C, see Thermal Information			190	
T _S	Safety temperature				150	°C

- (1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air [thermal impedance](#) of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.8 Electrical Characteristics: V_{CC1} and V_{CC2} 5-V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I _{CC1}	V _{CC1} supply current	Quiescent	V _I = V _{CC} or 0 V, No load	0.5	1	mA	
		25 Mbps		2	4		
I _{CC2}	V _{CC2} supply current	ISO722-Q1 Sleep Mode	V _I = V _{CC} or 0 V, No load	EN at V _{CC}		200	μA
		Quiescent		EN at 0 V or ISO721-Q1		8	12
		25 Mbps	V _I = V _{CC} or 0 V, No load	10	14		
V _{OH}	High-level output voltage	I _{OH} = -4 mA	V _{CC} - 0.8	4.6		V	
		I _{OH} = -20 μA	V _{CC} - 0.1	5			
V _{OL}	Low-level output voltage	I _{OL} = 4 mA		0.2	0.4	V	
		I _{OL} = 20 μA		0	0.1		
V _{I(HYS)}	Input voltage hysteresis			150		mV	
I _{IH}	High-level input current	IN at 2 V			10	μA	
I _{IL}	Low-level input current	IN at 0.8 V	-10				
I _{OZ}	High-impedance output current	ISO722-Q1	EN, IN at V _{CC}		1	μA	
C _I	Input capacitance to ground	IN at V _{CC} , V _I = 0.4 sin(2πft), f=2MHz		1		pF	
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 7-5	15	50		kV/μs	

- (1) For 5-V operation, V_{CC1} or V_{CC2} specification is from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} specification is from 3 V to 3.6 V.

6.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I _{CC1}	V _{CC1} supply current	Quiescent	V _I = V _{CC} or 0 V, No load	0.3	0.6	mA	
		25 Mbps		1	2		
I _{CC2}	V _{CC2} supply current	ISO722-Q1 Sleep Mode	V _I = V _{CC} or 0 V, No load	EN at V _{CC}		150	μA
		Quiescent		EN at 0 V or ISO721-Q1		4	6.5
		25 Mbps	V _I = V _{CC} or 0 V, No load	5	7.5		
V _{OH}	High-level output voltage	I _{OH} = -4 mA	V _{CC} - 0.4	3		V	
		I _{OH} = -20 μA	V _{CC} - 0.1	3.3			
V _{OL}	Low-level output voltage	I _{OL} = 4 mA		0.2	0.4	V	
		I _{OL} = 20 μA		0	0.1		

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current	IN at 2 V				10	μA
I _{IL}	Low-level input current	IN at 0.8 V		-10			μA
I _{OZ}	High-impedance output current	ISO722-Q1	EN, IN at V _{CC}			1	μA
C _I	Input capacitance to ground	IN at V _{CC} , V _I = 0.4 sin(2πft), f=2MHz			1		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 7-5		15	40		kV/μs

(1) For 5-V operation, V_{CC1} or V_{CC2} specification is from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} specification is from 3 V to 3.6 V.

6.10 Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{CC1}	V _{CC1} supply current	Quiescent	V _I = V _{CC} or 0 V, No load		0.3	0.6	mA
		25 Mbps			1	2	
I _{CC2}	V _{CC2} supply current	ISO722-Q1 Sleep Mode	V _I = V _{CC} or 0 V, No load			200	μA
		Quiescent				8	
		25 Mbps	V _I = V _{CC} or 0 V, No load		10	14	mA
V _{OH}	High-level output voltage	I _{OH} = -4 mA		V _{CC} - 0.8	4.6		
		I _{OH} = -20 μA		V _{CC} - 0.1	5		
V _{OL}	Low-level output voltage	I _{OL} = 4 mA			0.2	0.4	V
		I _{OL} = 20 μA			0	0.1	
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current	IN at 2 V				10	μA
I _{IL}	Low-level input current	IN at 0.8 V		-10			μA
I _{OZ}	High-impedance output current	ISO722-Q1	EN, IN at V _{CC}			1	μA
C _I	Input capacitance to ground	IN at V _{CC} , V _I = 0.4 sin(2πft), f=2MHz			1		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 7-5		15	40		kV/μs

(1) For 5-V operation, V_{CC1} or V_{CC2} specification is from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} specification is from 3 V to 3.6 V.

6.11 Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{CC1}	V _{CC1} supply current	Quiescent	V _I = V _{CC} or 0 V, No load		0.5	1	mA
		25 Mbps			2	4	
I _{CC2}	V _{CC2} supply current	ISO722-Q1	V _I = V _{CC} or 0 V, No load			150	μA
		Quiescent				4	
		25 Mbps	V _I = V _{CC} or 0 V, No load		5	7.5	mA
V _{OH}	High-level output voltage	I _{OH} = -4 mA		V _{CC} - 0.4	3		
		I _{OH} = -20 μA		V _{CC} - 0.1	3.3		
V _{OL}	Low-level output voltage	I _{OL} = 4 mA			0.2	0.4	V
		I _{OL} = 20 μA			0	0.1	
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current	IN at 2 V				10	μA
I _{IL}	Low-level input current	IN at 0.8 V		-10			μA

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{OZ}	High-impedance output current	ISO722-Q1 \overline{EN} , IN at V _{CC}			1	μA
C _I	Input capacitance to ground	IN at V _{CC} , V _I = 0.4 sin(2πft), f=2MHz		1		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 7-5	15	40		kV/μs

(1) For 5-V operation, V_{CC1} or V_{CC2} specification is from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} specification is from 3 V to 3.6 V.

6.12 Switching Characteristics: V_{CC1} and V_{CC2} 5-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay, low-to-high-level output	See Figure 7-1		17	24	ns	
t _{PHL}	Propagation delay, high-to-low-level output	See Figure 7-1		17	24	ns	
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}	See Figure 7-1		0.5	2	ns	
t _{sk(pp)} ⁽¹⁾	Part-to-part skew			0	3	ns	
t _r	Output-signal rise time	See Figure 7-1		2.3		ns	
t _f	Output-signal fall time	See Figure 7-1		2.3		ns	
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output	ISO722-Q1 See Figure 7-2	6	8	15	ns	
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output		3.5	4	15	μs	
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output		See Figure 7-3	5.5	8	15	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output			4	5	15	μs
t _{fs}	Failsafe output delay time from input power loss	See Figure 7-4		3		μs	
t _{jit(PP)}	Peak-to-peak eye-pattern jitter	See Figure 7-6		2		ns	
		See Figure 7-6		3			

(1) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

6.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay, low-to-high-level output	See Figure 7-1		20	34	ns	
t _{PHL}	Propagation delay, high-to-low-level output	See Figure 7-1		20	34	ns	
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}	See Figure 7-1		0.5	3	ns	
t _{sk(pp)} ⁽¹⁾	Part-to-part skew			0	5	ns	
t _r	Output signal rise time	See Figure 7-1		2.3		ns	
t _f	Output signal fall time	See Figure 7-1		2.3		ns	
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output	ISO722-Q1 See Figure 7-2	7	13	25	ns	
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output		5	6	15	μs	
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output		See Figure 7-3	7	13	25	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output			5	6	15	μs
t _{fs}	Failsafe output delay time from input power loss	See Figure 7-4		3		μs	

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{jitter(PP)}	Peak-to-peak eye-pattern jitter	See Figure 7-6		2		ns
		See Figure 7-6		3		

- (1) t_{sk(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

6.14 Switching Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay, low-to-high-level output	See Figure 7-1		17	30	ns	
t _{PHL}	Propagation delay, high-to-low-level output	See Figure 7-1		17	30	ns	
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}	See Figure 7-1		0.5	3	ns	
t _{sk(pp)} ⁽¹⁾	Part-to-part skew			0	5	ns	
t _r	Output signal rise time	See Figure 7-1		2.3		ns	
t _f	Output signal fall time	See Figure 7-1		2.3		ns	
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output	See Figure 7-2		7	9	15	ns
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output			4.5	5	15	μs
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output	See Figure 7-3		7	9	15	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output			4.5	5	15	μs
t _{is}	Failsafe output delay time from input power loss	See Figure 7-4		3		μs	
t _{jitter(PP)}	Peak-to-peak eye-pattern jitter	See Figure 7-6		2		ns	
		See Figure 7-6		3			

- (1) t_{sk(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

6.15 Switching Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay, low-to-high-level output	See Figure 7-1		19	30	ns	
t _{PHL}	Propagation delay, high-to-low-level output	See Figure 7-1		19	30	ns	
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}	See Figure 7-1		0.5	3	ns	
t _{sk(pp)} ⁽¹⁾	Part-to-part skew			0	5	ns	
t _r	Output signal rise time	See Figure 7-1		2.3		ns	
t _f	Output signal fall time	See Figure 7-1		2.3		ns	
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output	See Figure 7-2		7	13	25	ns
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output			5	6	15	μs
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output	See Figure 7-3		7	13	25	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output			5	6	15	μs
t _{is}	Failsafe output delay time from input power loss	See Figure 7-4		3		μs	
t _{jitter(PP)}	Peak-to-peak eye-pattern jitter	See Figure 7-6		2		ns	
		See Figure 7-6		3			

- (1) t_{sk(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

6.16 Typical Characteristics




Figure 6-1. RMS Supply Current Versus Signaling Rate




Figure 6-2. RMS Supply Current Versus Signaling Rate




Figure 6-3. Propagation Delay Versus Free-Air Temperature




Figure 6-4. Propagation Delay Versus Free-Air Temperature




Figure 6-5. Input Threshold Voltage Versus Free-Air Temperature






Figure 6-6. V_{CC1} Failsafe Threshold Voltage Versus Free-Air Temperature



6.17 Insulation Characteristics Curves




Figure 6-9. Time Dependent Dielectric Breakdown Testing Results

7 Parameter Measurement Information




Figure 7-1. Switching Characteristic Test Circuit and Voltage Waveforms




Figure 7-2. ISO722-Q1 Sleep-Mode High-Level Output Test Circuit and Voltage Waveforms





Figure 7-3. ISO722-Q1 Sleep-Mode Low-Level Output Test Circuit and Voltage Waveforms

Note

A: The input pulse is supplied by a generator having the following characteristics:


PRR ≤ 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$.

B: $C_L = 15$ pF ± 20% and includes instrumentation and fixture capacitance.




NOTE: V_I transition time is 100 ns.

Figure 7-4. Failsafe Delay Time Test Circuit and Voltage Waveforms



NOTE: Pass/fail criterion is no change in V_O .

Figure 7-5. Common-Mode Transient-Immunity Test Circuit and Voltage Waveform



NOTE: Bit pattern run length is $2^{16} - 1$. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.


Figure 7-6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

8 Detailed Description

8.1 Overview

The ISO72x-Q1 family of devices transmit digital data across a silicon dioxide based isolation barrier. The digital input signal (IN) of the device is sampled by a transmitter and at every data edge the transmitter sends a corresponding differential signal across the isolation barrier. When the input signal is static, the refresh logic periodically sends the necessary differential signal from the transmitter. On the other side of the isolation barrier, the receiver converts the differential signal into a single-ended signal which is output on the OUT pin through a buffer. If the receiver does not receive a data or refresh signal, the timeout logic detects the loss of signal or power from the input side and drives the output to the default level.

8.2 Functional Block Diagram



8.3 Device Functional Modes

Table 8-1 and Table 8-2 list the functional modes for the ISO72x-Q1 family of devices.

Table 8-1. ISO721-Q1 Functional Table

V _{CC1}	V _{CC2}	INPUT (IN)	OUTPUT (OUT)
PU	PU	H	H
		L	L
		Open	H
PD	PU	X	H
X	PD	X	Undetermined

Table 8-2. ISO722-Q1 Functional Table

V _{CC1}	V _{CC2}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
PU	PU	H	L or open	H
		L	L or open	L
		X	H	Z
		Open	L or open	H
PD	PU	X	L or open	H
PD	PU	X	H	Z
X	PD	X	X	Undetermined

8.3.1 Device I/O Schematic




Figure 8-1. Equivalent Input and Output Schematic Diagrams

9 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The ISO72x-Q1 devices use single-ended TTL or CMOS-logic-switching technology. The supply voltage range of the devices is from 3 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, because the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (μC or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO721 device can be used with Texas Instruments' microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown in Figure 9-1.



Copyright © 2016, Texas Instruments Incorporated

A. Multiple pins and capacitors omitted for clarity purpose.

Figure 9-1. Isolated CAN Interface

9.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO72x-Q1 devices only require two external bypass capacitors to operate.

9.2.2 Detailed Design Procedure

Figure 9-2 shows a typical circuit hook-up for the ISO721-Q1 device.




Figure 9-2. Typical ISO721-Q1 Circuit Hook-up

The ISO72x-Q1 isolators have the same functional pinout as those of most other vendors as shown in Figure 9-3, and are often pin-for-pin drop-in replacements. The notable differences in the products are propagation delay, signaling rate, power consumption, and transient protection rating. Table 9-1 is used as a guide for replacing other isolators with the ISO72x-Q1 family of single-channel isolators.




Figure 9-3. Pin Cross Reference

Table 9-1. Cross Reference

ISOLATOR	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7		PIN 8
							ISO721-Q1 OR ISO721M-Q1	ISO722-Q1 OR ISO722M-Q1	
ISO721 ⁽¹⁾ (2)	V _{CC1}	IN	V _{CC1}	GND1	GND2	OUT	GND2	EN	V _{CC2}
ADuM1100 ⁽¹⁾ (2)	V _{DD1}	V _I	V _{DD1}	GND1	GND2	V _O	GND2		V _{DD2}
HCPL-xxxx	V _{DD1}	V _I	*Leave Open ⁽³⁾	GND1	GND2	V _O	NC ⁽⁵⁾		V _{DD2}
IL710	V _{DD1}	V _I	NC ⁽⁴⁾	GND1	GND2	V _O	V _{OE}		V _{DD2}

- (1) Pin 1 must be used as V_{CC1}. Pin 3 can also be used as V_{CC1} or left open, as long as pin 1 is connected to V_{CC1}.
- (2) Pin 5 must be used as GND2. Pin 7 can also be used as GND2 or left open, as long as pin 5 is connected to GND2.
- (3) Pin 3 of the HCPL devices must be left open. This is not a problem when substituting an ISO72x-Q1 device, because the extra V_{CC1} on pin 3 can be left an open circuit as well.
- (4) Pin 3 of the IL710 must not be tied to ground on the circuit board because this shorts the ISO72x-Q1 V_{CC1} to ground. The IL710 pin 3 can only be tied to V_{CC} or left open to drop in an ISO72x-Q1 device.

- (5) An HCPL device pin 7 must be left floating (open) or grounded when an ISO722-Q1 or ISO722M-Q1 device is to be used as a drop-in replacement. If pin 7 of the ISO722-Q1 or ISO722M-Q1 device is placed in a high logic state, the output of the device is disabled.

9.3 Power Supply Recommendations

To help provide reliable operation at data rates and supply voltages, a 0.1- μ F bypass capacitor must be placed at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments [SN6501](#) device. For such applications, detailed power supply design and transformer selection recommendations are available in the [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#).

9.4 Layout

9.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 9-4](#)). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#).

9.4.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

9.4.2 Layout Example




Figure 9-4. Recommended Layer Stack

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

For development support, see the following:

- Texas Instruments, [36Vdc-75Vdc Input, 20V @ 4A Output, Active Clamp Forward TI Reference Design](#)
- Texas Instruments, [18Vdc-54Vdc Input, 24V @ 5A Output, Active Clamp Forward TI Reference Design](#)
- Texas Instruments, [36Vdc-75Vdc Input, 6V @ 20A Output, Active Clamp Forward TI Reference Design](#)
- Texas Instruments, [ISO72x IBIS Model](#)

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Digital Isolator Design Guide](#)
- Texas Instruments, [Isolation Glossary](#)
- Texas Instruments, [Isolated RS-485 Reference Design application report](#)
- Texas Instruments, [ISO721EVM user's guide](#)

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.5 Trademarks

Profibus™ is a trademark of Profibus.

DeviceNet™ is a trademark of Open DeviceNet Vendors Association.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (February 2025) to Revision F (October 2025)	Page
• Changed "Plan to certify" with "Certified" in all 3 places in the 2nd row of the <i>Safety-Related Certifications</i> section.....	4

- Changed "Certificate planned" with "Basic certificate: 40047657" in VDE column, "Master contract number: 220991" in CSA column, and "File number: E181974" in UL column in the *Safety-Related Certifications* section..... 4
-

Changes from Revision D (November 2024) to Revision E (February 2025) **Page**

- Updated the numbering format for tables, figures, and cross-references throughout the document..... 1
-

Changes from Revision C (July 2013) to Revision D (November 2024) **Page**

- Updated VDE V 0884-11 to DIN VDE 0884-17 throughout the document..... 1
 - Updated reference from capacitive isolation to isolation barrier throughout the document..... 1
 - Updated the numbering format for tables, figures, and cross-references throughout the document..... 1
 - Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations..... 4
 - Updated electrical and switching characteristics to match device performance..... 6
 - Added the *Detailed Description*, *Overview*, *Feature Description*, *Functional Block Diagram*, and *Device Functional Modes* sections..... 14
 - Added the *Typical Application*, *Power Supply Recommendations*, and *Layout* sections..... 16
-

Changes from Revision B (June 2013) to Revision C (July 2013) **Page**

- Changed temperature grade from 3 to 1..... 1
 - Changed the IEC 60664-1 RATINGS TABLE - Specification I-III test conditions From: Rated mains voltage ≤ 150 VRMS To: Rated mains voltage ≤ 300 VRMS. Added a row for the I-II specifications..... 5
-

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO721QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	IS721Q
ISO721QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	IS721Q
ISO722QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	IS722Q
ISO722QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	IS722Q

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO721-Q1, ISO722-Q1 :

- Catalog : [ISO721](#), [ISO722](#)

- Military : [ISO721M](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO721QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO722QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO721QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0
ISO722QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025