


- **Wide Range of Supply Voltages; Single Supply . . . 3 V to 36 V, or Dual Supplies**
- **Class AB Output Stage**
- **High-Impedance N-Channel-JFET Input Stage . . . $10^{12} \Omega$ Typ**
- **Internal Frequency Compensation**
- **Short-Circuit Protection**
- **Input Common Mode Includes V_{CC-}**
- **Low Input Offset Current . . . 50 pA**
- **Low Input Bias Current . . . 200 pA Typ**



description

The TL092 JFET-input operational amplifier is similar in performance to the MC3403 family, but with much higher input impedance derived from a FET input stage. The N-channel-JFET input stage allows a common-mode input voltage range that includes the negative supply voltage and offers a typical input impedance of $10^{12} \Omega$, a typical input offset current of 50 pA, and a typical input bias current of 200 pA. This device is designed to operate from a single supply over a range of 3 V to 36 V. Operation from split supplies also is possible, provided the difference between the two supplies is 3 V to 36 V. Output voltage range is from V_{CC-} to $V_{CC+} - 1.3$ V, with a load resistor to V_{CC-} .


The TL092 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

T_A	PACKAGED DEVICE
	PLASTIC SMALL OUTLINE (PS)
0°C to 70°C	TL092CPSR

The PS package is only available taped and reeled. Add the suffix R to device type for ordering (e.g., TL092CPSR).

symbol



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER

SLOS372 – JUNE 2001

schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage: V_{CC+} (see Note 1)	18 V
V_{CC-} (see Note 1)	–18 V
V_{CC+} with respect to V_{CC-}	36 V
Differential input voltage, V_{ID} (see Note 2)	±36 V
Input voltage, V_I (see Notes 1 and 3)	±18 V
Package thermal impedance, θ_{JA} (see Notes 4 and 5)	95°C/W
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at the noninverting input with respect to the inverting input.
 3. Neither input must ever be more positive than V_{CC+} or more negative than $V_{CC-} - 0.3$ V.
 4. Maximum power dissipation is a function of $T_J(\text{max})$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\text{max}) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

	MIN	MAX	UNIT
$V_{CC\pm}$ Supply voltage	3	36	V
T_A Operating free-air temperature range	0	70	°C

TL092

DUAL JFET-INPUT OPERATIONAL AMPLIFIER

SLOS372 – JUNE 2001

**electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$
(all characteristics are specified under open-loop conditions, unless otherwise noted)**

PARAMETER		TEST CONDITIONS		T_A	MIN	TYP†	MAX	UNIT
V_{IO}	Input offset voltage	$R_S = 50\ \Omega$		25°C		5	15	mV
				Full range			20	
$\alpha_{V_{IO}}$	Temperature coefficient of input offset voltage			25°C		10		$\mu\text{V}/^\circ\text{C}$
$I_{IO}\ddagger$	Input offset current			25°C		50	200	pA
				Full range			5	nA
$I_{IB}\ddagger$	Input bias current			25°C		200	400	pA
				Full range			10	nA
V_{ICR}	Common-mode input voltage range			25°C	V_{CC-} to 12	V_{CC-} to 13		V
$V_{O(PP)}$	Peak output voltage swing			25°C	$R_L = 2\ \text{k}\Omega$	± 10	± 13	V
				25°C	$R_L = 10\ \text{k}\Omega$	± 12	± 13.5	
				Full range	$R_L = 2\ \text{k}\Omega$	± 10		
A_{VD}	Large-signal differential voltage amplification	$R_L = 2\ \text{k}\Omega$	$V_O = \pm 10\ \text{V}$	25°C		20	200	V/mV
				Full range		15		
B_{OM}	Maximum output swing bandwidth	$R_L = 2\ \text{k}\Omega$	$V_{O(PP)} = 20\ \text{V}$, $A_{VD} = 1$, $\text{THD} < 5\%$	25°C		9		kHz
B_1	Unity gain bandwidth	$R_L = 10\ \text{k}\Omega$	$V_O = 50\ \text{mV}$	25°C		1		MHz
ϕ_m	Phase margin	$R_L = 2\ \text{k}\Omega$	$C_L = 200\ \text{pF}$	25°C		60°		
r_i	Input resistance	$f = 20\ \text{Hz}$		25°C		10^{12}		Ω
r_o	Output resistance	$f = 20\ \text{Hz}$		25°C		75		Ω
CMRR	Common-mode rejection ratio	$R_S = 50\ \Omega$	$V_{IC} = V_{ICR}$	25°C		70	90	dB
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$R_S = 50\ \Omega$	$V_{CC\pm} = \pm 3\ \text{V}$ to $\pm 15\ \text{V}$	25°C		75	90	dB
I_{OS}	Short-circuit output current			25°C		40		mA
I_{CC}	Supply current (per amplifier)	$V_O = 0$	No load	25°C		1.5	2.5	mA

† All typical values are at $T_A = 25^\circ\text{C}$.

‡ Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques that maintain the junction temperature as close to the ambient temperature as possible must be used.

**electrical characteristics at specified free-air temperature, $V_{CC+} = 5\ \text{V}$, $V_{CC-} = 0\ \text{V}$, $T_A = 25^\circ\text{C}$
(unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IO}	Input offset voltage	$R_S = 50\ \Omega$	$V_O = 2.5\ \text{V}$		5	15	mV
I_{IO}	Input offset current		$V_O = 2.5\ \text{V}$		50	200	pA
I_{IB}	Input bias current		$V_O = 2.5\ \text{V}$		200	400	pA
$V_{O(PP)}$	Peak output voltage swing				3.3	3.5	V
				$R_L = 10\ \text{k}\Omega$	$V_{CC+} = 5\ \text{V}$ to $30\ \text{V}$	$V_{CC+} - 1.7$	
A_{VD}	Large-signal differential voltage amplification	$R_L = 2\ \text{k}\Omega$	$\Delta V_O = 1.6\ \text{V}$		20	200	V/mV
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$R_S = 50\ \Omega$	$V_{CC\pm} = \pm 3\ \text{V}$ to $\pm 15\ \text{V}$		75		dB
I_{CC}	Supply current (per amplifier)	$V_O = 2.5\ \text{V}$	No load		1.5	2.5	mA
V_{O1}/V_{O2}	Channel separation		$f = 1\ \text{kHz}$ to $20\ \text{kHz}$		120		dB

† All typical values are at $T_A = 25^\circ\text{C}$.



operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_I = \pm 10\text{ V}$ (see Figure 1),	$C_L = 100\text{ pF}$,	$R_L = 2\text{ k}\Omega$		0.6		$\text{V}/\mu\text{s}$
t_r	Rise time	$\Delta V_O = 50\text{ mV}$ (see Figure 1),	$C_L = 100\text{ pF}$,	$R_L = 2\text{ k}\Omega$		0.2		μs
t_f	Fall time	$\Delta V_O = 50\text{ mV}$ (see Figure 1),	$C_L = 100\text{ pF}$,	$R_L = 2\text{ k}\Omega$		0.2		μs
	Overshoot factor	$\Delta V_O = 50\text{ mV}$ (see Figure 1),	$C_L = 100\text{ pF}$,	$R_L = 2\text{ k}\Omega$		20%		
	Crossover distortion	$V_{I\text{PP}} = 30\text{ mV}$, $V_{O(\text{PP})} = 2\text{ V}$,	$f = 10\text{ kHz}$			1%		
V_n	Equivalent input noise voltage	$R_S = 100\ \Omega$,	$f = 1\text{ kHz}$			34		$\text{nV}/\sqrt{\text{Hz}}$

PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TL092CPSR	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T092
TL092CPSR.A	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T092

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL092CPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL092CPSR	SO	PS	8	2000	353.0	353.0	32.0

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



4212188/A 09/11

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025