

# TLV915x 4.5-MHz, Rail-to-Rail Input/Output, Low Offset Voltage, Low Noise Op Amp

## 1 Features

- Low offset voltage:  $\pm 125 \mu\text{V}$
- Low offset voltage drift:  $\pm 0.3 \mu\text{V}/^\circ\text{C}$
- Low noise:  $10.5 \text{nV}/\sqrt{\text{Hz}}$  at 1 kHz
- High common-mode rejection: 120 dB
- Low bias current:  $\pm 10 \text{ pA}$
- Rail-to-rail input and output
- Wide bandwidth: 4.5-MHz GBW
- High slew rate:  $20 \text{ V}/\mu\text{s}$
- Low quiescent current:  $560 \mu\text{A}$  per amplifier
- Wide supply:  $\pm 1.35 \text{ V}$  to  $\pm 8 \text{ V}$ ,  $2.7 \text{ V}$  to  $16 \text{ V}$
- Robust EMI/RFI performance: EMI/RFI filters on input pins
- Differential and common-mode input voltage range to supply rail
- Industry standard packages:
  - Single in SOT-23-5, SOT-23-6, and SC70-5
  - Dual in SOIC-8, SOT-23-8, TSSOP-8, VSSOP-8, WSON-8, and X2QFN-10
  - Quad in SOIC-14, SOT-23-14, TSSOP-14, and X2QFN-14

## 2 Applications

- Professional microphones and wireless systems
- Multiplexed data-acquisition systems
- Test and measurement equipment
- Factory automation and control
- High-side and low-side current sensing

## 3 Description

The TLV915x family (TLV9151, TLV9152, and TLV9154) is a family of 16-V, general purpose operational amplifiers. These devices offer exceptional DC precision and AC performance, including rail-to-rail output, low offset ( $\pm 125 \mu\text{V}$ , typical), low offset drift ( $\pm 0.3 \mu\text{V}/^\circ\text{C}$ , typical), and 4.5-MHz bandwidth.


Convenient features such as wide differential input-voltage range, high output current ( $\pm 75 \text{ mA}$ ), high slew rate ( $20 \text{ V}/\mu\text{s}$ ), and low noise ( $10.5 \text{nV}/\sqrt{\text{Hz}}$ ) make the TLV915x a robust, low-noise operational amplifier for industrial applications.

The TLV915x family of op amps is available in standard packages and is specified from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .

### Device Information

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
TLV9151	SOT-23 (5)	$2.90 \text{ mm} \times 1.60 \text{ mm}$
	SOT-23 (6)	$2.90 \text{ mm} \times 1.60 \text{ mm}$
	SC70 (5)	$2.00 \text{ mm} \times 1.25 \text{ mm}$
TLV9152	SOIC (8)	$4.90 \text{ mm} \times 3.90 \text{ mm}$
	SOT-23 (8)	$2.90 \text{ mm} \times 1.60 \text{ mm}$
	TSSOP (8)	$3.00 \text{ mm} \times 4.40 \text{ mm}$
	VSSOP (8)	$3.00 \text{ mm} \times 3.00 \text{ mm}$
	WSON (8)	$2.00 \text{ mm} \times 2.00 \text{ mm}$
	X2QFN (10)	$1.50 \text{ mm} \times 1.50 \text{ mm}$
TLV9154	SOIC (14)	$8.65 \text{ mm} \times 3.90 \text{ mm}$
	SOT-23 (14)	$4.20 \text{ mm} \times 1.90 \text{ mm}$
	TSSOP (14)	$5.00 \text{ mm} \times 4.40 \text{ mm}$
	X2QFN (14)	$2.00 \text{ mm} \times 2.00 \text{ mm}$

(1) For all available packages, see the orderable addendum at the end of the data sheet.



$$\frac{V_{\text{OUT}}}{V_{\text{IN}}} = \left(1 + \frac{R_F}{R_G}\right) \left( \frac{1}{1 + sR_1C_1} \right)$$

### TLV915x in a Single-Pole, Low-Pass Filter



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.

## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>30</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>31</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Application Information.....	<b>31</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Applications.....	<b>31</b>
<b>5 Pin Configuration and Functions</b> .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>33</b>
<b>6 Specifications</b> .....	<b>9</b>	<b>10 Layout</b> .....	<b>33</b>
6.1 Absolute Maximum Ratings.....	<b>9</b>	10.1 Layout Guidelines.....	<b>33</b>
6.2 ESD Ratings.....	<b>9</b>	10.2 Layout Example.....	<b>34</b>
6.3 Recommended Operating Conditions.....	<b>9</b>	<b>11 Device and Documentation Support</b> .....	<b>35</b>
6.4 Thermal Information for Single Channel.....	<b>9</b>	11.1 Device Support.....	<b>35</b>
6.5 Thermal Information for Dual Channel.....	<b>10</b>	11.2 Documentation Support.....	<b>35</b>
6.6 Thermal Information for Quad Channel.....	<b>10</b>	11.3 Receiving Notification of Documentation Updates.....	<b>35</b>
6.7 Electrical Characteristics.....	<b>11</b>	11.4 Support Resources.....	<b>35</b>
6.8 Typical Characteristics.....	<b>15</b>	11.5 Trademarks.....	<b>36</b>
<b>7 Detailed Description</b> .....	<b>22</b>	11.6 Electrostatic Discharge Caution.....	<b>36</b>
7.1 Overview.....	<b>22</b>	11.7 Glossary.....	<b>36</b>
7.2 Functional Block Diagram.....	<b>22</b>	<b>12 Mechanical, Packaging, and Orderable</b> <b>Information</b> .....	<b>37</b>
7.3 Feature Description.....	<b>23</b>		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision D (May 2021) to Revision E (January 2022)</b>	<b>Page</b>
• Updated industry standard packages in <i>Features</i> to match the packages available in <i>Device Information</i> section .....	1
• Added SOT-23-14 (DYY) package to <i>Device Information</i> .....	1
• Added SOT-23-14 (DYY) package and pin functions in <i>Pin Configurations and Functions</i> section.....	4
• Removed WQFN-14 (RTE) package and pin functions in <i>Pin Configurations and Functions</i> section.....	4
• Removed WQFN-16 (RTE) package and pin functions in <i>Pin Configurations and Functions</i> section.....	4
• Corrected typo mislabeling the RUC package as having an "Exposed Thermal Pad" in <i>Pin Configurations and Functions</i> section.....	4
• Removed SOT-553 (DRL) package and pin functions from <i>Pin Configurations and Functions</i> section.....	4
• Removed SOT-563 (DRL) package and pin functions from <i>Pin Configurations and Functions</i> section.....	4
• Corrected typo in <i>Recommended Operating Conditions</i> which labeled $V_{IH}$ as amplifier enabled and $V_{IL}$ as amplifier disabled to correctly label $V_{IH}$ as amplifier disabled and $V_{IL}$ as amplifier enabled.....	9
• Added SOT-23-14 (DYY) package in <i>Thermal Information for Quad Channel</i> section.....	10
• Corrected typo mislabeling the RUC package as a "WQFN" package instead of as a "X2QFN" package in <i>Thermal Information for Quad Channel</i> section.....	10
• Removed "TLV9154S" from header of <i>Thermal Information for Quad Channel</i> section.....	10
• Maximum PSRR specification from $V_S = 4$ V to 16 V changed from $\pm 1 \mu V/V$ to $\pm 1.6 \mu V/V$ .....	11
• Maximum PSRR specification from $V_S = 2.7$ V to 16 V changed from $\pm 5 \mu V/V$ to $\pm 8.64 \mu V/V$ .....	11
• Minimum CMRR specification for $V_S = 16$ V changed from 109dB to 99dB.....	11
• Corrected typo in $I_{QSD}$ test conditions in <i>Electrical Characteristics</i> table from "SHDN = $V_-$ " to "SHDN = $V_- + 2$ V".....	11
• Removed the overbar from the SHDN pin name in the note on $t_{off}$ and $t_{on}$ in the <i>Electrical Characteristics</i> section for consistency.....	11
• Updated Figure <i>EMIRR Testing</i> and Table <i>TLV9151 EMIRR IN+ for Frequencies of Interest in EMI Rejection</i> to match the increased performance from Figure <i>EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency</i> in <i>Electrical Characteristics</i> .....	23
• Changed input resistor values in <i>Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application</i> in <i>Electrical Overstress</i> section to more closely resemble device .....	27
• Removed WQFN (RTE) package from <i>Packages With an Exposed Thermal Pad</i> .....	29

- Expanded the *Shutdown* section in the *Detailed Description* section to further clarify shutdown operation and corrected the current consumption in shutdown from 20 $\mu$ A to 30 $\mu$ A and the "typical enable time" in the section from 30 $\mu$ s to 8 $\mu$ s to align with the *Electrical Characteristics* section.....**29**

---

<b>Changes from Revision C (December 2020) to Revision D (May 2021)</b>	<b>Page</b>
• Changed VSSOP (8) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Removed preview notation on VSSOP-8 (DGK) package in <i>Pin Configurations and Functions</i> .....	<b>4</b>
• Removed VSSOP-10 (DGS) package in <i>Pin Configurations and Functions</i> .....	<b>4</b>

---

<b>Changes from Revision B (May 2020) to Revision C (December 2020)</b>	<b>Page</b>
• Updated the numbering format for tables, figures and cross-references throughout the document .....	<b>1</b>
• Changed SOT-23 (5) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed SC70 (5) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed SOT-23 (6) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed SOT-23 (8) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed VSSOP (8) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed SOIC (14) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed TSSOP (14) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed X2QFN (14) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Removed preview notation on SOT-23-5 (DBV), SC70-5 (DCK) SOT-23-6 (DBV), and SOT-23-8 (DDF) packages in <i>Pin Configurations and Functions</i> .....	<b>4</b>
• Removed preview notation on SOIC-14 (D) package in <i>Pin Configurations and Functions</i> .....	<b>4</b>
• Removed preview notation on TSSOP-14 (PW) package in <i>Pin Configurations and Functions</i> .....	<b>4</b>
• Removed preview notation on X2QFN-14 (RUC) package in <i>Pin Configurations and Functions</i> .....	<b>4</b>


---

<b>Changes from Revision A (March 2020) to Revision B (May 2020)</b>	<b>Page</b>
• Changed X2QFN (10) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Removed preview notation on X2QFN (RUG) package in <i>Pin Configurations and Functions</i> .....	<b>4</b>
• Added $V_{IH}$ and $V_{IL}$ in <i>Recommended Operating Conditions</i> section.....	<b>9</b>
• Added SHUTDOWN in <i>Electrical Characteristics</i> table.....	<b>9</b>


---

<b>Changes from Revision * (October 2019) to Revision A (March 2020)</b>	<b>Page</b>
• Changed document status from <i>Advance Information</i> to <i>Production Data</i> .....	<b>1</b>
• Changed SOIC (8) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed TSSOP (8) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Changed WSON (8) package status on <i>Device Information</i> from Preview to Active .....	<b>1</b>
• Removed preview notation on SOIC-8 (D), TSSOP-8 (PW), and WSON-8 (DSG) packages in <i>Pin Configurations and Functions</i> .....	<b>4</b>
• Added <i>Typical Characteristics</i> section in <i>Specifications</i> section.....	<b>15</b>

## 5 Pin Configuration and Functions




**Figure 5-1. TLV9151 DBV Package  
5-Pin SOT-23  
(Top View)**



**Figure 5-2. TLV9151 DCK  
5-Pin SC70  
(Top View)**

**Table 5-1. Pin Functions: TLV9151**


PIN			I/O	DESCRIPTION
NAME	DBV	DCK		
+IN	3	1	I	Noninverting input
-IN	4	3	I	Inverting input
OUT	1	4	O	Output
V+	5	5	—	Positive (highest) power supply
V-	2	2	—	Negative (lowest) power supply




**Figure 5-3. TLV9151S DBV Package  
6-Pin SOT-23  
(Top View)**

**Table 5-2. Pin Functions: TLV9151S**

PIN		I/O	DESCRIPTION
NAME	NO.		
+IN	3	I	Noninverting input
-IN	4	I	Inverting input
OUT	1	O	Output
SHDN	5	I	Shutdown: low = amplifier enabled, high = amplifier disabled. See <a href="#">Shutdown</a> for more information.
V+	6	—	Positive (highest) power supply
V-	2	—	Negative (lowest) power supply



**Figure 5-4. TLV9152 D, DDF, DGK, and PW Package  
8-Pin SOIC, SOT-23, TSSOP, and VSSOP  
(Top View)**




A. Connect thermal pad to V-. See [Packages with and Exposed Thermal Pad](#) for more information.

**Figure 5-5. TLV9152 DSG Package(A)  
8-Pin WSON With Exposed Thermal Pad  
(Top View)**

**Table 5-3. Pin Functions: TLV9152**


PIN		I/O	DESCRIPTION
NAME	NO.		
+IN A	3	I	Noninverting input, channel A
+IN B	5	I	Noninverting input, channel B
-IN A	2	I	Inverting input, channel A
-IN B	6	I	Inverting input, channel B
OUT A	1	O	Output, channel A
OUT B	7	O	Output, channel B
V+	8	—	Positive (highest) power supply
V-	4	—	Negative (lowest) power supply




**Figure 5-6. TLV9152S RUG Package  
10-Pin X2QFN  
(Top View)**

**Table 5-4. Pin Functions: TLV9152S**

PIN		I/O	DESCRIPTION
NAME	NO.		
+IN A	10	I	Noninverting input, channel A
+IN B	4	I	Noninverting input, channel B
-IN A	9	I	Inverting input, channel A
-IN B	5	I	Inverting input, channel B
OUT A	8	O	Output, channel A
OUT B	6	O	Output, channel B
SHDN1	2	I	Shutdown, channel 1: low = amplifier enabled, high = amplifier disabled. See <a href="#">Shutdown</a> for more information.
SHDN2	3	I	Shutdown, channel 2: low = amplifier enabled, high = amplifier disabled. See <a href="#">Shutdown</a> for more information.
V+	7	—	Positive (highest) power supply
V-	1	—	Negative (lowest) power supply



**Figure 5-7. TLV9154 D, PW, and DYY Packages  
14-Pin SOIC, TSSOP, and SOT-23  
(Top View)**



**Figure 5-8. TLV9154 RUC Package  
14-Pin X2QFN  
(Top View)**

**Table 5-5. Pin Functions: TLV9154**

PIN		I/O	DESCRIPTION	
NAME	SOIC, TSSOP, SOT-23		X2QFN	
IN1+	3	2	I	Noninverting input, channel 1
IN1-	2	1	I	Inverting input, channel 1
IN2+	5	4	I	Noninverting input, channel 2
IN2-	6	5	I	Inverting input, channel 2
IN3+	10	9	I	Noninverting input, channel 3
IN3-	9	8	I	Inverting input, channel 3
IN4+	12	11	I	Noninverting input, channel 4
IN4-	13	12	I	Inverting input, channel 4
NC	—	—	—	Do not connect
OUT1	1	14	O	Output, channel 1
OUT2	7	6	O	Output, channel 2
OUT3	8	7	O	Output, channel 3
OUT4	14	13	O	Output, channel 4
V+	4	3	—	Positive (highest) power supply
V-	11	10	—	Negative (lowest) power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	20	V
Signal input pins	Common-mode voltage <sup>(3)</sup>	$(V-) - 0.5$	$(V+) + 0.5$	V
	Differential voltage <sup>(3)</sup>		$V_S + 0.2$	V
	Current <sup>(3)</sup>	-10	10	mA
Output short-circuit <sup>(2)</sup>		Continuous		
Operating ambient temperature, $T_A$		-55	150	°C
Junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to ground, one amplifier per package.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1000$

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_S$	Supply voltage, $(V+) - (V-)$	2.7	16	V
$V_I$	Input voltage range	$(V-) - 0.1$	$(V+) + 0.1$	V
$V_{IH}$	High level input voltage at shutdown pin (amplifier disabled)	1.1	$(V+)$	V
$V_{IL}$	Low level input voltage at shutdown pin (amplifier enabled)	$(V-) - 0.2$	0.2	V
$T_A$	Specified temperature	-40	125	°C

### 6.4 Thermal Information for Single Channel

THERMAL METRIC <sup>(1)</sup>		TLV9151, TLV9151S			UNIT
		DBV (SOT-23)		DCK (SC70)	
		5 PINS	6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	185.7	167.8	202.6	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	108.2	107.9	101.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.5	49.7	47.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	31.2	33.9	18.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	54.2	49.5	47.4	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Thermal Information for Dual Channel

THERMAL METRIC <sup>(1)</sup>		TLV9152, TLV9152S					UNIT	
		D (SOIC)	DDF (SOT-23)	DGK (VSSOP)	DSG (WSON)	PW (TSSOP)		
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	138.7	143.5	176.5	77.6	185.1	142.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	78.7	79.9	68.1	93.7	74.0	53.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	82.2	61.6	98.2	43.9	115.7	68.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	27.8	5.7	12.0	4.4	12.3	1.0	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	81.4	61.3	96.7	43.9	114.0	68.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	19.0	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.6 Thermal Information for Quad Channel

THERMAL METRIC <sup>(1)</sup>		TLV9154				UNIT
		D (SOIC)	DYY (SOT-23)	PW (TSSOP)	RUC (X2QFN)	
		14 PINS	14 PINS	14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	101.4	110.6	131.4	125.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	57.6	53.7	51.8	39.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	57.3	35.3	75.8	68.0	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	18.5	2.2	7.9	0.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	56.9	35.0	74.8	67.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.7 Electrical Characteristics

For  $V_S = (V+) - (V-) = 2.7 \text{ V}$  to  $16 \text{ V}$  ( $\pm 1.35 \text{ V}$  to  $\pm 8 \text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>							
$V_{OS}$	Input offset voltage	TLV9151, TLV9152 $V_{CM} = V_-$	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	$\pm 125$	$\pm 750$		$\mu\text{V}$
					$\pm 780$		
		TLV9154 $V_{CM} = V_-$	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	$\pm 125$	$\pm 830$		
					$\pm 880$		
$dV_{OS}/dT$	Input offset voltage drift		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		$\pm 0.3$		$\mu\text{V}/^\circ\text{C}$
PSRR	Input offset voltage versus power supply	$V_{CM} = V_-$ , $V_S = 4 \text{ V}$ to $16 \text{ V}$	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		$\pm 0.3$	$\pm 1.6$	$\mu\text{V}/\text{V}$
					$\pm 1$	$\pm 8.64$	
	Channel separation	$f = 0 \text{ Hz}$			5		$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b>							
$I_B$	Input bias current				$\pm 10$		$\text{pA}$
$I_{OS}$	Input offset current				$\pm 10$		$\text{pA}$
<b>NOISE</b>							
$E_N$	Input voltage noise	$f = 0.1 \text{ Hz}$ to $10 \text{ Hz}$			1.8		$\mu\text{V}_{PP}$
					0.3		$\mu\text{V}_{RMS}$
$e_N$	Input voltage noise density	$f = 1 \text{ kHz}$			10.8		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10 \text{ kHz}$			9.4		
$i_N$	Input current noise	$f = 1 \text{ kHz}$			2		$\text{fA}/\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>							
$V_{CM}$	Common-mode voltage range			$(V-) - 0.1$	$(V+) + 0.1$		$\text{V}$
CMRR	Common-mode rejection ratio	$V_S = 16 \text{ V}$ , $(V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V}$ (Main input pair)	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	99	130		$\text{dB}$
				84	100		
				75	95		
					85		
<b>INPUT CAPACITANCE</b>							
$Z_{ID}$	Differential				100 $\parallel$ 3		$\text{M}\Omega \parallel \text{pF}$
$Z_{ICM}$	Common-mode				6 $\parallel$ 1		$\text{T}\Omega \parallel \text{pF}$

## 6.7 Electrical Characteristics (continued)

For  $V_S = (V+) - (V-) = 2.7$  V to 16 V ( $\pm 1.35$  V to  $\pm 8$  V) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OPEN-LOOP GAIN</b>							
$A_{OL}$	Open-loop voltage gain	$V_S = 16 \text{ V}$ , $V_{CM} = V_- - (V-) + 0.1 \text{ V} < V_O < (V+) - 0.1 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } 125^\circ\text{C}$	120	145		dB
					142		
		$V_S = 4 \text{ V}$ , $V_{CM} = V_- - (V-) + 0.1 \text{ V} < V_O < (V+) - 0.1 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } 125^\circ\text{C}$	104	130		
					125		
		$V_S = 2.7 \text{ V}$ , $V_{CM} = V_- - (V-) + 0.1 \text{ V} < V_O < (V+) - 0.1 \text{ V}$	$T_A = -40^\circ\text{C} \text{ to } 125^\circ\text{C}$	101	120		
					118		
<b>FREQUENCY RESPONSE</b>							
GBW	Gain-bandwidth product			4.5		MHz	
SR	Slew rate	$V_S = 16 \text{ V}$ , $G = +1$ , $C_L = 20 \text{ pF}$		21		$\text{V}/\mu\text{s}$	
$t_S$	Settling time	To 0.01%, $V_S = 16 \text{ V}$ , $V_{STEP} = 10 \text{ V}$ , $G = +1$ , $CL = 20 \text{ pF}$		2.5		$\mu\text{s}$	
		To 0.01%, $V_S = 16 \text{ V}$ , $V_{STEP} = 2 \text{ V}$ , $G = +1$ , $CL = 20 \text{ pF}$		1.5			
		To 0.1%, $V_S = 16 \text{ V}$ , $V_{STEP} = 10 \text{ V}$ , $G = +1$ , $CL = 20 \text{ pF}$		2			
		To 0.1%, $V_S = 16 \text{ V}$ , $V_{STEP} = 2 \text{ V}$ , $G = +1$ , $CL = 20 \text{ pF}$		1			
	Phase margin	$G = +1$ , $R_L = 10 \text{ k}\Omega$		60		$^\circ$	
	Overload recovery time	$V_{IN} \times \text{gain} > V_S$		400		ns	
THD+N	Total harmonic distortion + noise	$V_S = 16 \text{ V}$ , $V_O = 3 \text{ V}_{\text{RMS}}$ , $G = 1$ , $f = 1 \text{ kHz}$		0.00021%			
<b>OUTPUT</b>							
	Voltage output swing from rail	Positive and negative rail headroom	$V_S = 16 \text{ V}$ , $R_L = \text{no load}$	5	10	mV	
			$V_S = 16 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	50	55		
			$V_S = 16 \text{ V}$ , $R_L = 2 \text{ k}\Omega$	200	250		
			$V_S = 2.7 \text{ V}$ , $R_L = \text{no load}$	1	6		
			$V_S = 2.7 \text{ V}$ , $R_L = 10 \text{ k}\Omega$	5	12		
			$V_S = 2.7 \text{ V}$ , $R_L = 2 \text{ k}\Omega$	25	40		
$I_{SC}$	Short-circuit current				$\pm 75$	mA	
$C_{LOAD}$	Capacitive load drive				1000	pF	
$Z_O$	Open-loop output impedance	$f = 1 \text{ MHz}$ , $I_O = 0 \text{ A}$			525	$\Omega$	
<b>POWER SUPPLY</b>							
$I_Q$	Quiescent current per amplifier	$I_O = 0 \text{ A}$			560	685	$\mu\text{A}$
		$I_O = 0 \text{ A}$	$T_A = -40^\circ\text{C} \text{ to } 125^\circ\text{C}$			750	

## 6.7 Electrical Characteristics (continued)

For  $V_S = (V+) - (V-) = 2.7 \text{ V}$  to  $16 \text{ V}$  ( $\pm 1.35 \text{ V}$  to  $\pm 8 \text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SHUTDOWN</b>						
$I_{QSD}$	Quiescent current per amplifier	$V_S = 2.7 \text{ V}$ to $16 \text{ V}$ , all amplifiers disabled, $SHDN = V_- + 2 \text{ V}$		30	45	$\mu\text{A}$
$Z_{SHDN}$	Output impedance during shutdown	$V_S = 2.7 \text{ V}$ to $16 \text{ V}$ , amplifier disabled		10    2		$\text{G}\Omega    \text{pF}$
$V_{IH}$	Logic high threshold voltage (amplifier disabled)	For valid input high, the SHDN pin voltage should be greater than the maximum threshold but less than or equal to $V_+$		$(V_-) + 0.8$	$(V_-) + 1.1$	$\text{V}$
$V_{IL}$	Logic low threshold voltage (amplifier enabled)	For valid input low, the SHDN pin voltage should be less than the minimum threshold but greater than or equal to $V_-$		$(V_-) + 0.2$	$(V_-) + 0.8$	$\text{V}$
$t_{ON}$	Amplifier enable time <sup>(1)</sup>	$G = +1$ , $V_{CM} = V_-$ , $V_O = 0.1 \times V_S/2$		8		$\mu\text{s}$
$t_{OFF}$	Amplifier disable time <sup>(1)</sup>	$V_{CM} = V_-$ , $V_O = V_S/2$		3		$\mu\text{s}$
	SHDN pin input bias current (per pin)	$V_S = 2.7 \text{ V}$ to $16 \text{ V}$ , $(V+) \geq SHDN \geq (V_-) + 0.9 \text{ V}$		500		$\text{nA}$
		$V_S = 2.7 \text{ V}$ to $16 \text{ V}$ , $(V-) \leq SHDN \leq (V_-) + 0.7 \text{ V}$		150		

(1) Disable time ( $t_{OFF}$ ) and enable time ( $t_{ON}$ ) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

(2) Specified by characterization only.

**Table 6-1. Table of Graphs**

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	<a href="#">Figure 6-1</a>
Offset Voltage Drift Distribution	<a href="#">Figure 6-2</a>
Offset Voltage vs Temperature	<a href="#">Figure 6-3, Figure 6-4</a>
Offset Voltage vs Common-Mode Voltage	<a href="#">Figure 6-5, Figure 6-6, Figure 6-7, Figure 6-8</a>
Offset Voltage vs Power Supply	<a href="#">Figure 6-9</a>
Open-Loop Gain and Phase vs Frequency	<a href="#">Figure 6-10</a>
Closed-Loop Gain and Phase vs Frequency	<a href="#">Figure 6-11</a>
Input Bias Current vs Common-Mode Voltage	<a href="#">Figure 6-12</a>
Input Bias Current vs Temperature	<a href="#">Figure 6-13</a>
Output Voltage Swing vs Output Current	<a href="#">Figure 6-14, Figure 6-15</a>
CMRR and PSRR vs Frequency	<a href="#">Figure 6-16</a>
CMRR vs Temperature	<a href="#">Figure 6-17</a>
PSRR vs Temperature	<a href="#">Figure 6-18</a>
0.1-Hz to 10-Hz Noise	<a href="#">Figure 6-19</a>
Input Voltage Noise Spectral Density vs Frequency	<a href="#">Figure 6-20</a>
THD+N Ratio vs Frequency	<a href="#">Figure 6-21</a>
THD+N vs Output Amplitude	<a href="#">Figure 6-22</a>
Quiescent Current vs Supply Voltage	<a href="#">Figure 6-23</a>
Quiescent Current vs Temperature	<a href="#">Figure 6-24</a>
Open Loop Voltage Gain vs Temperature	<a href="#">Figure 6-25</a>
Open Loop Output Impedance vs Frequency	<a href="#">Figure 6-26</a>
Small Signal Overshoot vs Capacitive Load (100-mV Output Step)	<a href="#">Figure 6-27, Figure 6-28</a>
Phase Margin vs Capacitive Load	<a href="#">Figure 6-29</a>
No Phase Reversal	<a href="#">Figure 6-30</a>
Positive Overload Recovery	<a href="#">Figure 6-31</a>
Negative Overload Recovery	<a href="#">Figure 6-32</a>
Small-Signal Step Response (100 mV)	<a href="#">Figure 6-33, Figure 6-34</a>
Large-Signal Step Response	<a href="#">Figure 6-35, Figure 6-36, Figure 6-37</a>
Short-Circuit Current vs Temperature	<a href="#">Figure 6-38</a>
Maximum Output Voltage vs Frequency	<a href="#">Figure 6-39</a>
Channel Separation vs Frequency	<a href="#">Figure 6-40</a>
EMIRR vs Frequency	<a href="#">Figure 6-41</a>

## 6.8 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 8\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)




Figure 6-1. Offset Voltage Production Distribution




Figure 6-2. Offset Voltage Drift Distribution




Figure 6-3. Offset Voltage vs Temperature




Figure 6-4. Offset Voltage vs Temperature




Figure 6-5. Offset Voltage vs Common-Mode Voltage




Figure 6-6. Offset Voltage vs Common-Mode Voltage (Transition Region)

## 6.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 8 \text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10 \text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10 \text{ pF}$  (unless otherwise noted)




Figure 6-7. Offset Voltage vs Common-Mode Voltage




Figure 6-8. Offset Voltage vs Common-Mode Voltage




Figure 6-9. Offset Voltage vs Power Supply




Figure 6-10. Open-Loop Gain and Phase vs Frequency




Figure 6-11. Closed-Loop Gain vs Frequency




Figure 6-12. Input Bias Current vs Common-Mode Voltage

## 6.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 8\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)




Figure 6-13. Input Bias Current vs Temperature




Figure 6-14. Output Voltage Swing vs Output Current (Sourcing)




Figure 6-15. Output Voltage Swing vs Output Current (Sinking)




Figure 6-16. CMRR and PSRR vs Frequency




Figure 6-17. CMRR vs Temperature (dB)





Figure 6-18. PSRR vs Temperature (dB)


## 6.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 8\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)




C019

Figure 6-19. 0.1-Hz to 10-Hz Noise



C017


Figure 6-20. Input Voltage Noise Spectral Density vs Frequency



C012

BW = 80 kHz,  $V_{OUT} = 1\text{ V}_{\text{RMS}}$ 


Figure 6-21. THD+N Ratio vs Frequency



C023


BW = 80 kHz,  $f = 1\text{ kHz}$ 

Figure 6-22. THD+N vs Output Amplitude



D021

Figure 6-23. Quiescent Current vs Supply Voltage









D022

Figure 6-24. Quiescent Current vs Temperature


## 6.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 8\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)




## 6.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 8\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)



## 6.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 8\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 10\text{ pF}$  (unless otherwise noted)



## 7 Detailed Description


### 7.1 Overview

The TLV915x family (TLV9151, TLV9152, and TLV9154) is a family of 16-V general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset ( $\pm 125 \mu\text{V}$ , typ), low offset drift ( $\pm 0.3 \mu\text{V}/^\circ\text{C}$ , typ), and 4.5-MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current ( $\pm 80 \text{ mA}$ ), high slew rate ( $21 \text{ V}/\mu\text{s}$ ), low power operation ( $560 \mu\text{A}$ , typ) and shutdown functionality make the TLV915x a robust, high-speed, high-performance operational amplifier for industrial applications.


### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 EMI Rejection

The TLV915x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV915x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. [Figure 7-1](#) shows the results of this testing on the TLV915x. [Table 7-1](#) shows the EMIRR IN+ values for the TLV915x at particular frequencies commonly encountered in real-world applications. The [EMI Rejection Ratio of Operational Amplifiers](#) application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from [www.ti.com](http://www.ti.com).



**Figure 7-1. EMIRR Testing**

**Table 7-1. TLV9151 EMIRR IN+ for Frequencies of Interest**

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	73.2 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	82.5 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	89.7 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	93.9 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	95.7 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	98.0 dB

### 7.3.2 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV915x is 150°C. Exceeding this temperature causes damage to the device. The TLV915x has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170°C. Figure 7-2 shows an application example for the TLV9151 that has significant self heating because of its power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature must reach 177°C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. Figure 7-2 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor  $R_L$ . If the condition that caused excessive power dissipation is not removed, the amplifier will oscillate between a shutdown and enabled state until the output fault is corrected.




Figure 7-2. Thermal Protection

### 7.3.3 Capacitive Load and Stability

The TLV915x features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see Figure 7-3 and Figure 7-4. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.




Figure 7-3. Small-Signal Overshoot vs Capacitive Load (10-mV Output Step,  $G = 1$ )





Figure 7-4. Small-Signal Overshoot vs Capacitive Load (10-mV Output Step,  $G = -1$ )

For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small resistor,  $R_{ISO}$ , in series with the output, as shown in Figure 7-5. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the

capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio  $R_{ISO} / R_L$ , and is generally negligible at low output levels. A high capacitive load drive makes the TLV915x well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in [Figure 7-5](#) uses an isolation resistor,  $R_{ISO}$ , to stabilize the output of an op amp.  $R_{ISO}$  modifies the open-loop gain of the system for increased phase margin.




**Figure 7-5. Extending Capacitive Load Drive With the TLV9151**

### 7.3.4 Common-Mode Voltage Range

The TLV915x is a 16-V, rail-to-rail input operational amplifier with an input common-mode range that extends 200 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in [Figure 7-6](#). The N-channel pair is active for input voltages close to the positive rail, typically  $(V_+) - 1$  V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately  $(V_+) - 2$  V. There is a small transition region, typically  $(V_+) - 2$  V to  $(V_+) - 1$  V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region.

[Figure 6-5](#) shows this transition region for a typical device in terms of input voltage offset in more detail.


For more information on common-mode voltage range and PMOS/NMOS pair interaction, see [Op Amps With Complementary-Pair Input Stages](#) application note.



**Figure 7-6. Rail-to-Rail Input Stage**

### 7.3.5 Phase Reversal Protection

The TLV915x family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV915x is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in [Figure 7-7](#). For more information on phase reversal, see [Op Amps With Complementary-Pair Input Stages](#) application note.




C016

**Figure 7-7. No Phase Reversal**

### 7.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. Figure 7-8 shows an illustration of the ESD circuits contained in the TLV915x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



**Figure 7-8. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application**

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.


Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressor (TVS) can be used to prevent damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

### 7.3.7 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV915x is approximately 500 ns.

### 7.3.8 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* ("bell curve"), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.



**Figure 7-9. Ideal Gaussian Distribution**

Figure 7-9 shows an example distribution, where  $\mu$ , or *mu*, is the mean of the distribution, and where  $\sigma$ , or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from  $\mu - \sigma$  to  $\mu + \sigma$ ).

Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean ( $\mu$ ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ( $\mu + \sigma$ ) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for TLV915x, the typical input voltage offset is 125  $\mu$ V, so 68.2% of all TLV915x devices are expected to have an offset from

–125  $\mu$ V to 125  $\mu$ V. At 4  $\sigma$  ( $\pm 500 \mu$ V), 99.9937% of the distribution has an offset voltage less than  $\pm 500 \mu$ V, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the TLV915x family has a maximum offset voltage of 675  $\mu$ V at 25°C, and even though this corresponds to about 5  $\sigma$  ( $\approx 1$  in 1.7 million units), which is extremely unlikely, TI assures that any unit with larger offset than 675  $\mu$ V will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6- $\sigma$  value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the TLV915x family does not have a maximum or minimum for offset voltage drift, but based on [Figure 6-2](#) and the typical value of 0.3  $\mu$ V/°C in the [Electrical Characteristics](#) table, it can be calculated that the 6  $\sigma$  value for offset voltage drift is about 1.8  $\mu$ V/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

### 7.3.9 Packages With an Exposed Thermal Pad

The TLV915x family is available in the WSON-8 (DSG) package which features an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to V– or left floating. Attaching the thermal pad to a potential other than V– is not allowed, and performance of the device is not assured when doing so.

### 7.3.10 Shutdown

The TLV915xS devices feature one or more shutdown pins (SHDN) that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes about 30  $\mu$ A. The SHDN pins are active high, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic high. The amplifier is enabled when the input to the SHDN pin is a valid logic low.

The SHDN pins are referenced to the negative supply rail of the op amp. The threshold of the shutdown feature lies around 800 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V– and V– + 0.2 V. A valid logic high is defined as a voltage between V– + 1.1 V and V+. The shutdown pin circuitry includes a pull-down resistor, which will inherently pull the voltage of the pin to the negative supply rail if not driven. Thus, to enable the amplifier, the SHDN pins should either be left floating or driven to a valid logic low. To disable the amplifier, the SHDN pins must be driven to a valid logic high. The maximum voltage allowed at the SHDN pins is V+.

The SHDN pins are high-impedance CMOS inputs. Channels of single and dual op amp packages are independently controlled, and channels of quad op amp packages are controlled in pairs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The typical enable time out of shutdown is 8  $\mu$ s; disable time is 3  $\mu$ s. When disabled, the output assumes a high-impedance state. This architecture allows the TLV915xS family to operate as a gated amplifier, multiplexer, or programmable-gain amplifier. Shutdown time ( $t_{OFF}$ ) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-k $\Omega$  load to midsupply ( $V_S / 2$ ) is required. If using the TLV915xS without a load, the resulting turnoff time significantly increases.

## 7.4 Device Functional Modes

The TLV915x has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V ( $\pm 1.35$  V). The maximum power supply voltage for the TLV915x is 16 V ( $\pm 8$  V).

The TLV915xS devices feature a shutdown pin, which can be used to place the op amp into a low-power mode. See [Shutdown](#) section for more information.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV915x family offers excellent DC precision and DC performance. These devices operate up to 16-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 4.5-MHz bandwidth and high output drive. These features make the TLV915x a robust, high-performance operational amplifier for high-voltage industrial applications.

### 8.2 Typical Applications

#### 8.2.1 Low-Side Current Measurement

Figure 8-1 shows the TLV9151 configured in a low-side current sensing application. For a full analysis of the circuit shown in Figure 8-1 including theory, calculations, simulations, and measured data, see TI Precision Design [TIPD129, 0-A to 1-A Single-Supply Low-Side Current-Sensing Solution](#).




Figure 8-1. TLV9151 in a Low-Side, Current-Sensing Application

##### 8.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV

### 8.2.1.2 Detailed Design Procedure

The transfer function of the circuit in [Figure 8-1](#) is given in [Equation 1](#).

$$V_{\text{OUT}} = I_{\text{LOAD}} \times R_{\text{SHUNT}} \times \text{Gain} \quad (1)$$

The load current ( $I_{\text{LOAD}}$ ) produces a voltage drop across the shunt resistor ( $R_{\text{SHUNT}}$ ). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using [Equation 2](#).

$$R_{\text{SHUNT}} = \frac{V_{\text{SHUNT\_MAX}}}{I_{\text{LOAD\_MAX}}} = \frac{100\text{mV}}{1\text{A}} = 100\text{m}\Omega \quad (2)$$

Using [Equation 2](#),  $R_{\text{SHUNT}}$  is calculated to be 100 mΩ. The voltage drop produced by  $I_{\text{LOAD}}$  and  $R_{\text{SHUNT}}$  is amplified by the TLV9151 to produce an output voltage of 0 V to 4.9 V. The gain needed by the TLV9151 to produce the necessary output voltage is calculated using [Equation 3](#).


$$\text{Gain} = \frac{(V_{\text{OUT\_MAX}} - V_{\text{OUT\_MIN}})}{(V_{\text{IN\_MAX}} - V_{\text{IN\_MIN}})} \quad (3)$$

Using [Equation 3](#), the required gain is calculated to be 49 V/V, which is set with resistors  $R_F$  and  $R_G$ . [Equation 4](#) is used to size the resistors,  $R_F$  and  $R_G$ , to set the gain of the TLV9151 to 49 V/V.

$$\text{Gain} = 1 + \frac{(R_F)}{(R_G)} \quad (4)$$

Choosing  $R_F$  as 360 kΩ,  $R_G$  is calculated to be 7.5 kΩ.  $R_F$  and  $R_G$  were chosen as 360 kΩ and 7.5 kΩ because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. [Figure 8-2](#) shows the measured transfer function of the circuit shown in [Figure 8-1](#).

### 8.2.1.3 Application Curves



**Figure 8-2. Low-Side, Current-Sense, Transfer Function**

## 9 Power Supply Recommendations

The TLV915x is specified for operation from 2.7 V to 16 V ( $\pm 1.35$  V to  $\pm 8$  V); many specifications apply from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

### CAUTION

Supply voltages larger than 16 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.


## 10 Layout

### 10.1 Layout Guidelines


For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in [Figure 10-2](#), keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at  $85^\circ\text{C}$  for 30 minutes is sufficient for most circumstances.

## 10.2 Layout Example



**Figure 10-1. Schematic Representation**



**Figure 10-2. Operational Amplifier Board Layout for Noninverting Configuration**

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

##### 11.1.1.1 *TINA-TI™ (Free Software Download)*

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

---

#### Note

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

---

##### 11.1.1.2 *TI Precision Designs*

The TLV915x is featured in several TI Precision Designs, available online at <http://www.ti.com/ww/en/analog/precision-designs/>. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

Texas Instruments, [Analog Engineer's Circuit Cookbook: Amplifiers](#).

Texas Instruments, [AN31 amplifier circuit collection](#).

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

## 11.5 Trademarks

TINA-TI™ is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

All trademarks are the property of their respective owners.

## 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.7 Glossary

### TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TLV9151IDBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	T51V
TLV9151IDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T51V
<a href="#">TLV9151IDCKR</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	1HD
TLV9151IDCKR.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	1HD
<a href="#">TLV9151SIDBVR</a>	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	T91S
TLV9151SIDBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91S
TLV9151SIDBVRG4	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91S
TLV9151SIDBVRG4.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91S
<a href="#">TLV9152IDDFR</a>	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52F
TLV9152IDDFR.A	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52F
TLV9152IDDFRG4	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52F
TLV9152IDDFRG4.A	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52F
<a href="#">TLV9152IDGKR</a>	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	27TT
TLV9152IDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27TT
<a href="#">TLV9152IDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9152D
TLV9152IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9152D
<a href="#">TLV9152IDSGR</a>	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52G
TLV9152IDSGR.A	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52G
TLV9152IDSGRG4	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52G
TLV9152IDSGRG4.A	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52G
<a href="#">TLV9152IPWR</a>	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9152P
TLV9152IPWR.A	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9152P
<a href="#">TLV9152SIRUGR</a>	Active	Production	X2QFN (RUG)   10	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	GSF
TLV9152SIRUGR.A	Active	Production	X2QFN (RUG)   10	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	GSF
<a href="#">TLV9154IDR</a>	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9154D
TLV9154IDR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9154D
<a href="#">TLV9154IDYYR</a>	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9154I
TLV9154IDYYR.A	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9154I

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV9154IPWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	(TL9154, TL9154PW)
TLV9154IPWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	(TL9154, TL9154PW)
TLV9154IPWRG4	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL9154
TLV9154IPWRG4.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL9154
TLV9154IRUCR	Active	Production	QFN (RUC)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I5F
TLV9154IRUCR.A	Active	Production	QFN (RUC)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I5F

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TLV9151, TLV9152, TLV9154 :**


- Automotive : [TLV9151-Q1](#), [TLV9152-Q1](#), [TLV9154-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9151IDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9151IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV9151SIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9151SIDBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9152IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9152IDDFRG4	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9152IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9152IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9152IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9152IDSGRG4	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9152IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9152SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1
TLV9154IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV9154IDYYR	SOT-23-THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9154IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9154IPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9154IRUCR	QFN	RUC	14	3000	180.0	9.5	2.16	2.16	0.5	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9151IDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV9151IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV9151SIDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9151SIDBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9152IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9152IDDFRG4	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9152IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV9152IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV9152IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9152IDSGRG4	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9152IPWR	TSSOP	PW	8	2000	353.0	353.0	32.0
TLV9152SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
TLV9154IDR	SOIC	D	14	2500	353.0	353.0	32.0
TLV9154IDYYR	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
TLV9154IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TLV9154IPWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0
TLV9154IRUCR	QFN	RUC	14	3000	205.0	200.0	30.0


# PACKAGE OUTLINE

DBV0005A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- Reference JEDEC MO-178.
- Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


# PACKAGE OUTLINE

DGK0008A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)


11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

# PACKAGE OUTLINE

DYY0014A

SOT-23-THIN - 1.1 mm max height


PLASTIC SMALL OUTLINE




4224643/D 07/2024

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AB



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4224643/D 07/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

## SOT-23-THIN - 1.1 mm max height

DYY0014A

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 20X

4224643/D 07/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# PACKAGE OUTLINE

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

# EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height


SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
SCALE:8X



NON SOLDER MASK  
DEFINED



SOLDER MASK  
DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

**D0014A**

## **SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



**SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X**

4220718/A 09/2016

#### NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


### RUG 10

1.5 x 2, 0.5 mm pitch

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4231768/A

## MECHANICAL DATA

RUG (R-PQFP-N10)

PLASTIC QUAD FLATPACK



Bottom View




4208528-3/B 04/2008

NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) package configuration.
- This package complies to JEDEC MO-288 variation X2EFD.

RUG (R-PQFP-N10)

Example Board Layout

Example Stencil Design  
(Note E)

4210299-3/A 06/09

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Side aperture dimensions over-print land for acceptable area ratio  $> 0.66$ . Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.


## PACKAGE OUTLINE

**DCK0005A**



## SOT - 1.1 max height

## SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



4214834/G 11/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.


# PACKAGE OUTLINE

DDF0008A



SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4222047/E 07/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

## EXAMPLE BOARD LAYOUT



DDF0008A

## **SOT-23-THIN - 1.1 mm max height**

## PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



## SOLDER MASK DETAILS

4222047/E 07/2024

#### NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height


PLASTIC SMALL OUTLINE



4222047/E 07/2024

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.



# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


## PACKAGE OUTLINE

**DBV0006A**



## **SOT-23 - 1.45 mm max height**

## SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# GENERIC PACKAGE VIEW


## DSG 8

## WSON - 0.8 mm max height


2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224783/A





# PACKAGE OUTLINE

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218900/E 08/2022

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:  
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X


4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


# PACKAGE OUTLINE

PW0014A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


## PACKAGE OUTLINE

**PW0008A**



## **TSSOP - 1.2 mm max height**

## SMALL OUTLINE PACKAGE



## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

# EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



4221848/A 02/2015

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# GENERIC PACKAGE VIEW


## RUC 14

## X2QFN - 0.4 mm max height

2 x 2, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.






4229871/A

## PACKAGE OUTLINE

## **X2QFN - 0.4 mm max height**

## PLASTIC QUAD FLAT PACK- NO LEAD

**RUC0014A**



4220584/A 05/2019

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

X2QFN - 0.4 mm max height

RUC0014A


PLASTIC QUAD FLAT PACK- NO LEAD



## LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 23X



4220584/A 05/2019

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

X2QFN - 0.4 mm max height

RUC0014A

PLASTIC QUAD FLAT PACK- NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.100mm THICK STENCIL  
SCALE: 23X

4220584/A 05/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025