

TXG404x 4-bit, ±40V Ground-Level Translator

1 Features

- Supports DC ground shifts up to 40V
- AC Noise Rejection of 80V_{PP} up to 5MHz
- CMTI of 1kV/µs
- Low Prop Delay (<5ns) and Ch-Ch Skew (0.35ns)
- Greater than 250Mbps
- Low power consumption (0.65mA per channel at 1Mbps, 1.8V)
- Fully configurable dual-rail design allows each port to operate from 1.71V to 5.5V
- 4, 2, 1 channel devices available
- Two device variants:
 - TXG4041: 3 forward, 1 reverse
 - TXG4042: 2 forward, 2 reverse
- Supports V_{CC} disconnect feature (I/Os are forced into high-Z)
- Schmitt-trigger inputs allows for slow and noisy signals
- Inputs with integrated static pull-down resistors prevent channels from floating
- Operating temperature from -40°C to +125°C
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
 - 4000V human-body model
 - 500V charged-device model
- Package options provided:
 - RUC (X2QFN-14)
 - DYY (SOT-14)
 - DBQ (QSOP-16)

2 Applications

- **Test and Measurement**
- **Industrial Automation**
- **Appliances**
- Robotics
- **Energy Storage Systems**

3 Description

The TXG404x is a 4-bit, fixed direction, non-galvanic based voltage and ground-level translator that supports both logic-level shifting between 1.71V to 5.5V and ground-level shifting up to ±40V. Compared to traditional level shifters, the TXG404x family solves the challenges of voltage translation across different ground levels. The Simplified Diagram shows a common use case where DC shift occurs between GNDA to GNDB due to parasitic resistance or capacitance.


V_{CCA} is referenced to GNDA and V_{CCB} is referenced to GNDB. Ax pins are referenced to V_{CCA} logic level while Bx pins are referenced to V_{CCB} logic levels. Both A port and B port accept voltages from 1.71V to 5.5V. This device includes two enable pins that can place the respective outputs in a high-impedance state when the OE pin is connected to GND or left floating. In the event of input power or signal loss, the output is default low when OE is High (refer to Table 7-1). The leakage between GNDA and GNDB is <45nA when V_{CC} to GND is shorted.

The TXG404x device helps improve noise immunity and power sequencing across different ground domains while providing low power consumption, latency, and channel-to-channel skew. The device supresses noise levels of 80V_{PP} up to 5MHz (Figure 7-5). TXG404x can support multiple interfaces such as SPI, UART, GPIO, and I2S.

Package Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)			
TVC4044	DYY (SOT-14)	4.20mm × 2.00mm			
TXG4041 TXG4042	DBQ (QSOP-16)	4.90mm x 3.90mm			
	RUC (X2QFN-14)	2.00mm × 2.00mm			

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Diagram



Table of Contents

1 Features1	7.1 Overview	2
2 Applications1	7.2 Functional Block Diagram	
3 Description1	7.3 Feature Description	
4 Pin Configuration and Functions3	7.4 Device Functional Modes	30
5 Specifications9	8 Application and Implementation	3
5.1 Absolute Maximum Ratings9	8.1 Application Information	
5.2 ESD Ratings9	8.2 Typical Application	
5.3 Recommended Operating Conditions10	8.3 Power Supply Recommendations	
5.4 Thermal Information10	8.4 Layout	33
5.5 Electrical Characteristics11	9 Device and Documentation Support	
5.6 Supply Current13	9.1 Documentation Support	34
5.7 Switching Characteristics, V _{CCA} = 1.8 ± 0.15V 16	9.2 Receiving Notification of Documentation Updates	34
5.8 Switching Characteristics, V _{CCA} = 2.5 ± 0.2V 17	9.3 Support Resources	34
5.9 Switching Characteristics, V _{CCA} = 3.3 ± 0.3V 18	9.4 Trademarks	34
5.10 Switching Characteristics, V _{CCA} = 5.0 ± 0.5V 19	9.5 Electrostatic Discharge Caution	34
5.11 Switching Characteristics: T _{sk} , T _{MAX} 20	9.6 Glossary	34
5.12 Typical Characteristics22	10 Revision History	34
6 Parameter Measurement Information23	11 Mechanical, Packaging, and Orderable	
6.1 Load Circuit and Voltage Waveforms23	Information	34
7 Detailed Description25		



4 Pin Configuration and Functions




Figure 4-1. TXG4041 RUC Package 14-Pin X2QFN Top View

Table 4-1. TXG4041 RUC Pin Functions

PIN		1/0	DESCRIPTION
Name	TXG4041	l/O	DESCRIPTION
A1	1	I	Input A1. Referenced to V _{CCA}
A2	2	I	Input A2. Referenced to V _{CCA}
A3	3	I	Input A3. Referenced to V _{CCA}
A4Y	4	0	Output A4. Referenced to V _{CCA}
B1Y	12	0	Output B1. Referenced to V _{CCB}
B2Y	11	0	Output B2. Referenced to V _{CCB}
B3Y	10	0	Output B3. Referenced to V _{CCB}
B4	9	I	Input B4. Referenced to V _{CCB}
OE_A	5	I	Active-High Output Enable (A side). Pull to GND to place all outputs in high-impedance mode.
OE_B	8	I	Active-High Output Enable (B side). Pull to GND to place all outputs in high-impedance mode.
V _{CCA}	14	_	A side supply voltage. 1.71V ≤ V _{CCA} ≤ 5.5V
V _{CCB}	13		B side supply voltage. 1.71V ≤ V _{CCB} ≤ 5.5V
GNDA	6	_	Ground reference for V _{CCA}
GNDB	7	_	Ground reference for V _{CCB}






Figure 4-2. TXG4042 RUC Package 14-Pin X2QFN Top View

Table 4-2. TXG4042 RUC Pin Functions

Table 4-2. TAO4042 NOOT IIIT diletions						
PIN		I/O	DESCRIPTION			
Name	TXG4042	1/0	DESCRIPTION			
A1	1	I	Input A1. Referenced to V _{CCA}			
A2	2	I	Input A2. Referenced to V _{CCA}			
A3Y	3	0	Output A3. Referenced to V _{CCA}			
A4Y	4	0	Output A4. Referenced to V _{CCA}			
B1Y	12	0	Output B1. Referenced to V _{CCB}			
B2Y	11	0	Output B2. Referenced to V _{CCB}			
В3	10	I	Input B3. Referenced to V _{CCB}			
B4	9	I	Input B4. Referenced to V _{CCA}			
OE_A	5	I	Active-High Output Enable (A side). Pull to GND to place all outputs in high-impedance mode.			
OE_B	8	I	Active-High Output Enable (B side). Pull to GND to place all outputs in high-impedance mode.			
V _{CCA}	14	_	A side supply voltage. 1.71V ≤ V _{CCA} ≤ 5.5V			
V _{CCB}	13	_	B side supply voltage. 1.71V ≤ V _{CCB} ≤ 5.5V			
GNDA	6	_	Ground reference for V _{CCA}			
GNDB	7	<u> </u>	Ground reference for V _{CCB}			






Figure 4-3. TXG4041 DYY 14-Pin SOT Top View

Table 4-3. TXG4041 DYY Pin Functions

PIN		I/O	DESCRIPTION	
Name	TXG4041	1/0	DESCRIPTION	
A1	2	I	Input A1. Referenced to V _{CCA}	
A2	3	I	Input A2. Referenced to V _{CCA}	
A3	4	I	Input A3. Referenced to V _{CCA}	
A4Y	5	0	Output A4. Referenced to V _{CCA}	
B1Y	13	0	Output B1. Referenced to V _{CCB}	
B2Y	12	0	Output B2. Referenced to V _{CCB}	
B3Y	11	0	Output B3. Referenced to V _{CCB}	
B4	10	I	Input B4. Referenced to V _{CCB}	
OE_A	6	I	Active-High Output Enable (A side). Pull to GND to place all outputs in high-impedance mode.	
OE_B	9	I	Active-High Output Enable (B side). Pull to GND to place all outputs in high-impedance mode.	
V _{CCA}	1	_	A side supply voltage. 1.71V ≤ V _{CCA} ≤ 5.5V	
V _{CCB}	14	_	B side supply voltage. 1.71V ≤ V _{CCB} ≤ 5.5V	
GNDA	7	_	Ground reference for V _{CCA}	
GNDB	8	_	Ground reference for V _{CCB}	






Figure 4-4. TXG4042 DYY 14-Pin SOT Top View

Table 4-4. TXG4042 DYY Pin Functions

PIN		I/O	DESCRIPTION
Name	TXG4042	1/0	DESCRIPTION
A1	2	I	Input A1. Referenced to V _{CCA}
A2	3	I	Input A2. Referenced to V _{CCA}
A3Y	4	0	Output A3. Referenced to V _{CCA}
A4Y	5	0	Output A4. Referenced to V _{CCA}
B1Y	13	0	Output B1. Referenced to V _{CCB}
B2Y	12	0	Output B2. Referenced to V _{CCB}
В3	11	I	Input B3. Referenced to V _{CCB}
B4	10	I	Input B4. Referenced to V _{CCA}
OE_A	6	I	Active-High Output Enable (A side). Pull to GND to place all outputs in high-impedance mode.
OE_B	9	I	Active-High Output Enable (B side). Pull to GND to place all outputs in high-impedance mode.
V _{CCA}	1	_	A side supply voltage. 1.71V ≤ V _{CCA} ≤ 5.5V
V _{CCB}	14	_	B side supply voltage. 1.71V ≤ V _{CCB} ≤ 5.5V
GNDA	7		Ground reference for V _{CCA}
GNDB	8	_	Ground reference for V _{CCB}




Figure 4-5. TXG4041 DBQ 16-Pin QSOP Top View

Table 4-5. TXG4041 DBQ Pin Functions

PIN		I/O	DESCRIPTION
Name	TXG4041	1/0	DESCRIPTION
A1	3	I	Input A1. Referenced to V _{CCA}
A2	4	I	Input A2. Referenced to V _{CCA}
A3	5	I	Input A3. Referenced to V _{CCA}
A4Y	6	0	Output A4. Referenced to V _{CCA}
B1Y	14	0	Output B1. Referenced to V _{CCB}
B2Y	13	0	Output B2. Referenced to V _{CCB}
B3Y	12	0	Output B3. Referenced to V _{CCB}
B4	11	I	Input B4. Referenced to V _{CCB}
OE_A	7	I	Active-High Output Enable (A side). Pull to GND to place all outputs in high-impedance mode.
OE_B	10	I	Active-High Output Enable (B side). Pull to GND to place all outputs in high-impedance mode.
V _{CCA}	1	_	A side supply voltage. 1.71V ≤ V _{CCA} ≤ 5.5V
V _{CCB}	16	_	B side supply voltage. 1.71V ≤ V _{CCB} ≤ 5.5V
GNDA	2, 8	_	Ground reference for V _{CCA}
GNDB	9, 15	_	Ground reference for V _{CCB}






Figure 4-6. TXG4042 DBQ 16-Pin QSOP Top View

Table 4-6. TXG4042 DBQ Pin Functions

	Table 4-0. TAG-10-12 DBQ T III T directions					
PIN		I/O	DESCRIPTION			
Name	TXG4042	1/0	DESCRIPTION			
A1	3	I	Input A1. Referenced to V _{CCA}			
A2	4	I	Input A2. Referenced to V _{CCA}			
A3Y	5	0	Output A3. Referenced to V _{CCA}			
A4Y	6	0	Output A4. Referenced to V _{CCA}			
B1Y	14	0	Output B1. Referenced to V _{CCB}			
B2Y	13	0	Output B2. Referenced to V _{CCB}			
В3	12	I	Input B3. Referenced to V _{CCB}			
B4	11	I	Input B4. Referenced to V _{CCB}			
OE_A	7	I	Active-High Output Enable (A side). Pull to GND to place all outputs in high-impedance mode.			
OE_B	10	I	Active-High Output Enable (B side). Pull to GND to place all outputs in high-impedance mode.			
V _{CCA}	1	_	A side supply voltage. 1.71V ≤ V _{CCA} ≤ 5.5V			
V _{CCB}	16	_	B side supply voltage. 1.71V ≤ V _{CCB} ≤ 5.5V			
GNDA	GNDA 2, 8 — Ground reference for V _{CCA}		Ground reference for V _{CCA}			
GNDB 9, 15 — Ground reference for V _{CCB}		Ground reference for V _{CCB}				

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CCA} to V _{GNDA}	Supply voltage A to Ground voltage A	Λ.	-0.5	6.5	V
V _{CCB} to V _{GNDB}	Supply voltage B to Ground voltage B	}	-0.5	6.5	V
V _{GNDA} to V _{GNDB}	Voltage between GNDA and GNDB		-45	45	V
		I/O Ports (A Port) to V _{GNDA}	-0.5	6.5	
V_{I}	Input Voltage ⁽²⁾	I/O Ports (B Port) to V _{GNDB}	-0.5	6.5	V
		OE	-0.5	6.5	V
Vo	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾	A Port to V _{GNDA}	-0.5	6.5	V
		B Port to V _{GNDB}	-0.5	6.5	
Voltage applie	Voltage applied to any output in the	A Port to V _{GNDA}	-0.5	6.5	V
V_{O}	high or low state ⁽²⁾ (3)	B Port to V _{GNDB}	-0.5	6.5	V
I _{IK}	Input clamp current	V ₁ < 0	-20		mA
I _{OK}	Output clamp current	V _O < 0	-20		mA
Io	Continuous output current		-16	16	mA
	Continuous current through V _{CCx} or G	SNDx	-64	64	mA
T _j	Junction Temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under <u>Section 5.1</u> may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under <u>Section 5.3</u> Exposure beyond the limits listed in <u>Section 5.3</u> may affect device reliability.

5.2 ESD Ratings

				VALUE	UNIT
,		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V	
	V _(ESD)	Lieurosiano discriarge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	v

¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 6.5V maximum if the output current rating is observed.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

			MIN	TYP MAX	UNIT
V _{CCA}	Supply voltage A - Relative to 0	GNDA	1.71	5.5	V
V _{CCB}	Supply voltage B - Relative to GNDB		1.71	5.5	V
V _{GNDA} to V _{GNDB}	Voltage between GNDA and GI	NDB	-40	40	V
		V _{CCO} = 1.71V	-4.5		
	High-level output current	V _{CCO} = 2.3V	-8		mA
I _{OH}		V _{CCO} = 3V	-10		
		V _{CCO} = 4.5V	-12		
		V _{CCO} = 1.71V		4.5	mA
		V _{CCO} = 2.3V		8	
I _{OL}	Low-level output current	V _{CCO} = 3V		10	
		V _{CCO} = 4.5V		12	
VI	Input voltage - Relative to GND	x	0	5.5	V
Vo	Output voltage - Relative to GN	lDx	0	V _{CCO}	V
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ V_{CCI} is the V_{CC} associated with the input port.

5.4 Thermal Information

		Т			
	THERMAL METRIC ⁽¹⁾	DYY (SOT)	RUC (X2QFN)	DBQ (QSOP)	UNIT
		14 PINS	14 PINS	16 PINS	-
R _{0JA}	Junction-to-ambient thermal resistance	128.4	99.7	143.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.4	57.9	82.3	°C/W
R _{0JB}	Junction-to-board thermal resistance	58.5	51.9	46.9	°C/W
Y _{JT}	Junction-to-top characterization parameter	2.7	8.1	1.2	°C/W
Y_{JB}	Junction-to-board characterization parameter	51.9	57.2	81.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

⁽²⁾ V_{CCO} is the V_{CC} associated with the output port.

⁽³⁾ All control inputs and data I/Os of this device have weak pulldowns to ensure the line is not floating when undefined external to the device. The input leakage from these weak pulldowns is defined by the I_I specification indicated under Section 5.5.



5.5 Electrical Characteristics

						ting free erature (1		
	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	-40°0	C to 125°	С	UNIT
					MIN	TYP	MAX	
		I _{OH} = -4.5mA	1.71V	1.71V	1.5			
	High-level output	$I_{OH} = -8mA$	2.3V	2.3V	2.0			.,
V _{OH}	voltage (3)	I _{OH} = -10mA	3V	3V	2.6	,		V
		I _{OH} = -12mA	4.5V	4.5V	4.0			
		I _{OL} = 4.5mA	1.71V	1.71V			0.18	
.,	Low-level output	I _{OL} = 8mA	2.3V	2.3V			0.33	.,
V_{OL}	voltage (4)	I _{OL} = 10mA	3V	3V			0.41	V
		I _{OL} = 12mA	4.5V	4.5V			0.49	
			1.71V	1.71V			1.14	
	Positive-going	Data Inputs	2.3V	2.3V			1.42	
V_{T+}	input-threshold	(Ax, Bx)	3V	3V			1.74	V
	voltage	(Referenced to V _{CCI})	4.5V	4.5V		,	2.47	
			5.5V	5.5V		,	2.97	
			1.71V	1.71V			1.12	
	Positive-going		2.3V	2.3V			1.42	
V_{T+}	input-threshold	OE (Referenced to V _{CCA} or V _{CCB)}	3V	3V			1.73	V
	voltage	(Keleleliced to ACCV or ACCR)	4.5V	4.5V		,	2.47	
			5.5V	5.5V			2.94	
			1.71V	1.71V	0.52			
	Negative-going	Data Inputs	2.3V	2.3V	0.76			
V_{T-}	input-threshold	(Ax, Bx)	3V	3V	1.09			V
	voltage	(Referenced to V _{CCI})	4.5V	4.5V	1.77			
			5.5V	5.5V	2.28			
			1.71V	1.71V	0.46			
	Negative-going		2.3V	2.3V	0.76			
V_{T-}	input-threshold	OE (Referenced to V _{CCA} or V _{CCB)}	3V	3V	1.04			V
	voltage	(Izeleliced to ACCV or ACCR)	4.5V	4.5V	1.86			
			5.5V	5.5V	2.5			
			1.71V	1.71V	0.24		0.54	
	Input-threshold	Data Inputs	2.3V	2.3V	0.29		0.60	
ΔV_T	hysteresis	(Ax, Bx)	3V	3V	0.33		0.54	V
	$(V_{T+}-V_{T-})$	(Referenced to V _{CCI})	4.5V	4.5V	0.38		0.82	
			5.5V	5.5V	0.37		0.96	
			1.71V	1.71V	0.24		0.45	
	Input-threshold		2.3V	2.3V	0.28		0.58	
ΔV_T	hysteresis	OE (Referenced to V _{CCA} or V _{CCB)}	3V	3V	0.32		0.54	V
	$(V_{T+}-V_{T-})$	(Lyelelelloed to ACCV of ACCB)	4.5V	4.5V	0.35		0.58	
			5.5V	5.5V	0.39		0.62	
I _I	Input leakage current	Data Inputs (Ax, Bx) V _I = V _{CCI} or GND	1.71V – 5.5V	1.71V – 5.5V			1.6	μA

_	ARAMETER					ting free erature (1		
P/	ARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	-40°C to 125°		С	UNIT
					MIN	TYP	MAX	
	Floating supply	A Port or B Port	Floating ⁽⁵⁾	0V - 5.5V	-2.5		2.5	
I _{off-float}	Partial power down current	V _I = GND	0V - 5.5V	Floating ⁽⁵⁾	-2.5		2.5	μA
I _O	Tri-state output Output current	A or B Port: V _I = V _{CCA} or V _{GNDA} OE = GND	1.71V – 5.5V	1.1V – 5.5V	-5		5	μA
Ci	Control Input Capacitance	V _I = 3.3V or V _{GNDA}	3.3V	3.3V		2		pF
C _{io}	Data I/O Capacitance	OE = GND, V _O = 1.71V DC +1MHz -16dBm sine wave	3.3V	3.3V		5		pF
C_GND	Cap between grounds	All channels combined (V _{CC} both sides are powered on)					49	pF
	grounds	All channels combined (V _{CC} to GND shorted)					54	pF
		All channels combined (V _{CC} to GND shorted)	1.71V – 5.5V	1.71V – 5.5V		45		nA
Leakage	Current Leakage between GndA to GndB	All channels combined (V _{CC} both sides are powered on and inputs are all low)	1.71V – 5.5V	1.71V – 5.5V		45		nA
	Sings	All channels combined (V _{CC} both sides are powered on and inputs are all high)	1.71V – 5.5V	1.71V – 5.5V		33		μA
СМТІ	Common Mode Transient Immunity	Input toggling at 100Mbps Ground shift up to 40V	1.71V – 5.5V	1.71V – 5.5V			1	kV/µs
	Positive-Going	A Supply	1.71V – 5.5V				1.55	
V _{UVLO+}	Undervoltage Lockout Voltage	B Supply		1.71V – 5.5V			1.55	V
	Negative-Going	A Supply	1.71V – 5.5V		1.36			
V _{UVLO-}	Undervoltage Lockout Voltage	B Supply		1.71V – 5.5V	1.36			V
V	Undervoltage	A Supply	1.71V – 5.5V		36		147	mV
V_{UVLO_Hys}	Lockout Hysteresis	B Supply		1.71V – 5.5V	36		147	IIIV

- (1) (2) (3) (4)

- V_{CCI} is the V_{CC} associated with the input port and referenced to GND_A V_{CCO} is the V_{CC} associated with the output port and referenced to GND_B Tested at $\mathsf{V}_\mathsf{I} = \mathsf{V}_\mathsf{T-(MIN)}$ Tested at $\mathsf{V}_\mathsf{I} = \mathsf{V}_\mathsf{T-(MIN)}$ Floating is defined as a node that is both not actively driven by an external device and has leakage not exceeding 10nA



5.6 Supply Current

						ting free-air erature (T _A)	
	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	-40°	C to 125°C	UNIT
					MIN	TYP MAX	
TXGx041							
			1.71V - 5.5V	1.71V – 5.5V	546	1220	
		$V_I = V_{CCI}$ or GND $I_O = 0$	0V	5.5V	-3	13	
I _{CCA}	V _{CCA} supply current	1.0	5.5V	0V	509	1050	μΑ
		V _I = GND I _O = 0	5.5V	Floating ⁽³⁾	509	1050	
			1.71V - 5.5V	1.71V – 5.5V	750	1836	
		$V_I = V_{CCI}$ or GND $I_O = 0$	0V	5.5V	654	1350	
I _{CCB}	V _{CCB} supply current		5.5V	0V	-3	36	μΑ
		V _I = GND I _O = 0	Floating ⁽³⁾	5.5V	656	1350	
			1.8V	1.8V	1.9	3.1	
	Supply Current Disable	EN = 0	2.5V	2.5V	1.9	3.1	m A
I _{CCA} + I _{CCB}	Supply Current - Disable	EN = 0	3.3V	3.3V	2.0	3.1	mA
			5V	5V	2.1	3.3	
			1.8V	1.8V	1	2.65	
		\/ - \/	2.5V	2.5V	1.3	2.7	
		$V_{I} = V_{CCI}$	3.3V	3.3V	1.3	2.8	
	Supply Current - DC Signal		5V	5V	1.4	3.1	mA
I _{CCA} + I _{CCB}	Supply Current - DC Signal		1.8V	1.8V	1.2	2.7	IIIA
		V _I = GND	2.5V	2.5V	1.3	2.7	
		VI - GIND	3.3V	3.3V	1.3	2.8	
			5V	5V	1.4	3.1	



					Operat tempe	ting free-air erature (T _A)	
	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	-40°C	C to 125°C	UNIT
					MIN	TYP MAX	
			1.8V	1.8V	1.5	2.6	
		All channels switching with square wave clock input;	2.5V	2.5V	1.6	2.7	
		Clock input, C _L = 15pF, 1Mbps	3.3V	3.3V	1.6	2.8	
			5V	5V	1.9	3.3	
			1.8V	1.8V	9.2	12.1	
	Cumply Current AC Signal	All channels switching with square wave	2.5V	2.5V	10.8	14	A
I _{CCA} + I _{CCB}	Supply Current - AC Signal	clock input; C _L = 15pF, 50Mbps	3.3V	3.3V	12.4	16.2	mA
			5V	5V	17.6	20.6	
			1.8V	1.8V	16.5	20.1	
		All channels switching with square wave	2.5V	2.5V	20.2	24.7	
		clock input; C _L = 15pF, 100Mbps	3.3V	3.3V	24.1	29	
			5V	5V	35	38	
TXGx042	·			·			
			1.71V – 5.5V	1.71V – 5.5V	547	1365	
		$V_I = V_{CCI}$ or GND $I_O = 0$	0V	5.5V	-2.6	25	
I _{CCA}	V _{CCA} supply current		5.5V	0V	625	1052	μΑ
		V _I = GND I _O = 0	5.5V	Floating ⁽³⁾	625	1052	
			1.71V – 5.5V	1.71V – 5.5V	753	1692	
		$V_I = V_{CCI}$ or GND $I_O = 0$	0V	5.5V	819	1380	
I _{CCB}	V _{CCB} supply current		5.5V	0V	-2.4	25	μΑ
		V ₁ = GND I _O = 0	Floating ⁽³⁾	5.5V	823	1380	
			1.8V	1.8V	1.9	3.1	
	Comple Compant Disable	EN = 0	2.5V	2.5V	1.9	3.1	0
I _{CCA} + I _{CCB}	Supply Current - Disable		3.3V	3.3V	2	3.1	mA
			5V	5V	2.1	3.3	



						ting free-air erature (T _A)	
	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	-40°0	C to 125°C	UNIT
					MIN	TYP MAX	
			1.8V	1.8V	1.2	2.7	
		V _I = V _{CCI}	2.5V	2.5V	1.3	2.6	
		VI - VCCI	3.3V	3.3V	1.3	2.7	
	Supply Current - DC Signal		5V	5V	1.4	3.1	mA
I _{CCA} + I _{CCB}	Supply Current - DC Signal		1.8V	1.8V	1.2	2.7	ША
		V _I = GND	2.5V	2.5V	1.3	2.6	
		VI - GIND	3.3V	3.3V	1.3	2.7	
			5V	5V	1.4	3.1	
			1.8V	1.8V	1.5	2.6	
		All channels switching with square wave clock input;	2.5V	2.5V	1.6	2.7	
		C _L = 15pF, 1Mbps	3.3V	3.3V	1.6	2.8	
			5V	5V	1.9	3.3	
			1.8V	1.8V	9.5	12.9	
1 + 1	Supply Current - AC Signal	All channels switching with square wave clock input;	2.5V	2.5V	10.6	13.9	mA
I _{CCA} + I _{CCB}	Supply Current - AC Signal	C _L = 15pF, 50Mbps	3.3V	3.3V	12.9	15.9	ША
			5V	5V	17.7	20.8	
			1.8V	1.8V	16.5	20	
		All channels switching with square wave clock input;	2.5V	2.5V	20.5	25.2	
		C _L = 15pF, 100Mbps	3.3V	3.3V	24.4	28.7	
			5V	5V	34.9	38.4	

V_{CCI} is the V_{CC} associated with the input port
 V_{CCO} is the V_{CC} associated with the output port
 Floating is defined as a node that is both not actively driven by an external device and has leakage not exceeding 10nA



5.7 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15V$

									E	3-Port S	Supply '	Voltage	(V _{CCB})					
F	PARAMETER	TEST CONDITIONS	FROM	то	TEMPERATURE	1.8	3 ± 0.15V		2.	5 ± 0.2\	1	3.	3 ± 0.3\	1	5.	0 ± 0.5V		דואט
						MIN	TYP N	ИАХ	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
			Α	В	-40°C to 85°C	3		7.4	3		7.5	3.1		7.5	3.1		7.9	
	Dranagation delay	1Mbps all 4 channels	Α	В	-40°C to 125°C	3		7.8	3		7.8	3.1		7.9	3.1		8.4	
t _{pd}	Propagation delay	toggling	В	Α	-40°C to 85°C	3		7.4	2.8		5.8	2.8		5.2	2.8		4.9	ns
			В	Α	-40°C to 125°C	3		7.8	2.8		6.1	2.8		5.5	2.8		5.2	
			OE	Α	-40°C to 85°C	16.1		35	16.1		35	16.1		35	16.1		35	
	Disable time		OE	Α	-40°C to 125°C	16.1	;	35.6	16.1		35.5	16.1		35.6	16.1		35.6	
dis	Disable time		OE	В	-40°C to 85°C	17.6	4	40.9	12.6		28.2	14.7		27.4	10		18.8	ns
			OE	В	-40°C to 125°C	17.6		42	12.6		29.1	14.7		28	10		19.3	
			OE	Α	-40°C to 85°C	5.4	,	18.1	5.4		18.1	5.4		18.1	5.4		18.1	
	For this fine s		OE	Α	-40°C to 125°C	5.4	,	18.9	5.4		18.8	5.4		18.9	5.4		18.8	
t _{en}	Enable time		OE	В	-40°C to 85°C	7.5	2	26.5	5.5		15.3	4.5		11	3.8		7.9	ns
			OE	В	-40°C to 125°C	7.9	2	27.5	5.5		16.3	4.5		11.8	3.8		8.4	
			Α	В	-40°C to 85°C	0.7		1.5	0.6		1.4	0.6		1.3	0.5		1.2	
D) 4 / D	Pulse width		Α	В	-40°C to 125°C	0.7		1.5	0.6		1.4	0.6		1.3	0.5		1.2	
PWD	distortion	t _{phl} - t _{plh}	В	Α	-40°C to 85°C	0.7		1.5	0.6		1.4	0.6		1.3	0.5		1.2	ns
			В	Α	-40°C to 125°C	0.7		1.5	0.6		1.4	0.6		1.3	0.5		1.2	
			Α	В	-40°C to 85°C	0.6		1.1	0.5		1.2	0.5		1.5	0.6		1.8	
	Output signal rise		Α	В	-40°C to 125°C	0.6		1.3	0.5		1.5	0.5		1.6	0.6		1.9	
t _r	time		В	Α	-40°C to 85°C	0.5		0.9	0.5		1	0.5		0.9	0.5		0.9	ns
			В	Α	-40°C to 125°C	0.5		1	0.5		1.1	0.5		1	0.5		1.1	
			Α	В	-40°C to 85°C	0.5		1.3	0.5		1.6	0.5		1.6	0.6		1.9	
•	Output signal fall		Α	В	-40°C to 125°C	0.5		1.6	0.5		1.8	0.5		1.9	0.6		2.2	
tf	time		В	Α	-40°C to 85°C	0.5		1.1	0.5		1.1	0.5		1.1	0.5		1.1	ns
			В	Α	-40°C to 125°C	0.5		1.4	0.5		1.5	0.5		1.4	0.5		1.4	
	Default output	Measured from the			-40°C to 85°C			8.4			8.3			8.2			8	
t _{DO}	delay time from input power loss	time V _{CC} goes below 1.36V			-40°C to 125°C			8.4			8.3			8.2			8	μs
	Time from ULVO				-40°C to 85°C		(66.8			66.8			66.8			66.9	
t _{PU}	to valid output data				-40°C to 125°C		(66.8			66.8			66.8			66.9	μs



5.8 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2V$

									B-Port Supply	Voltage	(V _{CCB})			
F	PARAMETER	TEST CONDITIONS	FROM	то	TEMPERATURE	1.8	3 ± 0.15V	2.	5 ± 0.2V	3.	3 ± 0.3V	5.	0 ± 0.5V	UNIT
						MIN	TYP MAX	MIN	TYP MAX	MIN	TYP MAX	MIN	TYP MAX	.]
			Α	В	-40°C to 85°C	2.9	5.9	2.9	5.9	2.9	6	3	6.2	
	Dranagation dalay	1Mbps all 4 channels	Α	В	-40°C to 125°C	2.9	6.1	2.9	6.2	2.9	6.3	3	6.6	
t _{pd}	Propagation delay	toggling	В	Α	-40°C to 85°C	3	7.4	2.9	5.9	2.8	5.2	2.8	5	ns
			В	Α	-40°C to 125°C	3	7.8	2.9	6.2	2.8	5.6	2.8	5.4	
			OE	Α	-40°C to 85°C	11.6	24.7	11.6	24.7	11.6	24.7	11.6	24.7	
	Disable time		OE	Α	-40°C to 125°C	11.6	25.2	11.6	25.2	11.6	25.2	11.6	25.2]
t _{dis}	Disable liffle		OE	В	-40°C to 85°C	17.6	40.9	12.6	28.3	14.7	27.4	10.1	18.8	ns
			OE	В	-40°C to 125°C	17.6	41.9	12.6	29.1	14.7	28	10.1	19.3	
			OE	Α	-40°C to 85°C	3.8	10.9	3.8	10.9	3.8	10.9	3.8	10.9	
	Cookla tima		OE	Α	-40°C to 125°C	3.8	11.6	3.8	11.6	3.8	11.6	3.8	11.6	
t _{en}	Enable time		OE	В	-40°C to 85°C	7.5	26.5	5.5	15.3	4.5	11	3.8	7.8	ns
			OE	В	-40°C to 125°C	7.9	27.5	5.5	16.3	4.5	11.8	3.8	8.4	-]
			Α	В	-40°C to 85°C	0.1	0.6	0.1	0.57	0.002	0.56	0.002	0.48	
	Pulse width	14 4 1	Α	В	-40°C to 125°C	0.1	0.6	0.1	0.57	0.002	0.56	0.002	0.48	
PWD	distortion	t _{phi} - t _{pih}	В	Α	-40°C to 85°C	0.1	0.6	0.1	0.57	0.002	0.56	0.002	0.48	ns
			В	Α	-40°C to 125°C	0.1	0.6	0.1	0.57	0.002	0.56	0.002	0.48	1
			А	В	-40°C to 85°C	0.6	1.1	0.5	1.2	0.5	1.5	0.6	1.8	
	Output signal rise		Α	В	-40°C to 125°C	0.6	1.3	0.5	1.4	0.5	1.7	0.6	1.9	
t _r	time		В	Α	-40°C to 85°C	0.5	1	0.5	1	0.5	1	0.5	1	ns
			В	Α	-40°C to 125°C	0.5	1.1	0.5	1.2	0.5	1.2	0.5	1.1	1
			А	В	-40°C to 85°C	0.5	1.2	0.5	1.5	0.5	1.7	0.5	1.9	
tf	Output signal fall		Α	В	-40°C to 125°C	0.5	1.6	0.5	1.7	0.5	1.8	0.5	2.1	1
LI .	time		В	Α	-40°C to 85°C	0.5	1.3	0.5	1.3	0.5	1.4	0.5	1.3	ns
			В	Α	-40°C to 125°C	0.5	1.5	0.5	1.5	0.5	1.5	0.5	1.6	
	Default output	Measured from the			-40°C to 85°C		8.1		8.1		8		7.8	1
t _{DO}	delay time from input power loss	time V _{CC} goes below 1.36V			-40°C to 125°C		8.1		8.1		8		7.8	μs
	Time from ULVO				-40°C to 85°C		71.3		71.3		71.3		71.3	1
t _{PU}	to valid output data				-40°C to 125°C		71.3		71.3		71.3		71.3	μs



5.9 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3V$

									B-Port Supply	Voltage	(V _{CCB})			
F	PARAMETER	TEST CONDITIONS	FROM	то	TEMPERATURE	1.8	3 ± 0.15V	2.	5 ± 0.2V	3.	3 ± 0.3V	5.	0 ± 0.5V	UNIT
						MIN	TYP MAX	MIN	TYP MAX	MIN	TYP MAX	MIN	TYP MAX	
			Α	В	-40°C to 85°C	2.9	5.2	2.9	5.3	2.8	5.4	3	5.7	
	Dranagation dalay	1Mbps all 4 channels	Α	В	-40°C to 125°C	2.9	5.5	2.9	5.6	2.8	5.8	3	6.1	
t _{pd}	Propagation delay	toggling	В	Α	-40°C to 85°C	3	7.5	2.9	5.9	2.8	5.3	2.8	5.1	ns
			В	Α	-40°C to 125°C	3	7.9	2.9	6.3	2.8	5.7	2.8	5.5	.]
			OE	Α	-40°C to 85°C	13.9	25.3	13.8	25.3	13.8	25.3	13.8	25.3	
	Disable time		OE	Α	-40°C to 125°C	13.9	25.7	13.8	25.7	13.8	25.7	13.8	25.7	
t _{dis}	Disable time		OE	В	-40°C to 85°C	17.6	40.9	12.6	28.2	14.7	27.4	10.1	18.8	ns
			OE	В	-40°C to 125°C	17.6	41.9	12.6	29	14.7	28	10.1	19.3	.]
			OE	Α	-40°C to 85°C	3	8	3.1	8	3.1	8	3	8	
	Enable time		OE	Α	-40°C to 125°C	3	8.5	3.1	8.5	3.1	8.6	3	8.5	
t _{en}	Enable time		OE	В	-40°C to 85°C	7.5	26.5	5.5	15.3	4.5	11	3.8	7.8	ns
			OE	В	-40°C to 125°C	8	27.5	5.5	16.3	4.5	11.8	3.8	8.4	-]
			Α	В	-40°C to 85°C	0.006	0.37	0.002	0.37	0.001	0.34	0	0.36	
PWD	Pulse width	14 4 1	Α	В	-40°C to 125°C	0.006	0.37	0.002	0.37	0.001	0.34	0	0.36]
PWD	distortion	t _{phi} - t _{pih}	В	Α	-40°C to 85°C	0.006	0.37	0.002	0.37	0.001	0.34	0	0.36	ns
			В	Α	-40°C to 125°C	0.006	0.37	0.002	0.37	0.001	0.34	0	0.36	.]
			Α	В	-40°C to 85°C	0.6	1.1	0.6	1.2	0.5	1.5	0.6	1.8	
	Output signal rise		Α	В	-40°C to 125°C	0.6	1.3	0.6	1.5	0.5	1.7	0.6	1.9	
t _r	time		В	Α	-40°C to 85°C	0.6	1.1	0.6	1.2	0.5	1.5	0.6	1.8	ns
			В	Α	-40°C to 125°C	0.6	1.3	0.6	1.5	0.5	1.7	0.6	1.9	
			Α	В	-40°C to 85°C	0.5	1.2	0.5	1.6	0.5	1.6	0.6	1.9	
tf	Output signal fall		Α	В	-40°C to 125°C	0.5	1.7	0.5	1.7	0.5	1.8	0.6	2.1	
u	time		В	Α	-40°C to 85°C	0.5	1.4	0.5	1.5	0.5	1.4	0.5	1.5	ns
			В	Α	-40°C to 125°C	0.5	1.7	0.5	1.7	0.5	1.7	0.5	1.6	.]
	Default output	Measured from the			-40°C to 85°C		8		7.9		7.9		7.7	μs
t _{DO}	delay time from input power loss	time V _{CC} goes below 1.36V			-40°C to 125°C		8		7.9		7.9		7.7	μs
	Time from ULVO				-40°C to 85°C		79.1		79.1		79.1		79.1	μs
t _{PU}	to valid output data				-40°C to 125°C		79.1		79.1		79.1		79.1	μs



5.10 Switching Characteristics, $V_{CCA} = 5.0 \pm 0.5V$

									B-Port Supply	Voltage	(V _{CCB})			
F	PARAMETER	TEST CONDITIONS	FROM	то	TEMPERATURE	1.8	± 0.15V	2.	5 ± 0.2V	3.	3 ± 0.3V	5.	0 ± 0.5V	UNIT
						MIN	TYP MAX	MIN	TYP MAX	MIN	TYP MAX	MIN	TYP MAX	
			А	В	-40°C to 85°C	2.8	5	2.8	5	2.9	5.2	2.9	5.5	
	Dranagation delay	1Mbps all 4 channels	Α	В	-40°C to 125°C	2.8	5.3	2.8	5.3	2.9	5.6	2.9	5.9	
t _{pd}	Propagation delay	toggling	В	Α	-40°C to 85°C	3.1	7.8	3	6.3	2.9	5.7	2.8	5.6	ns
			В	Α	-40°C to 125°C	3.1	8.3	3	6.6	2.9	6.1	2.8	5.8	1
			OE	Α	-40°C to 85°C	9.4	17.4	9.4	17.4	9.4	17.4	9.4	17.4	
	Disable time		OE	Α	-40°C to 125°C	9.4	17.7	9.4	17.7	9.4	17.7	9.4	17.7	
t _{dis}	Disable time		OE	В	-40°C to 85°C	17.7	40.9	12.6	28.3	14.7	27.4	10.1	18.8	ns
			OE	В	-40°C to 125°C	17.7	41.9	12.6	29.1	14.7	28	10.1	19.4	1
			OE	Α	-40°C to 85°C	2.5	5.9	2.5	5.9	2.5	5.9	2.5	5.9	
	Fushis times		OE	Α	-40°C to 125°C	2.5	6.3	2.5	6.3	2.5	6.3	2.5	6.3	
t _{en}	Enable time		OE	В	-40°C to 85°C	7.5	26.5	5.5	15.3	4.5	11	3.8	7.8	ns
			OE	В	-40°C to 125°C	8	27.5	5.5	16.3	4.5	11.8	3.8	8.4	1
			А	В	-40°C to 85°C	0	0.2	0	0.3	0.003	0.4	0.011	0.7	
PWD	Pulse width	14 4 1	Α	В	-40°C to 125°C	0	0.2	0	0.3	0.003	0.4	0.011	0.7	
PWD	distortion	t _{phi} - t _{pih}	В	Α	-40°C to 85°C	0	0.2	0	0.3	0.003	0.4	0.011	0.7	ns
			В	Α	-40°C to 125°C	0	0.2	0	0.3	0.003	0.4	0.011	0.7	1
			А	В	-40°C to 85°C	0.6	1.1	0.5	1.1	0.5	1.6	0.6	1.8	
	Output signal rise		Α	В	-40°C to 125°C	0.6	1.3	0.5	1.5	0.5	1.7	0.6	1.9	
t _r	time		В	Α	-40°C to 85°C	0.5	1.6	0.5	1.6	0.5	1.7	0.5	1.7	ns
			В	Α	-40°C to 125°C	0.5	1.7	0.5	1.7	0.5	1.8	0.5	1.7	1
			А	В	-40°C to 85°C	0.5	1.4	0.4	1.6	0.5	1.8	0.6	1.9	
tf	Output signal fall		Α	В	-40°C to 125°C	0.5	1.7	0.5	1.7	0.5	1.8	0.6	2.2	1
U	time		В	Α	-40°C to 85°C	0.5	1.4	0.5	1.6	0.5	1.8	0.6	1.9	ns
			В	Α	-40°C to 125°C	0.5	1.7	0.5	1.7	0.5	1.8	0.6	2.2	1
	Default output	Measured from the			-40°C to 85°C		7.9		7.8		7.7		7.6	1
t _{DO}	delay time from input power loss	time V _{CC} goes below 1.36V			-40°C to 125°C		7.9		7.8		7.7		7.6	μs
	Time from ULVO				-40°C to 85°C		98.3		98.3		98.3		98.3	
t _{PU}	to valid output data				-40°C to 125°C		98.3		98.3		98.3		98.3	μs



5.11 Switching Characteristics: T_{sk} , T_{MAX}

over operating free-air temperature range (unless otherwise noted)

						ting free-a erature (T _A		
Maximum Data Rate	TEST CON	DITIONS	V _{CCI}	V _{cco}	-40°(C to 125°C	;	UNIT
					MIN	TYP	MAX	
	50% Duty Cycle Input		1.65V - 1.95V	1.65V - 1.95V	264			Mbps
T. Maximum Data Data	One channel switching	No Translation	2.3V - 2.7V	2.3V - 2.7V	264			Mbps
I MAX - Maximum Data Rate	20% of pulse > 0.7*V _{CCO}	NO Translation	3.0V - 3.6V	3.0V - 3.6V	176			Mbps
	20% of pulse < 0.3*V _{CCO}		4.5V - 5.5V	4.5V - 5.5V	176			Mbps
			1.65V - 1.95V	2.3V - 2.7V	264			Mbps
	50% Duty Cycle Input		1.65V - 1.95V	3.0V - 3.6V	264			Mbps
T. Marrierre Data Data	One channel switching	I In Translation	1.65V - 1.95V	4.5V - 5.5V	264			Mbps
T _{MAX} - Maximum Data Rate		Up Translation	2.3V - 2.7V	3.0V - 3.6V	264			Mbps
			2.3V - 2.7V	4.5V - 5.5V	220			Mbps
			3.0V - 3.6V	4.5V - 5.5V	176			Mbps
			2.3V - 2.7V	1.65V - 1.95V	285			Mbps
	E00/ Duty Cycle Input		3.0V - 3.6V	2.3V - 2.7V	220			Mbps
T. Maximum Data Data	One channel switching	Down Translation	3.0V - 3.6V	1.65V - 1.95V	220			Mbps
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching 20% of pulse > 0.7*V _{CCO} 20% of pulse < 0.3*V _{CCO}	Down Translation	4.5V - 5.5V	3.0V - 3.6V	176			Mbps
			4.5V - 5.5V	2.3V - 2.7V	220			Mbps
			4.5V - 5.5V	1.65V - 1.95V	220			Mbps
	Timing skew between any		1.65V - 1.95V	1.65V - 1.95V			0.35	ns
A Outroit alsour	switching outputs on the	No Translation	2.3V - 2.7V	2.3V - 2.7V			0.35	ns
t _{sk} - Output skew	rising or falling edge (same	No Translation	3.0V - 3.6V	3.0V - 3.6V			0.35	ns
	direction channels)		4.5V - 5.5V	4.5V - 5.5V			0.35	ns
			1.65V - 1.95V	2.3V - 2.7V			0.35	ns
21	Timing alow between		1.65V - 1.95V	3.0V - 3.6V			0.35	ns
	Timing skew between any switching outputs on the	I In Translation	1.65V - 1.95V	4.5V - 5.5V			0.35	ns
t _{sk} - Output skew	rising or falling edge (same	Up Translation	2.3V - 2.7V	3.0V - 3.6V			0.35	ns
	direction channels)		2.3V - 2.7V	4.5V - 5.5V			0.35	ns
			3.0V - 3.6V	4.5V - 5.5V			0.35	ns



over operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS V _{CCI} V _{CCO}			ting free- erature (T				
PARAMETER		DITIONS	V _{CCI}	V _{cco}	-40°C	UNIT		
					MIN	TYP	MAX	
			2.3V - 2.7V	1.65V - 1.95V			0.35	ns
	Timing akow between any		3.0V - 3.6V	2.3V - 2.7V			0.35	ns
t Output akow	Timing skew between any switching outputs on the	Down Translation	3.0V - 3.6V	1.65V - 1.95V			0.35	ns
t _{sk} - Output skew	rising or falling edge (same	Down Translation	4.5V - 5.5V	3.0V - 3.6V			0.35	ns
	direction channels)		4.5V - 5.5V	2.3V - 2.7V			0.35	ns
			4.5V - 5.5V	1.65V - 1.95V			0.35	ns

5.12 Typical Characteristics




Figure 5-1. Typical (T_A=25°C) Output High Voltage (V_{OH}) vs Source Current (IOH)




Figure 5-2. Typical (T_A=25°C) Output High Voltage (V_{OH}) vs Source Current (IOH)




Figure 5-3. Typical (T_A =25°C) Output Low Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 5-4. Typical (T_A =25°C) Output Low Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 5-5. Typical (T_A =25°C) Supply Current (I_{CC}) vs Input Voltage (V_{IN})





Figure 5-6. Typical (T_A=25°C) Supply Current (I_{CC}) vs Input Voltage (V_{IN})

6 Parameter Measurement Information

6.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, generators supply all input pulses that have the following characteristics:

- f = 1MHz
- $Z_{O} = 50\Omega$ $\Delta t/\Delta V \le 1 \text{ns/V}$




1. C_L includes probe and jig capacitance.

Figure 6-1. Load Circuit

Table 6-1. Load Circuit Conditions


	Parameter	V _{cco}	R _L	C _L	S ₁	V _{TP}
t _{pd}	Propagation (delay) time	1.71V – 5.5V	10kΩ	15pF	Open	N/A
	Enable time, disable time	1.71V – 2.7V	10kΩ	15pF	2 × V _{CCO}	0.15V
^l en, ^l dis	Enable time, disable time	3.0V - 5.5V	10kΩ	15pF	2 × V _{CCO}	0.3V
	Enable time disable time	1.71V – 2.7V	10kΩ	15pF	GND	0.15V
len, ldis	Enable time, disable time	3.0V - 5.5V	10kΩ	15pF	GND	0.3V



- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1


Figure 6-2. Switching Characteristics Voltage Waveforms






- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1

Figure 6-3. Default Output Delay Time & Time from UVLO to Valid Output Voltage Waveform



- 1. Output waveform on the condition that input is driven to a valid Logic Low.
- 2. Output waveform on the condition that input is driven to a valid Logic High.
- 3. V_{CCO} is the supply pin associated with the output port.
- 4. V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .

Figure 6-4. Enable Time And Disable Time



1. $C_L = 15pF$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6-5. Common-Mode Transient Immunity Test Circuit

7 Detailed Description

7.1 Overview

The TXG404x is a 4-bit ground-level translator that uses two individually configurable power-supply rails, which allows it to translate across two different power domains. The device is operational with V_{CCA} and V_{CCB} supplies as low as 1.71V and as high as 5.5V. The A port is designed to track V_{CCA} and the B port is designed to track V_{CCB} . In addition to I/O level shifting, this translator can support a difference of -40V to +40V between GNDA and GNDB. V_{CCA} is referenced to GNDA and V_{CCB} is referenced to GNDB.

The TXG404x device is designed for asynchronous communication between data buses. The TXG404x transmits data with fixed direction from the A bus to the B bus on some channels and from the B bus to the A bus on the remaining channels. The output-enable input (OE) is used to disable the outputs so the buses are effectively isolated. The OE_A pin is referenced to V_{CCA} and OE_B pin is referenced to V_{CCB} . The OE pin can be left floating or externally pulled down to ground to keep the translator outputs in a high-impedance state during power-up or power-down.

The V_{CC} disconnect feature ensures that if V_{CC} is disconnected with the complementary supply within recommended operating conditions, outputs are disabled and set to the high-impedance state while the supply current is maintained. The $I_{off-float}$ circuitry is designed so that no excessive current is drawn from or sourced into an input or output while the supply is floating.

Glitch-free power supply sequencing allows for the supply rail to be powered on or off in any order, while providing robust power sequencing performance.

7.2 Functional Block Diagram




Figure 7-1. TXG4041 Functional Block Diagram






Figure 7-2. TXG4042 Functional Block Diagram

7.3 Feature Description

7.3.1 CMOS Schmitt-Trigger Inputs with Integrated Pulldowns

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in Section 5.5. The worst case resistance is calculated with the maximum input voltage, given in Section 5.1, and the maximum input leakage current, given in Section 5.5, using Ω 's law (R = V ÷ I).

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the electrical characteristics, which makes this device extremely tolerant to slow or noisy inputs. Driving the inputs slowly increases dynamic current consumption of the device. See Understanding Schmitt Triggers for additional information regarding Schmitt-trigger inputs.

7.3.1.1 Inputs with Integrated Static Pull-Down Resistors

This device has $5M\Omega$ typical integrated weak pull-downs for each input. This feature allows all inputs to be left floating without the concern for unstable outputs or increased current consumption. This also helps to reduce external component count for applications where not all channels are used or need to be fixed low. If an external pull-up is required, it must be no larger than $1M\Omega$ to avoid contention with the $5M\Omega$ internal pull-down.

7.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. Section 5.1 defines the electrical and thermal limits that must be followed at all times.

7.3.3 V_{CC} Disconnect

The outputs for this device are disabled and enter a high-impedance state when either supply is left floating (disconnected), and with the complementary supply within recommended operating conditions. It is recommended that the inputs are kept low before floating (disconnecting) either supply.

The $I_{CCx(floating)}$ in the Section 5.5 specifies the maximum supply current. The $I_{off(float)}$ in the Section 5.5 specifies the maximum leakage into or out of any input or output pin on the device.




Figure 7-3. V_{CC} Disconnect Feature

7.3.4 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Section 5.3*.

7.3.5 Glitch-Free Power Supply Sequencing

Either supply rail may be powered on or off in any order without producing a glitch on the inputs or outputs (where the output erroneously transitions to VCC when it should be held low or vice versa). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or a false data initialization by the peripheral.

7.3.6 Negative Clamping Diodes

Figure 7-4 depicts the inputs and outputs to this device that have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Section 5.1* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-4. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.7 Fully Configurable Dual-Rail Design

The V_{CCA} and V_{CCB} pins can be supplied at any voltage from 1.71V to 5.5V, making the device suitable for translating between any of the voltage nodes (1.8V, 3.3V, and 5.0V).

7.3.8 Supports High-Speed Translation

The TXG404x device can support high data-rate applications. The translated signal data rate can be up to 250Mbps when the signal is translated from 1.71V to 5.5V.

7.3.9 AC Noise Rejection

TXG404x supports I/O voltage translation in environments with noisy grounds. The plot below illustrates the amount of noise that GNDA and GNDB can reject in terms peak-to-peak voltage over frequency without disrupting communication between two systems. As an example, Figure 7-6 below shows GNDA with a ground bounce of 2V_{PP} at 10kHz but still effectively translating 5V to 2.5V without any degradation.




Figure 7-5. AC Noise Rejection Plot




Figure 7-6. Waveform showing 5V to 2.5V I/O translation with AC Ground Noise of 2V_{PP} at 10kHz



7.4 Device Functional Modes

Table 7-1. Function Table

Power Supply (1)		Control Inputs	Port Status			
VCCI	vcco	OE	Input	Output		
PU	PU	Н	Н	Н		
PU	PU	Н	L	L		
PU	PU	L or Open	X	Hi-Z		
PU	PU	Н	Open	L		
PD	PU	Н	X	L		
Х	PU	L or Open	X	High-Z		
Х	PU	Н	X	L		
Х	PD	X	X	Undetermined		

⁽¹⁾ In the table above: PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level; Open = Floating

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TXG404x is used for level translation, enabling communication between devices or systems operating at different interface and ground voltages. The TXG404x device is ideal for use in applications where a push-pull driver is connected to the data inputs. Figure 8-1 is an example of two systems that translate from 1.8V to 3.3V across a SPI interface while also seeing a ground shift of -3V on GNDB while GNDA is at 0V. The ground shift of 3V is from the noisy power ground of the Digital-to-Analog Converter (DAC).

8.2 Typical Application




Figure 8-1. TXG404x in Test and Measurement

8.2.1 Design Requirements

Use the parameters listed in Table 8-1 for this design example.

Table 8-1. Design Parameters


DESIGN PARAMETERS	EXAMPLE VALUES			
Input voltage range	1.71V to 5.5V			
Output voltage range	1.71V to 5.5V			

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the TXG404x device to determine the input voltage range. For a valid logic-high, the value must exceed the positive-going input-threshold voltage (V_{T+}) of the input port. For a valid logic low the value must be less than the negative-going input-threshold voltage (V_{T-}) of the input port.
- · Output voltage range
 - Use the supply voltage of the device that the TXG404x device is driving to determine the output voltage range.

8.2.3 Application Curve



*Note: All signals have a +40V offset to show negative ground shift




Figure 8-2. Waveform showing -40V (top) and +40V (bottom) Ground Shift with 2.25V to 5V I/O Translation

8.3 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing without any supply sequencing requirements such as ramp order or ramp rate. Please make sure the difference between VCC and GND remains at 6.5V max at all times.

8.4 Layout

8.4.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Use bypass capacitors on the power supply pins and place them as close to the device as possible. A 0.1μF capacitor is recommended, but transient performance can be improved by having 1μF and 0.1μF capacitors in parallel as bypass capacitors.
- The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing.
- A 0.1µF capacitor can be added between GNDA and GNDB to improve performances of CMTI.

8.4.2 Layout Example






Figure 8-3. Layout Example



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Understanding Schmitt Triggers application report
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (June 2025) to Revision A (September 2025)

Page

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Dec-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TXG4041DBQR	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	-	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TGX041
TXG4041DYYR	Active	Production	SOT-23-THIN (DYY) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TGX041
TXG4042DBQR	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	-	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TGX042
TXG4042DYYR	Active	Production	SOT-23-THIN (DYY) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TGX042

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Dec-2025

OTHER QUALIFIED VERSIONS OF TXG4041, TXG4042:

• Automotive: TXG4041-Q1, TXG4042-Q1


NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXG4041DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TXG4041DYYR	SOT-23- THIN	DYY	14	2500	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TXG4042DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TXG4042DYYR	SOT-23- THIN	DYY	14	2500	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3



www.ti.com 18-Dec-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXG4041DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
TXG4041DYYR	SOT-23-THIN	DYY	14	2500	336.6	336.6	31.8
TXG4042DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
TXG4042DYYR	SOT-23-THIN	DYY	14	2500	336.6	336.6	31.8



SHRINK SMALL-OUTLINE PACKAGE




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025