

Technical Reference Manual

AM261x Register Addendum



Table of Contents

Read This First	2
About This Register Addendum.....	2
Support Resources.....	3
1 Memory Map	4
1.1 Device Memory Map.....	5
1.2 R5FSS Memory Map.....	11
1.3 PRU-ICSS Memory Map.....	12
2 Control Module (CTRLMMR) Registers	13
2.1 LOCK_KICK Protection Register Unlock Values.....	14
2.2 TOP_CTRL.....	16
2.3 MSS_CTRL.....	115
2.4 TOP_RCM.....	376
2.5 MSS_RCM.....	496
2.6 MSS_IOMUX.....	748
2.7 CONTROLSS_GLOBAL_CTRL.....	1064
3 Real-time Control Subsystem (CONTROLSS) Registers	1237
3.1 CONTROLSS 16-bit Register Access Note.....	1237
3.2 ADC.....	1238
3.3 ADC_SAFETY.....	1284
3.4 DAC.....	1324
3.5 CMPSSA.....	1332
3.6 OTTOCAL.....	1360
3.7 ECAP.....	1367
3.8 EPWM.....	1411
3.9 EQEP.....	1671
3.10 SDFM.....	1709
3.11 FSI_TX.....	1801
3.12 FSI_RX.....	1827
3.13 CONTROLSS_INTXBAR.....	1874
3.14 CONTROLSS_INPUTXBAR.....	2136
3.15 CONTROLSS_ICLXBAR.....	2268
3.16 CONTROLSS_MDLXBAR.....	2318
3.17 CONTROLSS_OUTPUTXBAR.....	2368
3.18 CONTROLSS_PWMXBAR.....	2543
3.19 CONTROLSS_PWMSYNCOUTXBAR.....	2826
4 Processors and Accelerator Registers	2834
4.1 R5SS.....	2835
4.2 EDMA.....	3347
4.3 EDMA_TRIGXBAR_INTR.....	3593
4.4 CONTROLSS_DMAXBAR.....	3596
4.5 ICSSM.....	3711
4.6 ICSSM_XBAR_INTR.....	4260
4.7 FSS.....	4263
4.8 FSS_TIMEOUT_CFG.....	4371
4.9 RL2.....	4390
4.10 MPU_16.....	4417
4.11 MPU_8.....	4493
4.12 MPU_4.....	4539
5 System-on-chip (SoC) Registers	4563
5.1 CPSW.....	4564
5.2 ESM.....	5053

5.3 OTTOCAL.....	5103
5.4 DCC.....	5110
5.5 ECC_AGGR.....	5129
5.6 GPIO.....	5153
5.7 GPIO_XBAR_INTR.....	5208
5.8 OSPI1.....	5211
5.9 RL2.....	5287
5.10 GPMC.....	5314
5.11 ELM.....	5363
5.12 I2C.....	5394
5.13 LIN.....	5423
5.14 MSS_MBOX.....	5490
5.15 MCAN.....	5493
5.16 MCRC.....	5587
5.17 MCSPI.....	5661
5.18 MMCSDB.....	5721
5.19 MSRAM.....	5803
5.20 PBIST.....	5806
5.21 RTI.....	5857
5.22 WDT.....	5911
5.23 SPINLOCK.....	5962
5.24 SOC_TIMESYNC_XBAR0.....	5968
5.25 SOC_TIMESYNC_XBAR1.....	5971
5.26 UART.....	5974
5.27 USB.....	6062
Revision History	6566

Read This First

About This Register Addendum

This Register Addendum (RA) provides detailed register references for each peripheral and subsystem in the device including:

- Register Address
- Register Name
- Register Types
- Register Reset Values
- Register Descriptions
- Bit-field Descriptions

This Register Addendum has been created in order to make the Technical Reference Manual a more effective and size-efficient collateral document.

Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

Related Documentation From Texas Instruments

For a complete listing of related documentation and development-support tools for the device, visit the Texas Instruments website at www.ti.com.

AM261x Documentation

- [AM261x Data Sheet](#)
- [AM261x Errata](#)
- [AM261x Technical Reference Manual](#)
- [AM261x Register Addendum](#)
- [AM261x Flash Selection Guide](#)
- Submit Request for [AM261x HSM Addendum](#) here.

AM261x Software

- [Sitara MCU+ Academy for AM26x Devices <---Start Here](#)
- [MCU-PLUS-SDK-AM261x](#)

AM261x Product Folders

- [AM2612 Product Folder](#)

AM261x Evaluation Modules

- [AM261x LaunchPad \(LP-AM261\)](#)
- [AM261x controlSOM \(AM261-SOM-EVM\)](#)

Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

1 Memory Map

This chapter summarizes the memory map address regions for the device.

1.1 Device Memory Map	5
1.2 R5FSS Memory Map	11
1.3 PRU-ICSS Memory Map	12

1.1 Device Memory Map

This section describes the device memory map.

Note

The memory locations not shown are either unallocated or reserved and not used.

Accesses to these locations are not recommended and must be avoided.

Region Name	Start Address	End Address	Size
Core-specific Internal Memory Map ⁽¹⁾	0x0000 0000	0x1FFF FFFF	537 MB
MCRC0	0x3500 0000	0x3500 0FFF	4 KB
STM_STIM0	0x3900 0000	0x39FF FFFF	16 MB
MPU_L2OCRAM_BANK0_MPU8	0x4002 0000	0x4002 03FF	1 KB
MPU_L2OCRAM_BANK1_MPU8	0x4004 0000	0x4004 03FF	1 KB
MPU_L2OCRAM_BANK2_MPU8	0x4006 0000	0x4006 03FF	1 KB
MPU_R5SS0_CORE0_AXIS_MPU8	0x400A 0000	0x400A 03FF	1 KB
MPU_R5SS0_CORE1_AXIS_MPU8	0x400C 0000	0x400C 03FF	1 KB
MPU_MBOX_SRAM_MPU8	0x4014 0000	0x4014 03FF	1 KB
MPU_FSS_DATA_MPU8	0x4016 0000	0x4016 03FF	1 KB
MPU_SCRM2SCRPO_MPU16	0x4018 0000	0x4018 03FF	1 KB
MPU_SCRM2SCRPI_MPU16	0x401A 0000	0x401A 03FF	1 KB
MPU_R5SS0_CORE0_AHB_MPU16	0x401C 0000	0x401C 03FF	1 KB
MPU_R5SS0_CORE1_AHB_MPU16	0x401E 0000	0x401E 03FF	1 KB
MPU_FSS_CONFIG_MPU4	0x4026 0000	0x4026 03FF	1 KB
MPU_R5SS0_MPU4	0x4028 0000	0x4028 03FF	1 KB
MPU_OSPI1_MPU8	0x4030 0000	0x4030 03FF	1 KB
MPU_OSPI1_CONFIG_MPU8	0x4032 0000	0x4032 03FF	1 KB
ICSSM0_DRAM0_SLV_RAM	0x4800 0000	0x4800 1FFF	8 KB
ICSSM0_DRAM1_SLV_RAM	0x4800 2000	0x4800 3FFF	8 KB
ICSSM0_RAT_SLICE0_CFG	0x4800 8000	0x4800 8FFF	4 KB
ICSSM0_RAT_SLICE1_CFG	0x4800 9000	0x4800 9FFF	4 KB
ICSSM0_RAM_SLV_RAM	0x4801 0000	0x4801 7FFF	32 KB
ICSSM0_PR1_ICSS_INTC_INTC_SLV	0x4802 0000	0x4802 1FFF	8 KB
ICSSM0_PR1_PDSP0_IRAM	0x4802 2000	0x4802 20FF	256 Bytes
ICSSM0_PR1_PDSP0_IRAM_DEBUG	0x4802 2400	0x4802 24FF	256 Bytes
ICSSM0_PR1_PDSP1_IRAM	0x4802 4000	0x4802 40FF	256 Bytes
ICSSM0_PR1_PDSP1_IRAM_DEBUG	0x4802 4400	0x4802 44FF	256 Bytes
ICSSM0_PR1_PROT_SLV	0x4802 4C00	0x4802 4CFF	256 Bytes
ICSSM0_PR1_CFG_SLV	0x4802 6000	0x4802 61FF	512 Bytes
ICSSM0_PR1_ICSS_UART_UART_SLV	0x4802 8000	0x4802 803F	64 Bytes
ICSSM0_IEP0	0x4802 E000	0x4802 EFFF	4 KB
ICSSM0_PR1_ICSS_ECAPH0_ECAPH_SLV	0x4803 0000	0x4803 00FF	256 Bytes
ICSSM0_PR1_MII_RT_PR1_MII_RT_CFG	0x4803 2000	0x4803 20FF	256 Bytes
ICSSM0_PR1_MDIO_V1P7_MDIO	0x4803 2400	0x4803 24FF	256 Bytes
ICSSM0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G	0x4803 3000	0x4803 3FFF	4 KB
ICSSM0_PR1_PDSP0_IRAM_RAM	0x4803 4000	0x4803 7FFF	16 KB
ICSSM0_PR1_PDSP1_IRAM_RAM	0x4803 8000	0x4803 BFFF	16 KB
ICSSM0_ECC_AGGR	0x4810 0000	0x4810 03FF	1 KB
MMC0	0x4830 0000	0x4830 1FFF	8 KB

Region Name	Start Address	End Address	Size
GPMC0_CFG	0x4840 0000	0x4840 03FF	1 KB
ICSSM1_DRAM0_SLV_RAM	0x4860 0000	0x4860 1FFF	8 KB
ICSSM1_DRAM1_SLV_RAM	0x4860 2000	0x4860 3FFF	8 KB
ICSSM1_RAT_SLICE0_CFG	0x4860 8000	0x4860 8FFF	4 KB
ICSSM1_RAT_SLICE1_CFG	0x4860 9000	0x4860 9FFF	4 KB
ICSSM1_RAM_SLV_RAM	0x4861 0000	0x4861 7FFF	32 KB
ICSSM1_PR1_ICSS_INTC_INTC_SLV	0x4862 0000	0x4862 1FFF	8 KB
ICSSM1_PR1_PDSP0_IRAM	0x4862 2000	0x4862 20FF	256 Bytes
ICSSM1_PR1_PDSP0_IRAM_DEBUG	0x4862 2400	0x4862 24FF	256 Bytes
ICSSM1_PR1_PDSP1_IRAM	0x4862 4000	0x4862 40FF	256 Bytes
ICSSM1_PR1_PDSP1_IRAM_DEBUG	0x4862 4400	0x4862 44FF	256 Bytes
ICSSM1_PR1_PROT_SLV	0x4862 4C00	0x4862 4CFF	256 Bytes
ICSSM1_PR1_CFG_SLV	0x4862 6000	0x4862 61FF	512 Bytes
ICSSM1_PR1_ICSS_UART_UART_SLV	0x4862 8000	0x4862 803F	64 Bytes
ICSSM1_IEP0	0x4862 E000	0x4862 EFFF	4 KB
ICSSM1_PR1_ICSS_ECAP0_ECAP_SLV	0x4863 0000	0x4863 00FF	256 Bytes
ICSSM1_PR1_MII_RT_PR1_MII_RT_CFG	0x4863 2000	0x4863 20FF	256 Bytes
ICSSM1_PR1_MDIO_V1P7_MDIO	0x4863 2400	0x4863 24FF	256 Bytes
ICSSM1_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G	0x4863 3000	0x4863 3FFF	4 KB
ICSSM1_PR1_PDSP0_IRAM_RAM	0x4863 4000	0x4863 7FFF	16 KB
ICSSM1_PR1_PDSP1_IRAM_RAM	0x4863 8000	0x4863 BFFF	16 KB
ICSSM1_ECC_AGGR	0x4870 0000	0x4870 03FF	1 KB
CONTROLSS_EPWM0_G0	0x5000 0000	0x5000 0FFF	4 KB
CONTROLSS_EPWM1_G0	0x5000 1000	0x5000 1FFF	4 KB
CONTROLSS_EPWM2_G0	0x5000 2000	0x5000 2FFF	4 KB
CONTROLSS_EPWM3_G0	0x5000 3000	0x5000 3FFF	4 KB
CONTROLSS_EPWM4_G0	0x5000 4000	0x5000 4FFF	4 KB
CONTROLSS_EPWM5_G0	0x5000 5000	0x5000 5FFF	4 KB
CONTROLSS_EPWM6_G0	0x5000 6000	0x5000 6FFF	4 KB
CONTROLSS_EPWM7_G0	0x5000 7000	0x5000 7FFF	4 KB
CONTROLSS_EPWM8_G0	0x5000 8000	0x5000 8FFF	4 KB
CONTROLSS_EPWM9_G0	0x5000 9000	0x5000 9FFF	4 KB
CONTROLSS_EPWM_WLINK_G0	0x5002 0000	0x5002 0FFF	4 KB
CONTROLSS_EPWM0_G1	0x5004 0000	0x5004 0FFF	4 KB
CONTROLSS_EPWM1_G1	0x5004 1000	0x5004 1FFF	4 KB
CONTROLSS_EPWM2_G1	0x5004 2000	0x5004 2FFF	4 KB
CONTROLSS_EPWM3_G1	0x5004 3000	0x5004 3FFF	4 KB
CONTROLSS_EPWM4_G1	0x5004 4000	0x5004 4FFF	4 KB
CONTROLSS_EPWM5_G1	0x5004 5000	0x5004 5FFF	4 KB
CONTROLSS_EPWM6_G1	0x5004 6000	0x5004 6FFF	4 KB
CONTROLSS_EPWM7_G1	0x5004 7000	0x5004 7FFF	4 KB
CONTROLSS_EPWM8_G1	0x5004 8000	0x5004 8FFF	4 KB
CONTROLSS_EPWM9_G1	0x5004 9000	0x5004 9FFF	4 KB
CONTROLSS_EPWM_WLINK_G1	0x5006 0000	0x5006 0FFF	4 KB
CONTROLSS_ADC0_RESULTS	0x5010 0000	0x5010 0FFF	4 KB
CONTROLSS_ADC1_RESULTS	0x5010 1000	0x5010 1FFF	4 KB
CONTROLSS_ADC2_RESULTS	0x5010 2000	0x5010 2FFF	4 KB

Region Name	Start Address	End Address	Size
CONTROLSS_CMPSSA0	0x5020 0000	0x5020 0FFF	4 KB
CONTROLSS_CMPSSA1	0x5020 1000	0x5020 1FFF	4 KB
CONTROLSS_CMPSSA2	0x5020 2000	0x5020 2FFF	4 KB
CONTROLSS_CMPSSA3	0x5020 3000	0x5020 3FFF	4 KB
CONTROLSS_CMPSSA4	0x5020 4000	0x5020 4FFF	4 KB
CONTROLSS_CMPSSA5	0x5020 5000	0x5020 5FFF	4 KB
CONTROLSS_CMPSSA6	0x5020 6000	0x5020 6FFF	4 KB
CONTROLSS_CMPSSA7	0x5020 7000	0x5020 7FFF	4 KB
CONTROLSS_CMPSSA8	0x5020 8000	0x5020 8FFF	4 KB
CONTROLSS_ECAP0	0x5024 0000	0x5024 0FFF	4 KB
CONTROLSS_ECAP1	0x5024 1000	0x5024 1FFF	4 KB
CONTROLSS_ECAP2	0x5024 2000	0x5024 2FFF	4 KB
CONTROLSS_ECAP3	0x5024 3000	0x5024 3FFF	4 KB
CONTROLSS_ECAP4	0x5024 4000	0x5024 4FFF	4 KB
CONTROLSS_ECAP5	0x5024 5000	0x5024 5FFF	4 KB
CONTROLSS_ECAP6	0x5024 6000	0x5024 6FFF	4 KB
CONTROLSS_ECAP7	0x5024 7000	0x5024 7FFF	4 KB
CONTROLSS_DAC0	0x5026 0000	0x5026 0FFF	4 KB
CONTROLSS_SDFM0	0x5026 8000	0x5026 8FFF	4 KB
CONTROLSS_SDFM1	0x5026 9000	0x5026 9FFF	4 KB
CONTROLSS_EQEP0	0x5027 0000	0x5027 0FFF	4 KB
CONTROLSS_EQEP1	0x5027 1000	0x5027 1FFF	4 KB
CONTROLSS_FSI_TX0	0x5028 0000	0x5028 0FFF	4 KB
CONTROLSS_FSI_RX0	0x5029 0000	0x5029 1FFF	4 KB
CONTROLSS_ADC0_CFG	0x502C 0000	0x502C 0FFF	4 KB
CONTROLSS_ADC1_CFG	0x502C 1000	0x502C 1FFF	4 KB
CONTROLSS_ADC2_CFG	0x502C 2000	0x502C 2FFF	4 KB
CONTROLSS_ADC_SAFETY0	0x502C B400	0x502C B8FF	1 KB
CONTROLSS_ADC_SAFETY1	0x502C B800	0x502C BBFF	1 KB
CONTROLSS_ADC_SAFETY2	0x502C BC00	0x502C BFFF	1 KB
CONTROLSS_ADC_SAFETY3	0x502C C000	0x502C C3FF	1 KB
CONTROLSS_ADC_SAFETY4	0x502C C400	0x502C C7FF	1 KB
CONTROLSS_ADC_SAFETY5	0x502C C800	0x502C CBFF	1 KB
CONTROLSS_ADC_SAFETY_AGGR	0x502C EC00	0x502C EFFF	1 KB
CONTROLSS_INPUTXBAR	0x502D 0000	0x502D 0FFF	4 KB
CONTROLSS_PWMXBAR	0x502D 1000	0x502D 1FFF	4 KB
CONTROLSS_PWMSYNCOUXTXBAR	0x502D 2000	0x502D 23FF	1 KB
CONTROLSS_MDLXBAR	0x502D 3000	0x502D 37FF	2 KB
CONTROLSS_ICLXBAR	0x502D 4000	0x502D 47FF	2 KB
CONTROLSS_INTXBAR	0x502D 5000	0x502D 5FFF	4 KB
CONTROLSS_DMAXBAR	0x502D 6000	0x502D 67FF	2 KB
CONTROLSS_OUTPUTXBAR	0x502D 8000	0x502D 87FF	2 KB
CONTROLSS_OTTOCAL0	0x502E 0000	0x502E 0FFF	4 KB
CONTROLSS_OTTOCAL1	0x502E 1000	0x502E 1FFF	4 KB
CONTROLSS_GLOBAL_CTRL	0x502F 0000	0x502F 1FFF	8 KB
DEBUGSS	0x5080 0000	0x5087 FFFF	512 KB
MSS_CTRL	0x50D0 0000	0x50D1 FFFF	128 KB

Region Name	Start Address	End Address	Size
TOP_CTRL	0x50D8 0000	0x50D8 1FFF	8 KB
SPINLOCK	0x50E0 0000	0x50E0 7FFF	32 KB
VIM	0x50F0 0000	0x50F0 3FFF	16 KB
GPIO0	0x5200 0000	0x5200 00FF	256 Bytes
GPIO1	0x5200 1000	0x5200 10FF	256 Bytes
WDT0	0x5210 0000	0x5210 00FF	256 Bytes
WDT1	0x5210 1000	0x5210 10FF	256 Bytes
RTI0	0x5218 0000	0x5218 00FF	256 Bytes
RTI1	0x5218 1000	0x5218 10FF	256 Bytes
RTI2	0x5218 2000	0x5218 20FF	256 Bytes
RTI3	0x5218 3000	0x5218 30FF	256 Bytes
SPI0	0x5220 0000	0x5220 03FF	1 KB
SPI1	0x5220 1000	0x5220 13FF	1 KB
SPI2	0x5220 2000	0x5220 23FF	1 KB
SPI3	0x5220 3000	0x5220 33FF	1 KB
UART0	0x5230 0000	0x5230 01FF	512 Bytes
UART1	0x5230 1000	0x5230 11FF	512 Bytes
UART2	0x5230 2000	0x5230 21FF	512 Bytes
UART3	0x5230 3000	0x5230 31FF	512 Bytes
UART4	0x5230 4000	0x5230 41FF	512 Bytes
UART5	0x5230 5000	0x5230 51FF	512 Bytes
LIN0	0x5240 0000	0x5240 00FF	256 Bytes
LIN1	0x5240 1000	0x5240 10FF	256 Bytes
LIN2	0x5240 2000	0x5240 20FF	256 Bytes
I2C0	0x5250 0000	0x5250 007F	128 Bytes
I2C1	0x5250 1000	0x5250 107F	128 Bytes
I2C2	0x5250 2000	0x5250 207F	128 Bytes
MCAN0_MSG_RAM	0x5260 0000	0x5260 7FFF	32 KB
MCAN0_CFG	0x5260 8000	0x5260 83FF	1 KB
MCAN1_MSG_RAM	0x5261 0000	0x5261 7FFF	32 KB
MCAN1_CFG	0x5261 8000	0x5261 83FF	1 KB
MCAN0_ECC	0x5270 0000	0x5270 03FF	1 KB
MCAN1_ECC	0x5270 1000	0x5270 13FF	1 KB
ELM0	0x527F 0000	0x527F 0FFF	4 KB
CPSW	0x5280 0000	0x529FF FFFF	2 MB
EDMA_TPCC	0x52A0 0000	0x52A0 7FFF	32 KB
EDMA_TPTC0	0x52A4 0000	0x52A4 0FFF	4 KB
EDMA_TPTC1	0x52A6 0000	0x52A6 0FFF	4 KB
DCC0	0x52B0 0000	0x52B0 003F	64 Bytes
DCC1	0x52B0 1000	0x52B0 103F	64 Bytes
DCC2	0x52B0 2000	0x52B0 203F	64 Bytes
DCC3	0x52B0 3000	0x52B0 303F	64 Bytes
ESM0_CFG	0x52D0 0000	0x52D0 0FFF	4 KB
SOC_TIMESYNC_XBAR0	0x52E0 0000	0x52E0 03FF	1 KB
EDMA_TRIGGER_XBAR0	0x52E0 1000	0x52E0 17FF	2 KB
GPIO_XBAR0	0x52E0 2000	0x52E0 23FF	1 KB
ICSSM_XBAR0	0x52E0 3000	0x52E0 31FF	512 Bytes

Region Name	Start Address	End Address	Size
SOC_TIMESYNC_XBAR1	0x52E0 4000	0x52E0 47FF	2 KB
R5SS0_CORE0_ECC_AGG	0x5300 0000	0x5300 03FF	1 KB
R5SS0_CORE1_ECC_AGG	0x5300 3000	0x5300 33FF	1 KB
ECC_AGG_TOP	0x5301 0000	0x5301 03FF	1 KB
R5SS0_CORE0_TMU_ROM	0x5302 0000	0x5302 1FFF	8 KB
R5SS0_CORE1_TMU_ROM	0x5302 4000	0x5302 5FFF	8 KB
IOMUX	0x5310 0000	0x5310 0FFF	4 KB
TOP_RCM	0x5320 0000	0x5320 1FFF	8 KB
MSS_RCM	0x5320 8000	0x5320 9FFF	8 KB
R5SS0_CCMR	0x5321 0000	0x5321 0FFF	4 KB
R5SS0_CORE0_RL2	0x5321 2000	0x5321 23FF	1 KB
R5SS0_CORE1_RL2	0x5321 3000	0x5321 33FF	1 KB
PBIST0	0x5330 0200	0x5330 03FF	512 Bytes
FSS_GASKET_CFG	0x5340 0000	0x5340 03FF	1 KB
R5SS0_STC	0x5350 0000	0x5350 01FF	512 Bytes
EFUSE0	0x5360 0000	0x5360 03FF	1 KB
FSS_GENREGS	0x5380 0000	0x5380 00FF	256 Bytes
FSS_FSAS_GENREGS	0x5380 1000	0x5380 10FF	256 Bytes
FSS_FSAS_OTFA_REGS	0x5380 2000	0x5380 2FFF	4 KB
FSS_OSPI0_CFG	0x5380 6000	0x5380 61FF	512 Bytes
FSS_OSPI0_ECC_AGG	0x5380 7000	0x5380 73FF	1 KB
FSS_OSPI0_FLASH_CFG	0x5380 8000	0x5380 80FF	256 Bytes
FSS_FOTA_GENREGS	0x5380 B000	0x5380 B0FF	256 Bytes
FSS_PDMEM_GENREGS	0x5380 C000	0x5380 C7FF	2 KB
FSS_IMEM_GENREGS	0x5380 D000	0x5380 D0FF	256 Bytes
FSS_WBUF_GENREGS	0x5380 E000	0x5380 E1FF	512 Bytes
FSS_ECC_AGGR	0x5380 F000	0x5380 F3FF	1 KB
USB_OTGSS_C2	0x5390 0000	0x5390 3FFF	16 KB
USB_TRBB	0x5390 4000	0x5390 7FFF	16 KB
USB_RAM0	0x5390 8000	0x5390 FFFF	32 KB
USB_DWC_3	0x5391 0000	0x5391 FFFF	64 KB
USB_OCP2SCP_REG	0x5394 0000	0x5394 3FFF	16 KB
USB2PHY	0x5394 4000	0x5394 7FFF	16 KB
OSPI1_CONFIG_REG0	0x53A0 0000	0x53A0 01FF	512 Bytes
OSPI1_CONFIG_REG1	0x53A0 1000	0x53A0 13FF	1 KB
OSPI1_CONFIG_REG2	0x53A0 2000	0x53A0 20FF	256 Bytes
FSS_DATA_REG0	0x6000 0000	0x67FF FFFF	128 MB
L2OCRAM_BANK0	0x7000 0000	0x7007 FFFF	512 KB
L2OCRAM_BANK1	0x7008 0000	0x700F FFFF	512 KB
L2OCRAM_BANK2	0x7010 0000	0x7017 FFFF	512 KB
SOC_MAILBOX_RAM0	0x7200 0000	0x7200 3FFF	16 KB
R5SS0_CORE0_ICACHE ⁽⁴⁾	0x7400 0000	0x747F FFFF	16 KB (8 MB) ⁽⁵⁾
R5SS0_CORE0_DCACHE ⁽⁴⁾	0x7480 0000	0x74FF FFFF	16 KB (8 MB) ⁽⁵⁾
R5SS0_CORE1_ICACHE ^{(2) (4)}	0x7500 0000	0x757F FFFF	16 KB (8 MB) ⁽⁵⁾
R5SS0_CORE1_DCACHE ^{(2) (4)}	0x7580 0000	0x75FF FFFF	16 KB (8 MB) ⁽⁵⁾

Region Name	Start Address	End Address	Size
R5SS0_CORE0_TCMA ^{(3) (4)}	0x7800 0000	0x7801 FFFF (Dual Core) 0x7803 FFFF (Lockstep)	128 KB (Dual Core) 256 KB (Lockstep)
R5SS0_CORE0_TMU_EXT	0x7806 0000	0x7806 03FF	1 KB
R5SS0_CORE0_TCMB ^{(3) (4)}	0x7810 0000	0x7811 FFFF (Dual Core) 0x7813 FFFF (Lockstep)	128 KB (Dual Core) 256 KB (Lockstep)
R5SS0_CORE1_TCMA ^{(2) (4)}	0x7820 0000	0x7821 FFFF	128 KB
R5SS0_CORE1_TMU_EXT	0x7826 0000	0x7826 03FFF	1 KB
R5SS0_CORE1_TCMB ^{(2) (4)}	0x7830 0000	0x7831 FFFF	128 KB
FSS_DATA_REG1	0x8000 0000	0x87FF FFFF	128 MB
FSS_DATA_REG3	0x8800 0000	0x88FF FFFF	128 MB
GPMC0_MEM	0x9000 0000	0x97FF FFFF	128 MB
OSPI1_DATA	0xA000 0000	0xA7FF FFFF	128 MB

- (1) See core-specific tables for the internal memory map.
- (2) In Lockstep mode, the R5FSS_x_CORE1 memory region is not accessible.
- (3) The size of these memories changes based on Dual-Core vs Lockstep operation.
For more information about Dual Core and Lockstep modes, see the *R5FSS* chapter.
For more information about ATCM and BTCM, see the *Tightly-Coupled Memories (TCM)* section within the *R5FSS* chapter.
- (4) This memory region is used by each CPU core to access the TCM/Cache memory space of other CPU cores.
- (5) Each R5FSS contains 16 KB i-cache and 16 KB d-cache. However, the system interconnect sees an 8 MB address range at ICACHE/DCACHE. Any core attempting to access more than 16 KB results in a wrap around and accessing the same cache multiple times.

1.2 R5FSS Memory Map

Table 1-1. R5FSS0-0 Memory Map

Region Name	Start Address	End Address	Size
R5SS0_CORE0_TCMA_ROM	0x0000 0000	0x0000 FFFF	64 KB
R5SS0_CORE0_TCMA_RAM	0x0002 0000	0x0003 FFFF (Dual Core) 0x0005 FFFF (Lockstep)	128 KB (Dual Core) 256 KB (Lockstep)
R5SS0_CORE0_TMU	0x0006 0000	0x0007 FFFF	131 KB
R5SS0_CORE0_TCMB_RAM	0x0008 0000	0x0009 FFFF (Dual Core) 0x000B FFFF (Lockstep)	128 KB (Dual Core) 256 KB (Lockstep)
R5SS0_CORE0_VIM	0x50F0 0000	0x50F0 3FFF	16 KB
R5SS0_CORE0_WWDT (WDT0)	0x5210 0000	0x5210 00FF	256 Bytes
R5SS0_CORE0_RTI (RTI0)	0x5218 0000	0x5218 0FFF	1 KB
ROM to RAM Swap (ROM Eclipse)			
R5SS0_CORE0_TCMA_ROM	NA	NA	NA
R5SS0_CORE0_TCMA_RAM	0x0000 0000	0x0001 FFFF (Dual Core) 0x0003 FFFF (Lockstep)	128 KB (Dual Core) 256 KB (Lockstep)
R5SS0_CORE0_TCMB_RAM	0x0008 0000	0x0009 FFFF (Dual Core) 0x000B FFFF (Lockstep)	128 KB (Dual Core) 256 KB (Lockstep)
R5SS0_CORE0_VIM	0x50F0 0000	0x50F0 3FFF	16 KB
R5SS0_CORE0_WWDT (WDT0)	0x5210 0000	0x5210 00FF	256 Bytes
R5SS0_CORE0_RTI (RTI0)	0x5218 0000	0x5218 0FFF	1 KB

Note

At device boot, the R5SS0_CORE0 executes ROM from address 0x0000 0000. Upon completing the boot sequence, the R5SS0_CORE0_TCMA_RAM takes the base address and executes from address 0x0000 0000.

Table 1-2. R5FSS0-1 Memory Map

Region Name	Start Address	End Address	Size
R5SS0_CORE1_TCMA_RAM	0x0000 0000	0x0001 FFFF	128 KB
R5SS0_CORE1_TMU	0x0006 0000	0x0007 FFFF	131 KB
R5SS0_CORE1_TCMB_RAM	0x0008 0000	0x0009 FFFF	128 KB
R5SS0_CORE1_VIM	0x50F0 0000	0x50F0 3FFF	16 KB
R5SS0_CORE1_WWDT (WDT1)	0x5210 1000	0x5210 10FF	256 Bytes
R5SS0_CORE1_RTI (RTI1)	0x5218 1000	0x5218 13FF	1 KB

1.3 PRU-ICSS Memory Map

PRU ICSSM0 Memory Map

Region Name	Start Address	End Address	Size
PRU-ICSSM0 Data RAM0 (DRAM0)	0x0000 0000	0x0000 1FFF	8 KB
PRU-ICSSM0 Data RAM1 (DRAM1)	0x0000 2000	0x0000 3FFF	8 KB
PRU-ICSSM0 Data RAM2 (Shared DRAM2)	0x0001 0000	0x0001 FFFF	64 KB
PRU-ICSSM0 INTC	0x0002 0000	0x0002 1FFF	8 KB
PRU-ICSSM0 PRU0 Control	0x0002 2000	0x0002 23FF	1 KB
PRU-ICSSM0 PRU0 Debug	0x0002 2400	0x0002 3FFF	7 KB
PRU-ICSSM0 PRU1 Control	0x0002 4000	0x0002 43FF	1 KB
PRU-ICSSM0 PRU1 Debug	0x0002 4400	0x0002 5FFF	7 KB
PRU-ICSSM0 CFG	0x0002 6000	0x0002 6FFF	4 KB
PRU-ICSSM0 ECC_CFG	0x0002 7000	0x0002 7FFF	4 KB
PRU-ICSSM0 UART0	0x0002 8000	0x0002 9FFF	8 KB
PRU-ICSSM0 Reserved	0x0002 A000	0x0002 BFFF	8 KB
PRU-ICSSM0 Reserved	0x0002 C000	0x0002 DFFF	8 KB
PRU-ICSSM0 IEP	0x0002 E000	0x0002 EFFF	8 KB
PRU-ICSSM0 ECAPO	0x0003 0000	0x0003 1FFF	8 KB
PRU-ICSSM0 MII_RT_CFG	0x0003 2000	0x0003 23FF	1 KB
PRU-ICSSM0 MII_MDIO	0x0003 2400	0x0003 3FFF	7 KB
PRU-ICSSM0 PRU0 IRAM	0x0003 4000	0x0003 7FFF	16 KB
PRU-ICSSM0 PRU1 IRAM	0x0003 8000	0x0003 BFFF	16 KB

PRU ICSSM1 Memory Map

Region Name	Start Address	End Address	Size
PRU-ICSSM1 Data RAM0 (DRAM0)	0x0000 0000	0x0000 1FFF	8 KB
PRU-ICSSM1 Data RAM1 (DRAM1)	0x0000 2000	0x0000 3FFF	8 KB
PRU-ICSSM1 Data RAM2 (Shared DRAM2)	0x0001 0000	0x0001 FFFF	64 KB
PRU-ICSSM1 INTC	0x0002 0000	0x0002 1FFF	8 KB
PRU-ICSSM1 PRU0 Control	0x0002 2000	0x0002 23FF	1 KB
PRU-ICSSM1 PRU0 Debug	0x0002 2400	0x0002 3FFF	7 KB
PRU-ICSSM1 PRU1 Control	0x0002 4000	0x0002 43FF	1 KB
PRU-ICSSM1 PRU1 Debug	0x0002 4400	0x0002 5FFF	7 KB
PRU-ICSSM1 CFG	0x0002 6000	0x0002 6FFF	4 KB
PRU-ICSSM1 ECC_CFG	0x0002 7000	0x0002 7FFF	4 KB
PRU-ICSSM1 UART0	0x0002 8000	0x0002 9FFF	8 KB
PRU-ICSSM1 Reserved	0x0002 A000	0x0002 BFFF	8 KB
PRU-ICSSM1 Reserved	0x0002 C000	0x0002 DFFF	8 KB
PRU-ICSSM1 IEP	0x0002 E000	0x0002 EFFF	8 KB
PRU-ICSSM1 ECAPO	0x0003 0000	0x0003 1FFF	8 KB
PRU-ICSSM1 MII_RT_CFG	0x0003 2000	0x0003 23FF	1 KB
PRU-ICSSM1 MII_MDIO	0x0003 2400	0x0003 3FFF	7 KB
PRU-ICSSM1 PRU0 IRAM	0x0003 4000	0x0003 7FFF	16 KB
PRU-ICSSM1 PRU1 IRAM	0x0003 8000	0x0003 BFFF	16 KB

2 Control Module (CTRLMMR) Registers

The Control module is the main controller for top-level device behavior in various states. Module contains registers for configuration, bootstrap (SOP) signals, I/O terminal pad multiplexing, clock selection, and many others. There are various Control or (CTRLMMR) modules defined in this device:

General SoC Control Modules

- [Section 2.2.1.1](#) (CTRLMMR0): SoC-level configuration registers
- [Section 2.3.1.1](#) (CTRLMMR1): SoC and Peripheral-level configuration registers
- [Section 2.7.1.1](#) (CTRLMMR2): CONTROLSS-level configuration registers including general control, reset, and clocking-related functions for the real time control subsystem (CONTROLSS))

Pad Configuration Control Modules

- [Section 2.6.2](#) (PADCFG_CTRLMMR0): SoC-level terminal configuration control registers

Reset and Clocking Control Modules

- (RCM_CTRLMMR0): SoC-level Clock and Reset control registers
- [Section 2.5.1.1](#) (RCM_CTRLMMR1): SoC and Peripheral-level Clock and Reset control registers

2.1 LOCK_KICK Protection Register Unlock Values

All Control Module MMR have a protection mechanism which prevents spurious writes from changing register values. LOCK0_KICK0 and LOCK0_KICK1 registers are used for this purpose. The sequence to unlock these MMR is as follows:

1. Write exact unlock value ([Kick Protection Register Unlock Values](#)) to <Control Module>LOCK0_KICK0:KEY field
2. Write exact unlock value ([Kick Protection Register Unlock Values](#)) to <Control Module>LOCK0_KICK1:KEY field

The sequence to lock the MMR is as follows:

1. Write zero (or another value other than the unlock value) [Kick Protection Register Unlock Values](#))to <Control Module>LOCK0_KICK1:KEY field
2. Write zero (or another value other than the unlock value)[Kick Protection Register Unlock Values](#)) to <Control Module>LOCK0_KICK0:KEY field

Note

If the above sequence for locking the IOMUX is not followed, an AHB_WRITE_ERROR interrupt will occur (if enabled).

For example, to unlock Control Module MSS_CTRL the sequence is as below:

1. Write 0x01234567 to MSS_CTRL.LOCK0_KICK0:KEY
2. Write 0xFEDCBA8 to MSS_CTRL.LOCK0_KICK1:KEY

To lock the Control Module MSS_CTRL the sequence is as below:

1. Write 0x0 to MSS_CTRL.LOCK0_KICK1:KEY
2. Write 0x0 to MSS_CTRL.LOCK0_KICK0:KEY

Any writes to locked memory region will result in assertion of the MMR_ACCESS_ERR_WR event by the respective control modules. This assertion can be enabled or disabled by writing the appropriate value to <Control Module>.INTR_ENABLE.KICK_ERR_EN field.

The table below shows the values that must be written to the LOCK0_KICK0 and LOCK0_KICK1 registers to unlock the various Control modules' MMR.

Table 2-1. Kick Protection Register Unlock Values

Protected Register	LockKick Register	Unlock Value
TOP_CTRL	LOCK0_KICK0	0x01234567
	LOCK0_KICK1	0xFEDCBA8
MSS_CTRL	LOCK0_KICK0	0x01234567
	LOCK0_KICK1	0xFEDCBA8
CONTROLSS_CTRL	LOCK0_KICK0	0x01234567
	LOCK0_KICK1	0xFEDCBA8
TOP_RCM	LOCK0_KICK0	0x01234567
	LOCK0_KICK1	0xFEDCBA8
MSS_RCM	LOCK0_KICK0	0x01234567
	LOCK0_KICK1	0xFEDCBA8
IOMUX	LOCK0_KICK0	0x83E70B13
	LOCK0_KICK1	0x95A4F1E0

Note

To ensure that all registers from a given partition are write protected, software must always re-lock the protection mechanism after completing the register writes.

The kick protection registers described in this section are an exception and are not write protected by the protection mechanism.

2.2 TOP_CTRL

TOP_CTRL

2.2.1 TOP_CTRL Summaries

TOP_CTRL Summaries

Table 2-2. TOP_CTRL Registers, Base Address=50D8 0000h, Length=4096

Offset	Length	Register Name	TOP_CTRL Physical Address
10h	32	TOP_CTRL_EFUSE_DIEID0	50D8 0010h
14h	32	TOP_CTRL_EFUSE_DIEID1	50D8 0014h
18h	32	TOP_CTRL_EFUSE_DIEID2	50D8 0018h
1Ch	32	TOP_CTRL_EFUSE_DIEID3	50D8 001Ch
20h	32	TOP_CTRL_EFUSE_UID0	50D8 0020h
24h	32	TOP_CTRL_EFUSE_UID1	50D8 0024h
28h	32	TOP_CTRL_EFUSE_UID2	50D8 0028h
2Ch	32	TOP_CTRL_EFUSE_UID3	50D8 002Ch
30h	32	TOP_CTRL_EFUSE_DEVICE_TYPE	50D8 0030h
34h	32	TOP_CTRL_EFUSE_FROM0_CHECKSUM	50D8 0034h
38h	32	TOP_CTRL_EFUSE_JTAG_USERCODE_ID	50D8 0038h
428h	32	TOP_CTRL_EFUSE1_ROW_12	50D8 0428h
500h	32	TOP_CTRL_MAC_ID0	50D8 0500h
504h	32	TOP_CTRL_MAC_ID1	50D8 0504h
968h	32	TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM	50D8 0968h
B00h	32	TOP_CTRL_ADC_REFBUF0_CTRL	50D8 0B00h
B10h	32	TOP_CTRL_ADC_REF_COMP_CTRL	50D8 0B10h
B14h	32	TOP_CTRL_ADC_REF_GOOD_STATUS	50D8 0B14h
B18h	32	TOP_CTRL_ADC_RNG_CTRL	50D8 0B18h
B1Ch	32	TOP_CTRL_ADC0_OSD_CHEN	50D8 0B1Ch
B20h	32	TOP_CTRL_ADC1_OSD_CHEN	50D8 0B20h
B24h	32	TOP_CTRL_ADC2_OSD_CHEN	50D8 0B24h
B40h	32	TOP_CTRL_ADC0_OSD_CTRL	50D8 0B40h
B44h	32	TOP_CTRL_ADC1_OSD_CTRL	50D8 0B44h
B48h	32	TOP_CTRL_ADC2_OSD_CTRL	50D8 0B48h
B60h	32	TOP_CTRL_ADC_LOOPBACK_CTRL	50D8 0B60h
C00h	32	TOP_CTRL_VMON_UV	50D8 0C00h
C04h	32	TOP_CTRL_VMON_OV	50D8 0C04h
C08h	32	TOP_CTRL_VMON_CONTROLLER	50D8 0C08h
C0Ch	32	TOP_CTRL_VMON_CTRL	50D8 0C0Ch
C10h	32	TOP_CTRL_VMON_STAT	50D8 0C10h
C14h	32	TOP_CTRL_MASK_VMON_ERROR_ESM_H	50D8 0C14h
C18h	32	TOP_CTRL_MASK_VMON_ERROR_ESM_L	50D8 0C18h
C1Ch	32	TOP_CTRL_VMON_FILTER_CTRL	50D8 0C1Ch
C20h	32	TOP_CTRL_PMU_COARSE_STAT	50D8 0C20h
C24h	32	TOP_CTRL_PMU_CTRL_EXTREF	50D8 0C24h
D00h	32	TOP_CTRL_TSENSE_CFG	50D8 0D00h
D04h	32	TOP_CTRL_TSENSE_STATUS	50D8 0D04h
D08h	32	TOP_CTRL_TSENSE_STATUS_RAW	50D8 0D08h
D14h	32	TOP_CTRL_TSENSE0_ALERT	50D8 0D14h

Table 2-2. TOP_CTRL Registers, Base Address=50D8 0000h, Length=4096 (continued)

Offset	Length	Register Name	TOP_CTRL Physical Address
D18h	32	TOP_CTRL_TSENSE0_CNTL	50D8 0D18h
D1Ch	32	TOP_CTRL_TSENSE0_RESULT	50D8 0D1Ch
D20h	32	TOP_CTRL_TSENSE0_DATA0	50D8 0D20h
D24h	32	TOP_CTRL_TSENSE0_DATA1	50D8 0D24h
D28h	32	TOP_CTRL_TSENSE0_DATA2	50D8 0D28h
D2Ch	32	TOP_CTRL_TSENSE0_DATA3	50D8 0D2Ch
D30h	32	TOP_CTRL_TSENSE0_ACCU	50D8 0D30h
D40h	32	TOP_CTRL_TSENSE1_TSHUT	50D8 0D40h
D44h	32	TOP_CTRL_TSENSE1_ALERT	50D8 0D44h
D48h	32	TOP_CTRL_TSENSE1_CNTL	50D8 0D48h
D4Ch	32	TOP_CTRL_TSENSE1_RESULT	50D8 0D4Ch
D50h	32	TOP_CTRL_TSENSE1_DATA0	50D8 0D50h
D54h	32	TOP_CTRL_TSENSE1_DATA1	50D8 0D54h
D58h	32	TOP_CTRL_TSENSE1_DATA2	50D8 0D58h
D5Ch	32	TOP_CTRL_TSENSE1_DATA3	50D8 0D5Ch
D60h	32	TOP_CTRL_TSENSE1_ACCU	50D8 0D60h
D7Ch	32	TOP_CTRL_TSENSE2_RESULT	50D8 0D7Ch
DACH	32	TOP_CTRL_TSENSE3_RESULT	50D8 0DACH
DC0h	32	TOP_CTRL_PRU_ICSS1_GPIO_OUT_CTRL	50D8 0DC0h
DC4h	32	TOP_CTRL_MASK_ANA_ISO	50D8 0DC4h
DC8h	32	TOP_CTRL_CMPSSA_LOOPBACK_CTRL	50D8 0DC8h
F40h	32	TOP_CTRL_HW_SPARE_RW0	50D8 0F40h
F44h	32	TOP_CTRL_HW_SPARE_RW1	50D8 0F44h
F48h	32	TOP_CTRL_HW_SPARE_RW2	50D8 0F48h
F4Ch	32	TOP_CTRL_HW_SPARE_RW3	50D8 0F4Ch
F50h	32	TOP_CTRL_HW_SPARE_PORZ_RW0	50D8 0F50h
F54h	32	TOP_CTRL_HW_SPARE_PORZ_RW1	50D8 0F54h
F80h	32	TOP_CTRL_HW_SPARE_RO0	50D8 0F80h
F84h	32	TOP_CTRL_HW_SPARE_RO1	50D8 0F84h
F88h	32	TOP_CTRL_HW_SPARE_RO2	50D8 0F88h
F8Ch	32	TOP_CTRL_HW_SPARE_RO3	50D8 0F8Ch
FC0h	32	TOP_CTRL_HW_SPARE_WPH	50D8 0FC0h
FC4h	32	TOP_CTRL_HW_SPARE_REC	50D8 0FC4h
1008h	32	TOP_CTRL_LOCK0_KICK0	50D8 1008h
100Ch	32	TOP_CTRL_LOCK0_KICK1	50D8 100Ch
1010h	32	TOP_CTRL_INTR_RAW_STATUS	50D8 1010h
1014h	32	TOP_CTRL_INTR_ENABLED_STATUS_CLEAR	50D8 1014h
1018h	32	TOP_CTRL_INTR_ENABLE	50D8 1018h
101Ch	32	TOP_CTRL_INTR_ENABLE_CLEAR	50D8 101Ch
1020h	32	TOP_CTRL_EOI	50D8 1020h
1024h	32	TOP_CTRL_FAULT_ADDRESS	50D8 1024h
1028h	32	TOP_CTRL_FAULT_TYPE_STATUS	50D8 1028h
102Ch	32	TOP_CTRL_FAULT_ATTR_STATUS	50D8 102Ch
1030h	32	TOP_CTRL_FAULT_CLEAR	50D8 1030h

2.2.2 TOP_CTRL Registers

TOP_CTRL Registers

2.2.2.1 TOP_CTRL_EFUSE_DIEID0 Register

2.2.2.1.1 TOP_CTRL_EFUSE_DIEID0 Register (Offset = 10h) [reset = 0h]

EFUSE_DIEID0.

Return to [Summary Table](#)

Table 2-3. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0010h

Figure 2-1. TOP_CTRL_EFUSE_DIEID0 Name Register

31	30	29	28	27	26	25	24
EFUSE_DIEID0_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_DIEID0_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_DIEID0_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_DIEID0_VAL							
R							
0h							

Table 2-4. TOP_CTRL_EFUSE_DIEID0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_DIEID0_VAL	R	0h	EFUSE DieID[31:0]

2.2.2.2 TOP_CTRL_EFUSE_DIEID1 Register

2.2.2.2.1 TOP_CTRL_EFUSE_DIEID1 Register (Offset = 14h) [reset = 0h]

EFUSE_DIEID1.

Return to [Summary Table](#)

Table 2-5. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0014h

Figure 2-2. TOP_CTRL_EFUSE_DIEID1 Name Register

31	30	29	28	27	26	25	24
EFUSE_DIEID1_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_DIEID1_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_DIEID1_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_DIEID1_VAL							
R							
0h							

Table 2-6. TOP_CTRL_EFUSE_DIEID1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_DIEID1_VAL	R	0h	EFUSE DieID[63:32]

2.2.2.3 TOP_CTRL_EFUSE_DIEID2 Register

2.2.2.3.1 TOP_CTRL_EFUSE_DIEID2 Register (Offset = 18h) [reset = 0h]

EFUSE_DIEID2.

Return to [Summary Table](#)

Table 2-7. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0018h

Figure 2-3. TOP_CTRL_EFUSE_DIEID2 Name Register

31	30	29	28	27	26	25	24
EFUSE_DIEID2_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_DIEID2_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_DIEID2_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_DIEID2_VAL							
R							
0h							

Table 2-8. TOP_CTRL_EFUSE_DIEID2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_DIEID2_VAL	R	0h	EFUSE DieID[95:64]

2.2.2.4 TOP_CTRL_EFUSE_DIEID3 Register

2.2.2.4.1 TOP_CTRL_EFUSE_DIEID3 Register (Offset = 1Ch) [reset = 0h]

EFUSE_DIEID3.

Return to [Summary Table](#)

Table 2-9. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 001Ch

Figure 2-4. TOP_CTRL_EFUSE_DIEID3 Name Register

31	30	29	28	27	26	25	24
EFUSE_DIEID3_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_DIEID3_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_DIEID3_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_DIEID3_VAL							
R							
0h							

Table 2-10. TOP_CTRL_EFUSE_DIEID3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_DIEID3_VAL	R	0h	EFUSE DieID[127:96]

2.2.2.5 TOP_CTRL_EFUSE_UID0 Register

2.2.2.5.1 TOP_CTRL_EFUSE_UID0 Register (Offset = 20h) [reset = 0h]

EFUSE_UID0.

Return to [Summary Table](#)

Table 2-11. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0020h

Figure 2-5. TOP_CTRL_EFUSE_UID0 Name Register

31	30	29	28	27	26	25	24
EFUSE_UID0_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_UID0_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_UID0_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_UID0_VAL							
R							
0h							

Table 2-12. TOP_CTRL_EFUSE_UID0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_UID0_VAL	R	0h	EFUSE UID[31:0]- Unique ID

2.2.2.6 TOP_CTRL_EFUSE_UID1 Register

2.2.2.6.1 TOP_CTRL_EFUSE_UID1 Register (Offset = 24h) [reset = 0h]

EFUSE_UID1.

Return to [Summary Table](#)

Table 2-13. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0024h

Figure 2-6. TOP_CTRL_EFUSE_UID1 Name Register

31	30	29	28	27	26	25	24
EFUSE_UID1_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_UID1_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_UID1_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_UID1_VAL							
R							
0h							

Table 2-14. TOP_CTRL_EFUSE_UID1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_UID1_VAL	R	0h	EFUSE UID[63:32]- Unique ID

2.2.2.7 TOP_CTRL_EFUSE_UID2 Register

2.2.2.7.1 TOP_CTRL_EFUSE_UID2 Register (Offset = 28h) [reset = 0h]

EFUSE_UID2.

Return to [Summary Table](#)

Table 2-15. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0028h

Figure 2-7. TOP_CTRL_EFUSE_UID2 Name Register

31	30	29	28	27	26	25	24
EFUSE_UID2_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_UID2_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_UID2_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_UID2_VAL							
R							
0h							

Table 2-16. TOP_CTRL_EFUSE_UID2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_UID2_VAL	R	0h	EFUSE UID[95:64]- Unique ID

2.2.2.8 TOP_CTRL_EFUSE_UID3 Register

2.2.2.8.1 TOP_CTRL_EFUSE_UID3 Register (Offset = 2Ch) [reset = 0h]

EFUSE_UID3.

Return to [Summary Table](#)

Table 2-17. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 002Ch

Figure 2-8. TOP_CTRL_EFUSE_UID3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
EFUSE_UID3_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_UID3_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_UID3_VAL							
R							
0h							

Table 2-18. TOP_CTRL_EFUSE_UID3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	EFUSE_UID3_VAL	R	0h	EFUSE UID[120:96]- Unique ID

2.2.2.9 TOP_CTRL_EFUSE_DEVICE_TYPE Register

2.2.2.9.1 TOP_CTRL_EFUSE_DEVICE_TYPE Register (Offset = 30h) [reset = 0h]

EFUSE_DEVICE_TYPE.

Return to [Summary Table](#)

Table 2-19. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0030h

Figure 2-9. TOP_CTRL_EFUSE_DEVICE_TYPE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
EFUSE_DEVICE_TYPE_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_DEVICE_TYPE_VAL							
R							
0h							

Table 2-20. TOP_CTRL_EFUSE_DEVICE_TYPE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	EFUSE_DEVICE_TYPE_VAL	R	0h	EFUSE Device Type- Test : 0b0000 0000 [0x5] General Purpose : 0b1111 0000 [0x3] EMU device : 0b1100 0011 [0x9] High Secure : 0b1100 1100[0xA]

2.2.2.10 TOP_CTRL_EFUSE_FROM0_CHECKSUM Register

2.2.2.10.1 TOP_CTRL_EFUSE_FROM0_CHECKSUM Register (Offset = 34h) [reset = 0h]

EFUSE_FROM0_CHECKSUM.

Return to [Summary Table](#)**Table 2-21. Instance Table**

Instance Name	Physical Address
TOP_CTRL	50D8 0034h

Figure 2-10. TOP_CTRL_EFUSE_FROM0_CHECKSUM Name Register

31	30	29	28	27	26	25	24
EFUSE_FROM0_CHECKSUM_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_FROM0_CHECKSUM_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_FROM0_CHECKSUM_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_FROM0_CHECKSUM_VAL							
R							
0h							

Table 2-22. TOP_CTRL_EFUSE_FROM0_CHECKSUM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_FROM0_CHECKSUM_VAL	R	0h	32 bit FROM0 Checksum

2.2.2.11 TOP_CTRL_EFUSE_JTAG_USERCODE_ID Register

2.2.2.11.1 TOP_CTRL_EFUSE_JTAG_USERCODE_ID Register (Offset = 38h) [reset = 0h]

EFUSE_JTAG_USERCODE_ID.

Return to [Summary Table](#)

Table 2-23. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0038h

Figure 2-11. TOP_CTRL_EFUSE_JTAG_USERCODE_ID Name Register

31	30	29	28	27	26	25	24
EFUSE_JTAG_USERCODE_ID_VAL							
R							
0h							
23	22	21	20	19	18	17	16
EFUSE_JTAG_USERCODE_ID_VAL							
R							
0h							
15	14	13	12	11	10	9	8
EFUSE_JTAG_USERCODE_ID_VAL							
R							
0h							
7	6	5	4	3	2	1	0
EFUSE_JTAG_USERCODE_ID_VAL							
R							
0h							

Table 2-24. TOP_CTRL_EFUSE_JTAG_USERCODE_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EFUSE_JTAG_USERCODE_ID_VAL	R	0h	EFUSE JTAG_USER_CODE_ID[31:0]. Denotes part variant

2.2.2.12 TOP_CTRL_EFUSE1_ROW_12 Register

2.2.2.12.1 TOP_CTRL_EFUSE1_ROW_12 Register (Offset = 428h) [reset = 0h]

EFUSE Row.

 Return to [Summary Table](#)
Table 2-25. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0428h

Figure 2-12. TOP_CTRL_EFUSE1_ROW_12 Name Register

31	30	29	28	27	26	25	24	
RESERVED						EFUSE1_ROW_12_CONTROLSS_FEATURE_DISABLE	EFUSE1_ROW_12_CANFD_DIS	
NONE						R	R	
0h						0h	0h	
23	22	21	20	19	18	17	16	
EFUSE1_ROW_12_CANFD_DIS	EFUSE1_ROW_12_PRU_ICSS1_HW_DIS							
R	R							
0h	0h							
15	14	13	12	11	10	9	8	
EFUSE1_ROW_12_PRU_ICSS1_HW_DIS	EFUSE1_ROW_12_PRU_ICSS0_HW_DIS							
R	R							
0h	0h							
7	6	5	4	3	2	1	0	
EFUSE1_ROW_12_PRU_ICSS0_HW_DIS	EFUSE1_ROW_12_R5SS_FR_EQ	EFUSE1_ROW_12_R5SS0_DUAL_CORE_DISABLE	EFUSE1_ROW_12_R5SS0_FORCE_DUAL_CORE	EFUSE1_ROW_12_L2_MEM_SIZE				
R	R	R	R	R				
0h	0h	0h	0h	0h				

Table 2-26. TOP_CTRL_EFUSE1_ROW_12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25	EFUSE1_ROW_12_CONTROLSS_FEATURE_DISABLE	R	0h	Customer exclusive features disable for C2000 control sub-system. 0 - Controlss customer exclusive features enabled 1 - Controlss customer exclusive features disabled Feature list : - ECAP PULSE EDGE monitoring - EPWM Edge monitoring - EPWM Multi Compare - Diode Emulation
24:23	EFUSE1_ROW_12_CANFD_DIS	R	0h	CANFD disables.bitpositions correspond to CAN instance. 0 - CAN is enabled 1 - CAN is disabled
22:15	EFUSE1_ROW_12_PRU_ICSS1_HW_DIS	R	0h	See ICSSM Spec for features
14:7	EFUSE1_ROW_12_PRU_ICSS0_HW_DIS	R	0h	See ICSSM Spec for features

Table 2-26. TOP_CTRL_EFUSE1_ROW_12 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	EFUSE1_ROW_12_R5SS_FREQ	R	0h	R5SS Freq 0 - 400 MHz 1 - 200 MHz
5	EFUSE1_ROW_12_R5SS0_DUAL_CORE_DISABLE	R	0h	Force Lock step
4	EFUSE1_ROW_12_R5SS0_FORCE_DUAL_CORE	R	0h	Force Dual core
3:0	EFUSE1_ROW_12_L2_MEM_SIZE	R	0h	Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details

2.2.2.13 TOP_CTRL_MAC_ID0 Register

2.2.2.13.1 TOP_CTRL_MAC_ID0 Register (Offset = 500h) [reset = 0h]

Ethernet MAC address lower 32-bits.

Return to [Summary Table](#)

Table 2-27. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0500h

Figure 2-13. TOP_CTRL_MAC_ID0 Name Register

31	30	29	28	27	26	25	24
MAC_ID0_MACID_LO							
R							
0h							
23	22	21	20	19	18	17	16
MAC_ID0_MACID_LO							
R							
0h							
15	14	13	12	11	10	9	8
MAC_ID0_MACID_LO							
R							
0h							
7	6	5	4	3	2	1	0
MAC_ID0_MACID_LO							
R							
0h							

Table 2-28. TOP_CTRL_MAC_ID0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MAC_ID0_MACID_LO	R	0h	MAC ID low [32bits]

2.2.2.14 TOP_CTRL_MAC_ID1 Register

2.2.2.14.1 TOP_CTRL_MAC_ID1 Register (Offset = 504h) [reset = 0h]

Ethernet MAC address upper 16-bits.

Return to [Summary Table](#)

Table 2-29. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0504h

Figure 2-14. TOP_CTRL_MAC_ID1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MAC_ID1_MACID_HI							
R							
0h							
7	6	5	4	3	2	1	0
MAC_ID1_MACID_HI							
R							
0h							

Table 2-30. TOP_CTRL_MAC_ID1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	MAC_ID1_MACID_HI	R	0h	MAC ID high [16bits]

2.2.2.15 TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM Register

2.2.2.15.1 TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM Register (Offset = 968h) [reset = 0h]

Return to [Summary Table](#)

Table 2-31. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0968h

Figure 2-15. TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM Name Register

31	30	29	28	27	26	25	24
RESERVED		EFUSE_OVERRIDE_LDO_TRIM_LDO_TRIM_OFFSET					
NONE		R/W					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED				EFUSE_OVERRIDE_LDO_TRIM_LDO_PROG			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EFUSE_OVERRIDE_LDO_TRIM_OVERRIDE		
NONE					R/W		
0h					0h		

Table 2-32. TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:24	EFUSE_OVERRIDE_LDO_TRIM_LDO_TRIM_OFFSET	R/W	0h	LDO Fine trim around program point
23:20	RESERVED	NONE	0h	Reserved
19:16	EFUSE_OVERRIDE_LDO_TRIM_LDO_PROG	R/W	0h	LDO programming controls. Adjusts nominal LDO output voltage
15:3	RESERVED	NONE	0h	Reserved
2:0	EFUSE_OVERRIDE_LDO_TRIM_OVERRIDE	R/W	0h	Override EFUSE Value with SW Value Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value

2.2.2.16 TOP_CTRL_ADC_REFBUF0_CTRL Register

2.2.2.16.1 TOP_CTRL_ADC_REFBUF0_CTRL Register (Offset = B00h) [reset = 0h]

This register is used to enable or disable ADC Reference buffer 0

Return to [Summary Table](#)

Table 2-33. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B00h

Figure 2-16. TOP_CTRL_ADC_REFBUF0_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_REFBUF0_CTRL_ENABLE		
NONE					R/W		
0h					0h		

Table 2-34. TOP_CTRL_ADC_REFBUF0_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_REFBUF0_CTRL_ENABLE	R/W	0h	Enables adc reference 0, mask hhv before enable 000:Disable 111 : Enable

2.2.2.17 TOP_CTRL_ADC_REF_COMP_CTRL Register

2.2.2.17.1 TOP_CTRL_ADC_REF_COMP_CTRL Register (Offset = B10h) [reset = 0h]

This register is used to enable or disable the voltage monitors which measure if the ADC reference voltage is good or not.

Return to [Summary Table](#)

Table 2-35. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B10h

Figure 2-17. TOP_CTRL_ADC_REF_COMP_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	ADC_REF_COMP_CTRL_ADC2_REFOK_EN			RESERVED	ADC_REF_COMP_CTRL_ADC01_REFOK_EN		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-36. TOP_CTRL_ADC_REF_COMP_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6:4	ADC_REF_COMP_CTRL_ADC2_REFOK_EN	R/W	0h	Enables reference comparators [ROK0B]. This monitors adc2 reference
3	RESERVED	NONE	0h	Reserved
2:0	ADC_REF_COMP_CTRL_ADC01_REFOK_EN	R/W	0h	Enables reference comparators [ROK0]. This monitors adc0 and adc1 reference

2.2.2.18 TOP_CTRL_ADC_REF_GOOD_STATUS Register

2.2.2.18.1 TOP_CTRL_ADC_REF_GOOD_STATUS Register (Offset = B14h) [reset = Fh]

This register shows the status of ADC reference voltages as measured by the ADC Reference OK voltage monitors.

Return to [Summary Table](#)

Table 2-37. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B14h

Figure 2-18. TOP_CTRL_ADC_REF_GOOD_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC_REF_GOOD_STATUS_A	ADC_REF_GOOD_STATUS_A	ADC_REF_GOOD_STATUS_A	ADC_REF_GOOD_STATUS_A
NONE				DC2_REF_UV_GOOD	DC2_REF_OV_GOOD	DC01_REF_UV_GOOD	DC01_REF_OV_GOOD
0h				R	R	R	R
0h				1h	1h	1h	1h

Table 2-38. TOP_CTRL_ADC_REF_GOOD_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	ADC_REF_GOOD_STATUS_A US_ADC2_REF_UV_GOOD	R	1h	Under Voltage check OK 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
2	ADC_REF_GOOD_STATUS_A US_ADC2_REF_OV_GOOD	R	1h	Over voltage check OK 1'b1 - Comparator output is ok for over voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for over voltage condition
1	ADC_REF_GOOD_STATUS_A US_ADC01_REF_UV_GOOD	R	1h	Under Voltage check OK 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
0	ADC_REF_GOOD_STATUS_A US_ADC01_REF_OV_GOOD	R	1h	Over voltage check OK 1'b1 - Comparator output is ok for over voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for over voltage condition

2.2.2.19 TOP_CTRL_ADC_RNG_CTRL Register

2.2.2.19.1 TOP_CTRL_ADC_RNG_CTRL Register (Offset = B18h) [reset = 0h]

ADC range control in single ended mode.

Return to [Summary Table](#)

Table 2-39. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B18h

Figure 2-19. TOP_CTRL_ADC_RNG_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				ADC_RNG_CTRL_SCALED_MODE			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				ADC_RNG_CTRL_MODE			
NONE				R/W			
0h				0h			

Table 2-40. TOP_CTRL_ADC_RNG_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:8	ADC_RNG_CTRL_SCALE_D_MODE	R/W	0h	This bit controls scaled mode for adc's 2'b0 --> Normal output 2'b1 --> scale 0 to 4223in 0 to 4095[effectively supporting 0-3.3V in 12 bit space] Bit8 corresponds to adc_0 Bit9 corresponds to adc_1 Bit10 corresponds to adc_2
7:3	RESERVED	NONE	0h	Reserved
2:0	ADC_RNG_CTRL_MODE	R/W	0h	Single-Ended Mode, 0 ADC Input supports 0 to Vref*32/1. 0V corresponds to all zero code and 3.2V corresponds to all 1 or code 40951 ADC Input supports Vref*1/18 to Vref*33/18. Vref*1/18 corresponds to all zero code and Vref*32/18 corresponds to all 1 or code 4095 Differential Mode Don't take any effect on the system Default is 0 Vcm=Vref*33/18/2 Vref = ADC reference voltage, typically 1.8V

2.2.2.20 TOP_CTRL_ADC0_OSD_CHEN Register

2.2.2.20.1 TOP_CTRL_ADC0_OSD_CHEN Register (Offset = B1Ch) [reset = 0h]

ADC Channel enable for Open Short detection.

Return to [Summary Table](#)

Table 2-41. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B1Ch

Figure 2-20. TOP_CTRL_ADC0_OSD_CHEN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	ADC0_OSD_CHEN_CH_OSD_EN						
NONE	R/W						
0h	0h						

Table 2-42. TOP_CTRL_ADC0_OSD_CHEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6:0	ADC0_OSD_CHEN_CH_OSD_EN	R/W	0h	Controls enabling the channel for ADC when set to 1'b1. Each bit corresponds to the respective ADC channel - Bit 0 - ch0_osd_en Bit 1 - ch1_osd_en Bit 2 - ch2_osd_en Bit 3 - ch3_osd_en Bit 4 - ch4_osd_en Bit 5 - ch5_osd_en Bit 6 - ch6_osd_en

2.2.2.21 TOP_CTRL_ADC1_OSD_CHEN Register

2.2.2.21.1 TOP_CTRL_ADC1_OSD_CHEN Register (Offset = B20h) [reset = 0h]

ADC Channel enable for Open Short detection.

Return to [Summary Table](#)

Table 2-43. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B20h

Figure 2-21. TOP_CTRL_ADC1_OSD_CHEN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	ADC1_OSD_CHEN_CH_OSD_EN						
NONE	R/W						
0h	0h						

Table 2-44. TOP_CTRL_ADC1_OSD_CHEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6:0	ADC1_OSD_CHEN_CH_OSD_EN	R/W	0h	Controls enabling the channel for ADC when set to '1'b1. Each bit corresponds to the respective ADC channel - Bit 0 - ch0_osd_en Bit 1 - ch1_osd_en Bit 2 - ch2_osd_en Bit 3 - ch3_osd_en Bit 4 - ch4_osd_en Bit 5 - ch5_osd_en Bit 6 - ch6_osd_en

2.2.2.22 TOP_CTRL_ADC2_OSD_CHEN Register

2.2.2.22.1 TOP_CTRL_ADC2_OSD_CHEN Register (Offset = B24h) [reset = 0h]

ADC Channel enable for Open Short detection.

Return to [Summary Table](#)

Table 2-45. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B24h

Figure 2-22. TOP_CTRL_ADC2_OSD_CHEN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	ADC2_OSD_CHEN_CH_OSD_EN						
NONE	R/W						
0h	0h						

Table 2-46. TOP_CTRL_ADC2_OSD_CHEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6:0	ADC2_OSD_CHEN_CH_OSD_EN	R/W	0h	Controls enabling the channel for ADC when set to 1'b1. Each bit corresponds to the respective ADC channel - Bit 0 - ch0_osd_en Bit 1 - ch1_osd_en Bit 2 - ch2_osd_en Bit 3 - ch3_osd_en Bit 4 - ch4_osd_en Bit 5 - ch5_osd_en Bit 6 - ch6_osd_en

2.2.2.23 TOP_CTRL_ADC0_OSD_CTRL Register

2.2.2.23.1 TOP_CTRL_ADC0_OSD_CTRL Register (Offset = B40h) [reset = 0h]

ADC open short function controls.

Return to [Summary Table](#)

Table 2-47. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B40h

Figure 2-23. TOP_CTRL_ADC0_OSD_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC0_OSD_CTRL_FUNCTION			
NONE				R/W			
0h				0h			

Table 2-48. TOP_CTRL_ADC0_OSD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC0_OSD_CTRL_FUNCTION	R/W	0h	Controls the shorting of internal 5K, 11K resistor to the ADC channel for open short detection [Default 0] value function Impedance 5K voltage 7K voltage 3'b000 Zero Scale 5K 7K vssa vssa 3'b001 Zero Scale 5K vssa open 3'b010 Zero Scale 7K open vssa 3'b011 Full Scale 5K 7K vdd_3p3v vdd_3p3v 3'b100 Full Scale 5K vdd_3p3v open 3'b101 Full Scale 7K open vdd_3p3v 3'b110 5/12 Scale 5K 7K vssa vdd_3p3v 3'b111 7/12 Scale 5K 7K vdd_3p3v vssa *all resistor values can vary by +- 30% **Function is only correct if the external circuits driving the analog port are high impedance. If the port is connected to external circuits the customer will have to calculate the expected output.

2.2.2.24 TOP_CTRL_ADC1_OSD_CTRL Register

2.2.2.24.1 TOP_CTRL_ADC1_OSD_CTRL Register (Offset = B44h) [reset = 0h]

ADC open short function controls.

Return to [Summary Table](#)

Table 2-49. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B44h

Figure 2-24. TOP_CTRL_ADC1_OSD_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC1_OSD_CTRL_FUNCTION			
NONE				R/W			
0h				0h			

Table 2-50. TOP_CTRL_ADC1_OSD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC1_OSD_CTRL_FUNCTION	R/W	0h	Controls the shorting of internal 5K, 11K resistor to the ADC channel for open short detection [Default 0] value function Impedance 5K voltage 7K voltage 3'b000 Zero Scale 5K 7K vssa vssa 3'b001 Zero Scale 5K vssa open 3'b010 Zero Scale 7K open vssa 3'b011 Full Scale 5K 7K vdd_3p3v vdd_3p3v 3'b100 Full Scale 5K vdd_3p3v open 3'b101 Full Scale 7K open vdd_3p3v 3'b110 5/12 Scale 5K 7K vssa vdd_3p3v 3'b111 7/12 Scale 5K 7K vdd_3p3v vssa *all resistor values can vary by +- 30% **Function is only correct if the external circuits driving the analog port are high impedance. If the port is connected to external circuits the customer will have to calculate the expected output.

2.2.2.25 TOP_CTRL_ADC2_OSD_CTRL Register

2.2.2.25.1 TOP_CTRL_ADC2_OSD_CTRL Register (Offset = B48h) [reset = 0h]

ADC open short function controls.

Return to [Summary Table](#)

Table 2-51. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B48h

Figure 2-25. TOP_CTRL_ADC2_OSD_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC2_OSD_CTRL_FUNCTION			
NONE				R/W			
0h				0h			

Table 2-52. TOP_CTRL_ADC2_OSD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC2_OSD_CTRL_FUNCTION	R/W	0h	Controls the shorting of internal 5K, 11K resistor to the ADC channel for open short detection [Default 0] value function Impedance 5K voltage 7K voltage 3'b000 Zero Scale 5K 7K vssa vssa 3'b001 Zero Scale 5K vssa open 3'b010 Zero Scale 7K open vssa 3'b011 Full Scale 5K 7K vdd_3p3v vdd_3p3v 3'b100 Full Scale 5K vdd_3p3v open 3'b101 Full Scale 7K open vdd_3p3v 3'b110 5/12 Scale 5K 7K vssa vdd_3p3v 3'b111 7/12 Scale 5K 7K vdd_3p3v vssa *all resistor values can vary by +- 30% **Function is only correct if the external circuits driving the analog port are high impedance. If the port is connected to external circuits the customer will have to calculate the expected output.

2.2.2.26 TOP_CTRL_ADC_LOOPBACK_CTRL Register

2.2.2.26.1 TOP_CTRL_ADC_LOOPBACK_CTRL Register (Offset = B60h) [reset = 0h]

Controls loopback safety functionality from DAC output to ADC inputs.

Return to [Summary Table](#)

Table 2-53. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0B60h

Figure 2-26. TOP_CTRL_ADC_LOOPBACK_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							ADC_LOOPBACK_CTRL_ADC_LOOPBACK_EN
NONE							R/W
0h							0h

Table 2-54. TOP_CTRL_ADC_LOOPBACK_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	ADC_LOOPBACK_CTRL_ADC_LOOPBACK_EN	R/W	0h	Controls ADC loopback 1'b1: loopback enabled, 1'b0: loopback disabled[default]

2.2.2.27 TOP_CTRL_VMON_UV Register

2.2.2.27.1 TOP_CTRL_VMON_UV Register (Offset = C00h) [reset = 7777h]

UV flag enable for Comparator C1,C2,C3 and C5.

Return to [Summary Table](#)

Table 2-55. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C00h

Figure 2-27. TOP_CTRL_VMON_UV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	VMON_UV_CMP5_UV_EN			RESERVED	VMON_UV_CMP3_UV_EN		
NONE	R/W			NONE	R/W		
0h	7h			0h	7h		
7	6	5	4	3	2	1	0
RESERVED	VMON_UV_CMP2_UV_EN			RESERVED	VMON_UV_CMP1_UV_EN		
NONE	R/W			NONE	R/W		
0h	7h			0h	7h		

Table 2-56. TOP_CTRL_VMON_UV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED	NONE	0h	Reserved
14:12	VMON_UV_CMP5_UV_EN	R/W	7h	UV flag enable for Comparator C5 Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled
11	RESERVED	NONE	0h	Reserved
10:8	VMON_UV_CMP3_UV_EN	R/W	7h	UV flag enable for Comparator C3 Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled
7	RESERVED	NONE	0h	Reserved
6:4	VMON_UV_CMP2_UV_EN	R/W	7h	UV flag enable for Comparator C2 Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled
3	RESERVED	NONE	0h	Reserved
2:0	VMON_UV_CMP1_UV_EN	R/W	7h	UV flag enable for Comparator C1 Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled

2.2.2.28 TOP_CTRL_VMON_OV Register

2.2.2.28.1 TOP_CTRL_VMON_OV Register (Offset = C04h) [reset = 7777h]

OV flag enable for Comparator C1,C2,C3 and C5.

Return to [Summary Table](#)

Table 2-57. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C04h

Figure 2-28. TOP_CTRL_VMON_OV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	VMON_OV_CMP5_OV_EN			RESERVED	VMON_OV_CMP3_OV_EN		
NONE	R/W			NONE	R/W		
0h	7h			0h	7h		
7	6	5	4	3	2	1	0
RESERVED	VMON_OV_CMP2_OV_EN			RESERVED	VMON_OV_CMP1_OV_EN		
NONE	R/W			NONE	R/W		
0h	7h			0h	7h		

Table 2-58. TOP_CTRL_VMON_OV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED	NONE	0h	Reserved
14:12	VMON_OV_CMP5_OV_EN	R/W	7h	OV flag enable for Comparator C5 Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled
11	RESERVED	NONE	0h	Reserved
10:8	VMON_OV_CMP3_OV_EN	R/W	7h	OV flag enable for Comparator C3 Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled
7	RESERVED	NONE	0h	Reserved
6:4	VMON_OV_CMP2_OV_EN	R/W	7h	OV flag enable for Comparator C2 Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled
3	RESERVED	NONE	0h	Reserved
2:0	VMON_OV_CMP1_OV_EN	R/W	7h	OV flag enable for Comparator C1 Data should be loaded as multibit. Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled

2.2.2.29 TOP_CTRL_VMON_CONTROLLER Register
2.2.2.29.1 TOP_CTRL_VMON_CONTROLLER Register (Offset = C08h) [reset = 2F0AAF0h]

Enable and Config bits for VMON Controller.

 Return to [Summary Table](#)
Table 2-59. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C08h

Figure 2-29. TOP_CTRL_VMON_CONTROLLER Name Register

31	30	29	28	27	26	25	24
RESERVED					VMON_CONTROLLER_FILTER_WINDOW		
NONE					R/W		
0h					5h		
23	22	21	20	19	18	17	16
VMON_CONTROLLER_FILTER_WINDOW	VMON_CONTROLLER_SAFETY_SEL			VMON_CONTROLLER_ENAZ			VMON_CONTROLLER_PSM_SAMPLES
R/W	R/W			R/W			R/W
5h	7h			0h			5h
15	14	13	12	11	10	9	8
VMON_CONTROLLER_PSM_SAMPLES			VMON_CONTROLLER_PSM_SET_TIME			VMON_CONTROLLER_PSM_INIT_TIME	
R/W			R/W			R/W	
5h			5h			Fh	
7	6	5	4	3	2	1	0
VMON_CONTROLLER_PSM_INIT_TIME				RESERVED	VMON_CONTROLLER_EN		
R/W				NONE	R/W		
Fh				0h	0h		

Table 2-60. TOP_CTRL_VMON_CONTROLLER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	NONE	0h	Reserved
26:23	VMON_CONTROLLER_FILTER_WINDOW	R/W	5h	Configuration bits for setting filtering window size Note: delay of 1 cycle is present for registering the filter output . 4'b0000 : 1 cycle 4'b0001 : 2 cycle 4'b0010 : 3 cycle 4'b0011 : 4 cycle 4'b0100 : 5 cycle 4'b0101 : 6 cycle 4'b0110 : 7 cycle 4'b0111 : 8 cycle 4'b1000 : 9 cycle 4'b1001 : 10 cycle 4'b1010 : 11 cycle 4'b1011 : 12 cycle 4'b1100 : 13 cycle 4'b1101 : 14 cycle 4'b1110 : 15 cycle 4'b1111 : 15 cycle Note: Programming the window with 4'b1110 or 4'b1111 will be treated as 15 cycles

Table 2-60. TOP_CTRL_VMON_CONTROLLER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22:20	VMON_CONTROLLER_SAFETY_SEL	R/W	7h	To select between GPIO0_inundefined and psm_clk_1p1v & GPIO1_inundefined and psm_clk_1p1v 3'b000 - psm_clk_1p1v 3'b111 - GPIO0_inundefined/GPIO1_inundefined Data should be loaded as multibit.
19:17	VMON_CONTROLLER_ENAZ	R/W	0h	Autozero enable for the muxed safety comparator Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled
16:13	VMON_CONTROLLER_PSM_SAMPLES	R/W	5h	Configuration bits for setting psm samples for filtering
12:9	VMON_CONTROLLER_PSM_SET_TIME	R/W	5h	Configuration bits for setting psm settling time
8:4	VMON_CONTROLLER_PSM_INIT_TIME	R/W	Fh	Configuration bits for setting psm initial time
3	RESERVED	NONE	0h	Reserved
2:0	VMON_CONTROLLER_EN	R/W	0h	Enable for VMON Controller Data should be loaded as multibit. 3'b000 - disbaled 3'b111 - enabled

2.2.2.30 TOP_CTRL_VMON_CTRL Register

2.2.2.30.1 TOP_CTRL_VMON_CTRL Register (Offset = C0Ch) [reset = 7700007h]

This register is used to enable or disable the power supply voltage monitors present on the device.

Return to [Summary Table](#)

Table 2-61. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C0Ch

Figure 2-30. TOP_CTRL_VMON_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED	VMON_CTRL_AUTOZERO_COMP_REFRESH_DISABLE		RESERVED	VMON_CTRL_CMP8_EN			
NONE	R/W		NONE	R/W			
0h	0h		0h	7h			
23	22	21	20	19	18	17	16
RESERVED	VMON_CTRL_CMP7_EN			RESERVED			
NONE	R/W			NONE			
0h	7h			0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					VMON_CTRL_CMP0_EN		
NONE					R/W		
0h					7h		

Table 2-62. TOP_CTRL_VMON_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	VMON_CTRL_AUTOZERO_COMP_REFRESH_DISABLE	R/W	0h	
27	RESERVED	NONE	0h	Reserved
26:24	VMON_CTRL_CMP8_EN	R/W	7h	Enable for VMON comparator 8 Configure it to 3'000 to disable it.
23	RESERVED	NONE	0h	Reserved
22:20	VMON_CTRL_CMP7_EN	R/W	7h	Enable for VMON comparator 7 Configure it to 3'000 to disable it.
19:3	RESERVED	NONE	0h	Reserved
2:0	VMON_CTRL_CMP0_EN	R/W	7h	Enable for VMON comparator 0 Configure it to 3'000 to disable it.

2.2.2.31 TOP_CTRL_VMON_STAT Register

2.2.2.31.1 TOP_CTRL_VMON_STAT Register (Offset = C10h) [reset = 7FFh]

This register shows the status output from the voltage monitors present on the device.

Return to [Summary Table](#)

Table 2-63. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C10h

Figure 2-31. TOP_CTRL_VMON_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					VMON_STAT_C MP8_UV_OK	VMON_STAT_C MP7_UV_OK	VMON_STAT_C MP5_UV_OK
NONE					R	R	R
0h					1h	1h	1h
7	6	5	4	3	2	1	0
VMON_STAT_C MP5_OV_OK	VMON_STAT_C MP3_UV_OK	VMON_STAT_C MP3_OV_OK	VMON_STAT_C MP2_UV_OK	VMON_STAT_C MP2_OV_OK	VMON_STAT_C MP1_UV_OK	VMON_STAT_C MP1_OV_OK	VMON_STAT_C MP0_UV_OK
R	R	R	R	R	R	R	R
1h	1h	1h	1h	1h	1h	1h	1h

Table 2-64. TOP_CTRL_VMON_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10	VMON_STAT_CMP8_UV_OK	R	1h	VMON status register for comparator 8. 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
9	VMON_STAT_CMP7_UV_OK	R	1h	VMON status register for comparator 7. 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
8	VMON_STAT_CMP5_UV_OK	R	1h	VMON status register for comparator 5. 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
7	VMON_STAT_CMP5_OV_OK	R	1h	VMON status register for comparator 5.
6	VMON_STAT_CMP3_UV_OK	R	1h	VMON status register for comparator 3. 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
5	VMON_STAT_CMP3_OV_OK	R	1h	VMON status register for comparator 3. 1'b1 - Comparator output is ok for over voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for over voltage condition

Table 2-64. TOP_CTRL_VMON_STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	VMON_STAT_CMP2_UV_OK	R	1h	VMON status register for comparator 2. 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
3	VMON_STAT_CMP2_OV_OK	R	1h	VMON status register for comparator 2. 1'b1 - Comparator output is ok for over voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for over voltage condition
2	VMON_STAT_CMP1_UV_OK	R	1h	VMON status register for comparator 1. 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition
1	VMON_STAT_CMP1_OV_OK	R	1h	VMON status register for comparator 1. 1'b1 - Comparator output is ok for over voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for over voltage condition
0	VMON_STAT_CMP0_UV_OK	R	1h	VMON status register for comparator 0. 1'b1 - Comparator output is ok for under voltage condition. 1'b0 - Comparator output is 1'b0 as threshold condition is not meeting for under voltage condition

2.2.2.32 TOP_CTRL_MASK_VMON_ERROR_ESM_H Register

2.2.2.32.1 TOP_CTRL_MASK_VMON_ERROR_ESM_H Register (Offset = C14h) [reset = 7FFFh]

This register is used to select the voltage monitors whose Error status should trigger the ESM High Interrupt.

Return to [Summary Table](#)

Table 2-65. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C14h

Figure 2-32. TOP_CTRL_MASK_VMON_ERROR_ESM_H Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	MASK_VMON_ERROR_ESM_H_ADC2_REF_UV_MASK	MASK_VMON_ERROR_ESM_H_ADC2_REF_OV_MASK	MASK_VMON_ERROR_ESM_H_ADC01_REF_UV_MASK	MASK_VMON_ERROR_ESM_H_ADC01_REF_OV_MASK	MASK_VMON_ERROR_ESM_H_CMP8_UV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP7_UV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP5_UV_ERR_MASK
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	1h	1h	1h	1h	1h	1h	1h
7	6	5	4	3	2	1	0
MASK_VMON_ERROR_ESM_H_CMP5_OV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP3_UV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP3_OV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP2_UV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP2_OV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP1_UV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP1_OV_ERR_MASK	MASK_VMON_ERROR_ESM_H_CMP0_UV_ERR_MASK
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h

Table 2-66. TOP_CTRL_MASK_VMON_ERROR_ESM_H Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED	NONE	0h	Reserved
14	MASK_VMON_ERROR_ESM_H_ADC2_REF_UV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
13	MASK_VMON_ERROR_ESM_H_ADC2_REF_OV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
12	MASK_VMON_ERROR_ESM_H_ADC01_REF_UV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
11	MASK_VMON_ERROR_ESM_H_ADC01_REF_OV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
10	MASK_VMON_ERROR_ESM_H_CMP8_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
9	MASK_VMON_ERROR_ESM_H_CMP7_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt

Table 2-66. TOP_CTRL_MASK_VMON_ERROR_ESM_H Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	MASK_VMON_ERROR_ESM_H_CMP5_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
7	MASK_VMON_ERROR_ESM_H_CMP5_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
6	MASK_VMON_ERROR_ESM_H_CMP3_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
5	MASK_VMON_ERROR_ESM_H_CMP3_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
4	MASK_VMON_ERROR_ESM_H_CMP2_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
3	MASK_VMON_ERROR_ESM_H_CMP2_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
2	MASK_VMON_ERROR_ESM_H_CMP1_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
1	MASK_VMON_ERROR_ESM_H_CMP1_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
0	MASK_VMON_ERROR_ESM_H_CMP0_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt

2.2.2.33 TOP_CTRL_MASK_VMON_ERROR_ESM_L Register

2.2.2.33.1 TOP_CTRL_MASK_VMON_ERROR_ESM_L Register (Offset = C18h) [reset = 7FFFh]

This register is used to select the voltage monitors whose Error status should trigger the ESM Low Interrupt.

Return to [Summary Table](#)

Table 2-67. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C18h

Figure 2-33. TOP_CTRL_MASK_VMON_ERROR_ESM_L Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	MASK_VMON_ERROR_ESM_L_ADC2_REF_UV_MASK	MASK_VMON_ERROR_ESM_L_ADC2_REF_OV_MASK	MASK_VMON_ERROR_ESM_L_ADC01_REF_UV_MASK	MASK_VMON_ERROR_ESM_L_ADC01_REF_OV_MASK	MASK_VMON_ERROR_ESM_L_CMP8_UV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP7_UV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP5_UV_ERR_MASK
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	1h	1h	1h	1h	1h	1h	1h
7	6	5	4	3	2	1	0
MASK_VMON_ERROR_ESM_L_CMP5_OV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP3_UV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP3_OV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP2_UV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP2_OV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP1_UV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP1_OV_ERR_MASK	MASK_VMON_ERROR_ESM_L_CMP0_UV_ERR_MASK
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h

Table 2-68. TOP_CTRL_MASK_VMON_ERROR_ESM_L Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED	NONE	0h	Reserved
14	MASK_VMON_ERROR_ESM_L_ADC2_REF_UV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
13	MASK_VMON_ERROR_ESM_L_ADC2_REF_OV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
12	MASK_VMON_ERROR_ESM_L_ADC01_REF_UV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
11	MASK_VMON_ERROR_ESM_L_ADC01_REF_OV_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
10	MASK_VMON_ERROR_ESM_L_CMP8_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
9	MASK_VMON_ERROR_ESM_L_CMP7_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt

Table 2-68. TOP_CTRL_MASK_VMON_ERROR_ESM_L Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	MASK_VMON_ERROR_ESM_L_CMP5_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
7	MASK_VMON_ERROR_ESM_L_CMP5_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
6	MASK_VMON_ERROR_ESM_L_CMP3_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
5	MASK_VMON_ERROR_ESM_L_CMP3_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
4	MASK_VMON_ERROR_ESM_L_CMP2_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
3	MASK_VMON_ERROR_ESM_L_CMP2_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
2	MASK_VMON_ERROR_ESM_L_CMP1_UV_ERR_NASK	R/W	1h	VMON Error Mask to ESM Interrupt
1	MASK_VMON_ERROR_ESM_L_CMP1_OV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt
0	MASK_VMON_ERROR_ESM_L_CMP0_UV_ERR_MASK	R/W	1h	VMON Error Mask to ESM Interrupt

2.2.2.34 TOP_CTRL_VMON_FILTER_CTRL Register

2.2.2.34.1 TOP_CTRL_VMON_FILTER_CTRL Register (Offset = C1Ch) [reset = 0h]

This register is used to configure the filter present on the Voltage monitor outputs.

Return to [Summary Table](#)

Table 2-69. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C1Ch

Figure 2-34. TOP_CTRL_VMON_FILTER_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						VMON_FILTER_CTRL_SELECT_VALUE	
NONE						R/W	
0h						0h	

Table 2-70. TOP_CTRL_VMON_FILTER_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	VMON_FILTER_CTRL_SELECT_VALUE	R/W	0h	VMON FILTER control select 2'b00 : no filtering [default] 2'b01 : filtering for 4.8us 2'b10 : filtering for 9.6us 2'b11 : filtering for 14.4us **Note: This bit will only be reset by PORz.

2.2.2.35 TOP_CTRL_PMU_COARSE_STAT Register

2.2.2.35.1 TOP_CTRL_PMU_COARSE_STAT Register (Offset = C20h) [reset = Fh]

This register shows the status of coarse voltage monitors present in the device.

Return to [Summary Table](#)

Table 2-71. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C20h

Figure 2-35. TOP_CTRL_PMU_COARSE_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PMU_COARSE _STAT_BG_RD Y	PMU_COARSE _STAT_LDO_R DY	PMU_COARSE _STAT_VCORE _RDY	PMU_COARSE _STAT_VSUP1 8_RDY
NONE				R	R	R	R
0h				1h	1h	1h	1h

Table 2-72. TOP_CTRL_PMU_COARSE_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PMU_COARSE_STAT_B G_RDY	R	1h	Bandgap coarse detection status signals.
2	PMU_COARSE_STAT_LD O_RDY	R	1h	LDO coarse detection status signals.
1	PMU_COARSE_STAT_VC ORE_RDY	R	1h	vcore coarse detection status signals.
0	PMU_COARSE_STAT_VS UP18_RDY	R	1h	vdda18 coarse detection status signals.

2.2.2.36 TOP_CTRL_PMU_CTRL_EXTREF Register

2.2.2.36.1 TOP_CTRL_PMU_CTRL_EXTREF Register (Offset = C24h) [reset = 0h]

Selects external reference from ATEST for ADCREFBUF and safety comparators.

Return to [Summary Table](#)

Table 2-73. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0C24h

Figure 2-36. TOP_CTRL_PMU_CTRL_EXTREF Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PMU_CTRL_EXTREF_SELECT	
NONE						R/W	
0h						0h	

Table 2-74. TOP_CTRL_PMU_CTRL_EXTREF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	PMU_CTRL_EXTREF_SELECT	R/W	0h	Selects external reference from ATEST for ADCREFBUF and safety comparators

2.2.2.37 TOP_CTRL_TSENSE_CFG Register

2.2.2.37.1 TOP_CTRL_TSENSE_CFG Register (Offset = D00h) [reset = 11110000h]

This register is used to enable and configure the Temperature sensors present in the device .

Return to [Summary Table](#)

Table 2-75. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D00h

Figure 2-37. TOP_CTRL_TSENSE_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED			TSENSE_CFG_TMPSOFF	RESERVED			TSENSE_CFG_BGROFF
NONE			R/W	NONE			R/W
0h			1h	0h			1h
23	22	21	20	19	18	17	16
RESERVED			TSENSE_CFG_AIPOFF	RESERVED			TSENSE_CFG_SNSR_MX_HIZ
NONE			R/W	NONE			R/W
0h			1h	0h			1h
15	14	13	12	11	10	9	8
RESERVED		TSENSE_CFG_DELAY					
NONE		R/W					
0h		0h					
7	6	5	4	3	2	1	0
TSENSE_CFG_SENSOR_SEL				RESERVED			TSENSE_CFG_ENABLE
R/W				NONE			R/W
0h				0h			0h

Table 2-76. TOP_CTRL_TSENSE_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28	TSENSE_CFG_TMPSOFF	R/W	1h	Temperature sensor on/off control 1'b1 : Temperature sensor off 1'b0 : Temperature sensor on **Note: This bit will only be reset by PORz.
27:25	RESERVED	NONE	0h	Reserved
24	TSENSE_CFG_BGROFF	R/W	1h	BandGap on/off control 1'b1 : off 1'b0 : on **Note: This bit will only be reset by PORz.
23:21	RESERVED	NONE	0h	Reserved
20	TSENSE_CFG_AIPOFF	R/W	1h	1'b1 : iddq mode select 1'b0 : normal mode **Note: This bit will only be reset by PORz.
19:17	RESERVED	NONE	0h	Reserved
16	TSENSE_CFG_SNSR_MX_HIZ	R/W	1h	Sensor mux hiz control 1'b0 : normal operation. Mux will select either one of the analog sensor 1'b1 : mux will be high impedance **Note: This bit will only be reset by PORz.
15:14	RESERVED	NONE	0h	Reserved

Table 2-76. TOP_CTRL_TSENSE_CFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:8	TSENSE_CFG_DELAY	R/W	0h	Number of wait clock cycles between each TMPS Readout. Configure a Non zero value as delay value since configuring 0 is not allowed **Note: Thisbitwill only be reset by PORz.
7:4	TSENSE_CFG_SENSOR_SEL	R/W	0h	Sensor Selection sensor enable bits for each sensor 0 : sensor disable 1 : sensor enable bit3: temp_sensor3 bit2: temp_sensor2 bit1: temp_sensor1 bit0: temp_sensor0 **Note: Thisbitwill only be reset by PORz.
3:1	RESERVED	NONE	0h	Reserved
0	TSENSE_CFG_ENABLE	R/W	0h	Temperature controller enable **Note: Thisbitwill only be reset by PORz.

2.2.2.38 TOP_CTRL_TSENSE_STATUS Register

2.2.2.38.1 TOP_CTRL_TSENSE_STATUS Register (Offset = D04h) [reset = 0h]

This register shows the status of Temperature comparator events which are unmasked.

Return to [Summary Table](#)

Table 2-77. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D04h

Figure 2-38. TOP_CTRL_TSENSE_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TSENSE_STAT US_S1_HOT	TSENSE_STAT US_S1_COLD	TSENSE_STAT US_S1_LOW_T HRHLD	RESERVED	TSENSE_STAT US_S0_HOT	TSENSE_STAT US_S0_COLD	TSENSE_STAT US_S0_LOW_T HRHLD
NONE	R	R	R	NONE	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-78. TOP_CTRL_TSENSE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TSENSE_STATUS_S1_H OT	R	0h	temperature Sensor 1 hot event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
5	TSENSE_STATUS_S1_C OLD	R	0h	temperature Sensor 1 cold event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
4	TSENSE_STATUS_S1_L OW_THRHLD	R	0h	temperature Sensor 1 low threshold event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
3	RESERVED	NONE	0h	Reserved
2	TSENSE_STATUS_S0_H OT	R	0h	temperature Sensor 0 hot event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
1	TSENSE_STATUS_S0_C OLD	R	0h	temperature Sensor 0 cold event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.

Table 2-78. TOP_CTRL_TSENSE_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TSENSE_STATUS_S0_LOW_THRHLD	R	0h	temperature Sensor 0 low threshold event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.

2.2.2.39 TOP_CTRL_TSENSE_STATUS_RAW Register

2.2.2.39.1 TOP_CTRL_TSENSE_STATUS_RAW Register (Offset = D08h) [reset = 0h]

This register shows the status of all Temperature comparators events including masked events.

Return to [Summary Table](#)

Table 2-79. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D08h

Figure 2-39. TOP_CTRL_TSENSE_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TSENSE_STAT_US_RAW_S1_HOT	TSENSE_STAT_US_RAW_S1_COLD	TSENSE_STAT_US_RAW_S1_LOW_THRHL	RESERVED	TSENSE_STAT_US_RAW_S0_HOT	TSENSE_STAT_US_RAW_S0_COLD	TSENSE_STAT_US_RAW_S0_LOW_THRHL
NONE	R	R	R	NONE	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-80. TOP_CTRL_TSENSE_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TSENSE_STATUS_RAW_S1_HOT	R	0h	temperature Sensor 1 hot event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
5	TSENSE_STATUS_RAW_S1_COLD	R	0h	temperature Sensor 1 cold event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
4	TSENSE_STATUS_RAW_S1_LOW_THRHL	R	0h	temperature Sensor 1 low threshold event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
3	RESERVED	NONE	0h	Reserved
2	TSENSE_STATUS_RAW_S0_HOT	R	0h	temperature Sensor 0 hot event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.
1	TSENSE_STATUS_RAW_S0_COLD	R	0h	temperature Sensor 0 cold event detect 0 : event not occurred 1 : event occurred **Note: This bit will only be reset by PORz.

Table 2-80. TOP_CTRL_TSENSE_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TSENSE_STATUS_RAW_S0_LOW_THRHLD	R	0h	temperature Sensor 0 low threshold event detect 0 : event not occurred 1 : event occurred **Note: Thisbitwill only be reset by PORz.

2.2.2.40 TOP_CTRL_TSENSE0_ALERT Register

2.2.2.40.1 TOP_CTRL_TSENSE0_ALERT Register (Offset = D14h) [reset = 0h]

This register is used to configure the temperature thresholds for Temp Sensor 0 for generating Alert Interrupts.

Return to [Summary Table](#)

Table 2-81. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D14h

Figure 2-40. TOP_CTRL_TSENSE0_ALERT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
TSENSE0_ALERT_ALERT_THRHLD_COLD							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TSENSE0_ALERT_ALERT_THRHLD_HOT							
R/W							
0h							

Table 2-82. TOP_CTRL_TSENSE0_ALERT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	TSENSE0_ALERT_ALER T_THRHLD_COLD	R/W	0h	cold threshold/low temp threshold **Note: Thisbitwill only be reset by PORz.
15:8	RESERVED	NONE	0h	Reserved
7:0	TSENSE0_ALERT_ALER T_THRHLD_HOT	R/W	0h	Hot threshold/high temp threshold **Note: Thisbitwill only be reset by PORz.

2.2.2.41 TOP_CTRL_TSENSE0_CNTL Register

2.2.2.41.1 TOP_CTRL_TSENSE0_CNTL Register (Offset = D18h) [reset = 100000h]

This register is used to control and configure Temperature sensor 0

Return to [Summary Table](#)

Table 2-83. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D18h

Figure 2-41. TOP_CTRL_TSENSE0_CNTL Name Register

31	30	29	28	27	26	25	24
RESERVED							TSENSE0_CNTL_MASK_LOW_THRHL D
NONE							R/W
0h							0h
23	22	21	20	19	18	17	16
RESERVED			TSENSE0_CNTL_MASK_HOT	RESERVED			TSENSE0_CNTL_MASK_COLD
NONE			R/W	NONE			R/W
0h			1h	0h			0h
15	14	13	12	11	10	9	8
RESERVED							TSENSE0_CNTL_ACCU_CLEAR
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED			TSENSE0_CNTL_FIFO_FREEZE	RESERVED			TSENSE0_CNTL_FIFO_CLEAR
NONE			R/W	NONE			R/W
0h			0h	0h			0h

Table 2-84. TOP_CTRL_TSENSE0_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	TSENSE0_CNTL_MASK_LOW_THRHL D	R/W	0h	mask low threshold comparator output **Note: Thisbitwill only be reset by PORz.
23:21	RESERVED	NONE	0h	Reserved
20	TSENSE0_CNTL_MASK_HOT	R/W	1h	Mask hot comparator output **Note: Thisbitwill only be reset by PORz.
19:17	RESERVED	NONE	0h	Reserved
16	TSENSE0_CNTL_MASK_COLD	R/W	0h	mask cold comparator output **Note: Thisbitwill only be reset by PORz.
15:9	RESERVED	NONE	0h	Reserved
8	TSENSE0_CNTL_ACCU_CLEAR	R/W	0h	Accumulator clear **Note: Thisbitwill only be reset by PORz.
7:5	RESERVED	NONE	0h	Reserved
4	TSENSE0_CNTL_FIFO_FREEZE	R/W	0h	fifo freeze **Note: Thisbitwill only be reset by PORz.
3:1	RESERVED	NONE	0h	Reserved

Table 2-84. TOP_CTRL_TSENSE0_CNTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TSENSE0_CNTL_FIFO_C LEAR	R/W	0h	fifo clear **Note: Thisbitwill only be reset by PORz.

2.2.2.42 TOP_CTRL_TSENSE0_RESULT Register

2.2.2.42.1 TOP_CTRL_TSENSE0_RESULT Register (Offset = D1Ch) [reset = FFh]

This register shows the most recent temperature readout and status of any ongoing Temperature measurement from Temperature Sensor 0

Return to [Summary Table](#)

Table 2-85. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D1Ch

Figure 2-42. TOP_CTRL_TSENSE0_RESULT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							TSENSE0_RESULT_ECOZ
NONE							R
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TSENSE0_RESULT_DTEMP							
R							
FFh							

Table 2-86. TOP_CTRL_TSENSE0_RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	TSENSE0_RESULT_ECOZ	R	0h	Conversion in Progress. 1'b1 : Conversion on going 1'b0 : conversion completed **Note: This bit will only be reset by PORz.
15:8	RESERVED	NONE	0h	Reserved
7:0	TSENSE0_RESULT_DTEMP	R	FFh	Temp Code readout **Note: Thisbitwill only be reset by PORz.

2.2.2.43 TOP_CTRL_TSENSE0_DATA0 Register

2.2.2.43.1 TOP_CTRL_TSENSE0_DATA0 Register (Offset = D20h) [reset = FFh]

Temp Sensor 0 Result FIFO Register 0

Return to [Summary Table](#)

Table 2-87. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D20h

Figure 2-43. TOP_CTRL_TSENSE0_DATA0 Name Register

31	30	29	28	27	26	25	24
TSENSE0_DATA0_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE0_DATA0_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE0_DATA0_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE0_DATA0_DATA							
R							
FFh							

Table 2-88. TOP_CTRL_TSENSE0_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE0_DATA0_TAG	R	0h	Tag for temperature sensor 0 Data 0 measured **Note: This bit will only be reset by PORz.
7:0	TSENSE0_DATA0_DATA	R	FFh	Temperature Sensor0 FIFO data 0 **Note: This bit will only be reset by PORz.

2.2.2.44 TOP_CTRL_TSENSE0_DATA1 Register

2.2.2.44.1 TOP_CTRL_TSENSE0_DATA1 Register (Offset = D24h) [reset = 0h]

Temp Sensor 0 Result FIFO Register 1

Return to [Summary Table](#)

Table 2-89. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D24h

Figure 2-44. TOP_CTRL_TSENSE0_DATA1 Name Register

31	30	29	28	27	26	25	24
TSENSE0_DATA1_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE0_DATA1_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE0_DATA1_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE0_DATA1_DATA							
R							
0h							

Table 2-90. TOP_CTRL_TSENSE0_DATA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE0_DATA1_TAG	R	0h	Tag for temperature sensor 0 Data 1 measured **Note: This bit will only be reset by PORz.
7:0	TSENSE0_DATA1_DATA	R	0h	Temperature Sensor0 FIFO data 1 **Note: This bit will only be reset by PORz.

2.2.2.45 TOP_CTRL_TSENSE0_DATA2 Register

2.2.2.45.1 TOP_CTRL_TSENSE0_DATA2 Register (Offset = D28h) [reset = 0h]

Temp Sensor 0 Result FIFO Register 2

Return to [Summary Table](#)

Table 2-91. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D28h

Figure 2-45. TOP_CTRL_TSENSE0_DATA2 Name Register

31	30	29	28	27	26	25	24
TSENSE0_DATA2_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE0_DATA2_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE0_DATA2_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE0_DATA2_DATA							
R							
0h							

Table 2-92. TOP_CTRL_TSENSE0_DATA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE0_DATA2_TAG	R	0h	Tag for temperature sensor 0 Data 2 measured **Note: This bit will only be reset by PORz.
7:0	TSENSE0_DATA2_DATA	R	0h	Temperature Sensor 0 FIFO data 2 **Note: This bit will only be reset by PORz.

2.2.2.46 TOP_CTRL_TSENSE0_DATA3 Register

2.2.2.46.1 TOP_CTRL_TSENSE0_DATA3 Register (Offset = D2Ch) [reset = 0h]

Temp Sensor 0 Result FIFO Register 3

Return to [Summary Table](#)

Table 2-93. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D2Ch

Figure 2-46. TOP_CTRL_TSENSE0_DATA3 Name Register

31	30	29	28	27	26	25	24
TSENSE0_DATA3_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE0_DATA3_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE0_DATA3_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE0_DATA3_DATA							
R							
0h							

Table 2-94. TOP_CTRL_TSENSE0_DATA3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE0_DATA3_TAG	R	0h	Tag for temperature sensor 0 Data 3 measured **Note: This bit will only be reset by PORz.
7:0	TSENSE0_DATA3_DATA	R	0h	Temperature Sensor 0 FIFO data 3 **Note: This bit will only be reset by PORz.

2.2.2.47 TOP_CTRL_TSENSE0_ACCU Register

2.2.2.47.1 TOP_CTRL_TSENSE0_ACCU Register (Offset = D30h) [reset = 0h]

Temp Sensor 0 Result Accumulator Register.

Return to [Summary Table](#)

Table 2-95. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D30h

Figure 2-47. TOP_CTRL_TSENSE0_ACCU Name Register

31	30	29	28	27	26	25	24
TSENSE0_ACCU_CUMUL							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE0_ACCU_CUMUL							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE0_ACCU_CUMUL							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE0_ACCU_CUMUL							
R							
0h							

Table 2-96. TOP_CTRL_TSENSE0_ACCU Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TSENSE0_ACCU_CUMUL	R	0h	cumulative sum of past DTEMPs **Note: This bit will only be reset by PORz.

2.2.2.48 TOP_CTRL_TSENSE1_TSHUT Register

2.2.2.48.1 TOP_CTRL_TSENSE1_TSHUT Register (Offset = D40h) [reset = 0h]

This register is used to override the factory specified Tshut temperature with an application specific Tshut temperature for Temperature sensor 1

Return to [Summary Table](#)

Table 2-97. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D40h

Figure 2-48. TOP_CTRL_TSENSE1_TSHUT Name Register

31	30	29	28	27	26	25	24
TSENSE1_TSHUT_EFUSE_OVERRIDE			RESERVED				
R/W			NONE				
0h			0h				
23	22	21	20	19	18	17	16
TSENSE1_TSHUT_TSHUT_THRHL_D_HOT							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TSENSE1_TSHUT_TSHUT_THRSHLD_COLD							
R/W							
0h							

Table 2-98. TOP_CTRL_TSENSE1_TSHUT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	TSENSE1_TSHUT_EFUSE_OVERRIDE	R/W	0h	Efuse override 3'b000 -- Value from EFUSE is used as tshut hot and tshut cold thresholds 3'b111 - Override value takes effect **Note: This bit will only be reset by PORz.
28:24	RESERVED	NONE	0h	Reserved
23:16	TSENSE1_TSHUT_TSHUT_THRHL_D_HOT	R/W	0h	tshut hot threshold. Reads efuse value until overwritten with override = 111 **Note: This bit will only be reset by PORz.
15:8	RESERVED	NONE	0h	Reserved
7:0	TSENSE1_TSHUT_TSHUT_THRSHLD_COLD	R/W	0h	tshut cold threshold. Reads efuse value until overwritten with override = 111 **Note: This bit will only be reset by PORz.

2.2.2.49 TOP_CTRL_TSENSE1_ALERT Register

2.2.2.49.1 TOP_CTRL_TSENSE1_ALERT Register (Offset = D44h) [reset = 0h]

This register is used to configure the temperature thresholds for Temp Sensor 1 for generating Alert Interrupts.

Return to [Summary Table](#)

Table 2-99. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D44h

Figure 2-49. TOP_CTRL_TSENSE1_ALERT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
TSENSE1_ALERT_ALERT_THRHLD_COLD							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TSENSE1_ALERT_ALERT_THRHLD_HOT							
R/W							
0h							

Table 2-100. TOP_CTRL_TSENSE1_ALERT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	TSENSE1_ALERT_ALER T_THRHLD_COLD	R/W	0h	cold threshold/low temp threshold **Note: Thisbitwill only be reset by PORz.
15:8	RESERVED	NONE	0h	Reserved
7:0	TSENSE1_ALERT_ALER T_THRHLD_HOT	R/W	0h	Hot threshold/high temp threshold **Note: Thisbitwill only be reset by PORz.

2.2.2.50 TOP_CTRL_TSENSE1_CNTL Register

2.2.2.50.1 TOP_CTRL_TSENSE1_CNTL Register (Offset = D48h) [reset = 100000h]

This register is used to control and configure Temperature sensor 1

Return to [Summary Table](#)

Table 2-101. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D48h

Figure 2-50. TOP_CTRL_TSENSE1_CNTL Name Register

31	30	29	28	27	26	25	24
RESERVED							TSENSE1_CNTL_MASK_LOW_THRHL
NONE							R/W
0h							0h
23	22	21	20	19	18	17	16
RESERVED			TSENSE1_CNTL_MASK_HOT	RESERVED			TSENSE1_CNTL_MASK_COLD
NONE			R/W	NONE			R/W
0h			1h	0h			0h
15	14	13	12	11	10	9	8
RESERVED							TSENSE1_CNTL_ACCU_CLEAR
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED			TSENSE1_CNTL_FIFO_FREEZE	RESERVED			TSENSE1_CNTL_FIFO_CLEAR
NONE			R/W	NONE			R/W
0h			0h	0h			0h

Table 2-102. TOP_CTRL_TSENSE1_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	TSENSE1_CNTL_MASK_LOW_THRHL	R/W	0h	mask low threshold comparator output **Note: Thisbitwill only be reset by PORz.
23:21	RESERVED	NONE	0h	Reserved
20	TSENSE1_CNTL_MASK_HOT	R/W	1h	Mask hot comparator output **Note: Thisbitwill only be reset by PORz.
19:17	RESERVED	NONE	0h	Reserved
16	TSENSE1_CNTL_MASK_COLD	R/W	0h	mask cold comparator output **Note: Thisbitwill only be reset by PORz.
15:9	RESERVED	NONE	0h	Reserved
8	TSENSE1_CNTL_ACCU_CLEAR	R/W	0h	Accumulator clear **Note: Thisbitwill only be reset by PORz.
7:5	RESERVED	NONE	0h	Reserved
4	TSENSE1_CNTL_FIFO_FREEZE	R/W	0h	fifo freeze **Note: Thisbitwill only be reset by PORz.
3:1	RESERVED	NONE	0h	Reserved

Table 2-102. TOP_CTRL_TSENSE1_CNTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TSENSE1_CNTL_FIFO_CLEAR	R/W	0h	fifo clear **Note: This bit will only be reset by PORz.

2.2.2.51 TOP_CTRL_TSENSE1_RESULT Register

2.2.2.51.1 TOP_CTRL_TSENSE1_RESULT Register (Offset = D4Ch) [reset = FFh]

This register shows the most recent temperature readout and status of any ongoing Temperature measurement from Temperature Sensor 1

Return to [Summary Table](#)

Table 2-103. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D4Ch

Figure 2-51. TOP_CTRL_TSENSE1_RESULT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							TSENSE1_RESULT_ECOZ
NONE							R
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TSENSE1_RESULT_DTEMP							
R							
FFh							

Table 2-104. TOP_CTRL_TSENSE1_RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	TSENSE1_RESULT_ECOZ	R	0h	Conversion in Progress. 1'b1 : Conversion on going 1'b0 : conversion completed **Note: This bit will only be reset by PORz.
15:8	RESERVED	NONE	0h	Reserved
7:0	TSENSE1_RESULT_DTEMP	R	FFh	Temp Code readout **Note: Thisbitwill only be reset by PORz.

2.2.2.52 TOP_CTRL_TSENSE1_DATA0 Register

2.2.2.52.1 TOP_CTRL_TSENSE1_DATA0 Register (Offset = D50h) [reset = FFh]

Temp Sensor 1 Result FIFO Register 0

Return to [Summary Table](#)

Table 2-105. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D50h

Figure 2-52. TOP_CTRL_TSENSE1_DATA0 Name Register

31	30	29	28	27	26	25	24
TSENSE1_DATA0_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE1_DATA0_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE1_DATA0_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE1_DATA0_DATA							
R							
FFh							

Table 2-106. TOP_CTRL_TSENSE1_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE1_DATA0_TAG	R	0h	Tag for temperature sensor 1 Data 0 measured **Note: This bit will only be reset by PORz.
7:0	TSENSE1_DATA0_DATA	R	FFh	Temperature sensor 1 FIFO Data 0 **Note: This bit will only be reset by PORz.

2.2.2.53 TOP_CTRL_TSENSE1_DATA1 Register

2.2.2.53.1 TOP_CTRL_TSENSE1_DATA1 Register (Offset = D54h) [reset = 0h]

Temp Sensor 1 Result FIFO Register 1

Return to [Summary Table](#)

Table 2-107. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D54h

Figure 2-53. TOP_CTRL_TSENSE1_DATA1 Name Register

31	30	29	28	27	26	25	24
TSENSE1_DATA1_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE1_DATA1_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE1_DATA1_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE1_DATA1_DATA							
R							
0h							

Table 2-108. TOP_CTRL_TSENSE1_DATA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE1_DATA1_TAG	R	0h	Temperature sensor 1 FIFO Data 1 **Note: This bit will only be reset by PORz.
7:0	TSENSE1_DATA1_DATA	R	0h	Temperature sensor 1 FIFO Data 1 **Note: This bit will only be reset by PORz.

2.2.2.54 TOP_CTRL_TSENSE1_DATA2 Register

2.2.2.54.1 TOP_CTRL_TSENSE1_DATA2 Register (Offset = D58h) [reset = 0h]

Temp Sensor 1 Result FIFO Register 2

Return to [Summary Table](#)

Table 2-109. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D58h

Figure 2-54. TOP_CTRL_TSENSE1_DATA2 Name Register

31	30	29	28	27	26	25	24
TSENSE1_DATA2_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE1_DATA2_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE1_DATA2_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE1_DATA2_DATA							
R							
0h							

Table 2-110. TOP_CTRL_TSENSE1_DATA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE1_DATA2_TAG	R	0h	Temperature sensor 1 FIFO Data 2 **Note: This bit will only be reset by PORz.
7:0	TSENSE1_DATA2_DATA	R	0h	Temperature sensor 1 FIFO Data 2 **Note: This bit will only be reset by PORz.

2.2.2.55 TOP_CTRL_TSENSE1_DATA3 Register

2.2.2.55.1 TOP_CTRL_TSENSE1_DATA3 Register (Offset = D5Ch) [reset = 0h]

Temp Sensor 1 Result FIFO Register 3

Return to [Summary Table](#)

Table 2-111. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D5Ch

Figure 2-55. TOP_CTRL_TSENSE1_DATA3 Name Register

31	30	29	28	27	26	25	24
TSENSE1_DATA3_TAG							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE1_DATA3_TAG							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE1_DATA3_TAG							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE1_DATA3_DATA							
R							
0h							

Table 2-112. TOP_CTRL_TSENSE1_DATA3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	TSENSE1_DATA3_TAG	R	0h	Temperature sensor 1 FIFO Data 3 **Note: This bit will only be reset by PORz.
7:0	TSENSE1_DATA3_DATA	R	0h	Temperature sensor 1 FIFO Data 3 **Note: This bit will only be reset by PORz.

2.2.2.56 TOP_CTRL_TSENSE1_ACCU Register

2.2.2.56.1 TOP_CTRL_TSENSE1_ACCU Register (Offset = D60h) [reset = 0h]

Temp Sensor 1 Result Accumulator Register.

Return to [Summary Table](#)

Table 2-113. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D60h

Figure 2-56. TOP_CTRL_TSENSE1_ACCU Name Register

31	30	29	28	27	26	25	24
TSENSE1_ACCU_CUMUL							
R							
0h							
23	22	21	20	19	18	17	16
TSENSE1_ACCU_CUMUL							
R							
0h							
15	14	13	12	11	10	9	8
TSENSE1_ACCU_CUMUL							
R							
0h							
7	6	5	4	3	2	1	0
TSENSE1_ACCU_CUMUL							
R							
0h							

Table 2-114. TOP_CTRL_TSENSE1_ACCU Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TSENSE1_ACCU_CUMUL	R	0h	cumulative sum of past DTEMPs **Note: This bit will only be reset by PORz.

2.2.2.57 TOP_CTRL_TSENSE2_RESULT Register

2.2.2.57.1 TOP_CTRL_TSENSE2_RESULT Register (Offset = D7Ch) [reset = 0h]

This register shows the most recent temperature readout and status of any ongoing Temperature measurement from Temperature Sensor 2

Return to [Summary Table](#)

Table 2-115. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0D7Ch

Figure 2-57. TOP_CTRL_TSENSE2_RESULT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							TSENSE2_RESULT_ECOZ
NONE							R
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TSENSE2_RESULT_DTEMP							
R							
0h							

Table 2-116. TOP_CTRL_TSENSE2_RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	TSENSE2_RESULT_ECOZ	R	0h	Conversion in Progress. 1 : Conversion on going 0 : conversion completed **Note: Thisbitwill only be reset by PORz.
15:8	RESERVED	NONE	0h	Reserved
7:0	TSENSE2_RESULT_DTEMP	R	0h	Temp Code readout **Note: Thisbitwill only be reset by PORz.

2.2.2.58 TOP_CTRL_TSENSE3_RESULT Register

2.2.2.58.1 TOP_CTRL_TSENSE3_RESULT Register (Offset = DACH) [reset = 0h]

This register shows the most recent temperature readout and status of any ongoing Temperature measurement from Temperature Sensor 3

Return to [Summary Table](#)

Table 2-117. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0DACH

Figure 2-58. TOP_CTRL_TSENSE3_RESULT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							TSENSE3_RESULT_ECOZ
NONE							R
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TSENSE3_RESULT_DTEMP							
R							
0h							

Table 2-118. TOP_CTRL_TSENSE3_RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	TSENSE3_RESULT_ECOZ	R	0h	Conversion in Progress. 1'b1 : Conversion on going 1'b0 : conversion completed **Note: This bit will only be reset by PORz.
15:8	RESERVED	NONE	0h	Reserved
7:0	TSENSE3_RESULT_DTEMP	R	0h	Temp Code readout **Note: Thisbitwill only be reset by PORz.

2.2.2.59 TOP_CTRL_PRU_ICSS1_GPIO_OUT_CTRL Register

2.2.2.59.1 TOP_CTRL_PRU_ICSS1_GPIO_OUT_CTRL Register (Offset = DC0h) [reset = 0h]

Register controls output of GPIO 17, 18, 19 of ICSSM1.

Return to [Summary Table](#)

Table 2-119. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0DC0h

Figure 2-59. TOP_CTRL_PRU_ICSS1_GPIO_OUT_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PRU_ICSS1_GPIO_OUT_CTRL_ICSSM1_SEL		
NONE					R/W		
0h					0h		

Table 2-120. TOP_CTRL_PRU_ICSS1_GPIO_OUT_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PRU_ICSS1_GPIO_OUT_CTRL_ICSSM1_SEL	R/W	0h	It controls ICSSM1 PRU0 GPIO 17, 18 and 19 outputs. By default ICSSM1 PRU0 GPIO output are connected to ICSSM1 PRU0 output. When the bit is set to 1'b1, ICSSM1 PRU0 GPIO output is provided as orred output from ICSSM1 PRU1 GPIO 16, 17 and 18 with ICSSM1 PRU0 GPIO 17, 18 and 19 respectively. This is to select parallel interface controls.

2.2.2.60 TOP_CTRL_MASK_ANA_ISO Register

2.2.2.60.1 TOP_CTRL_MASK_ANA_ISO Register (Offset = DC4h) [reset = 0h]

This register is used to prevent the Coarse voltage monitor from triggering a faulty SOC reset due to a momentary supply glitch caused when enabling ADC reference buffers.

Return to [Summary Table](#)

Table 2-121. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0DC4h

Figure 2-60. TOP_CTRL_MASK_ANA_ISO Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MASK_ANA_ISO_MASK			
NONE				R/W			
0h				0h			

Table 2-122. TOP_CTRL_MASK_ANA_ISO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MASK_ANA_ISO_MASK	R/W	0h	Mask the Ana ISO generating SOC reset due to a glitch on VDD OK. Used during Trim updates to the analog or during ADC Refbuf enable

2.2.2.61 TOP_CTRL_CMPSSA_LOOPBACK_CTRL Register

2.2.2.61.1 TOP_CTRL_CMPSSA_LOOPBACK_CTRL Register (Offset = DC8h) [reset = 0h]

Controls loopback safety functionality from DAC output to ADC inputs.

Return to [Summary Table](#)

Table 2-123. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0DC8h

Figure 2-61. TOP_CTRL_CMPSSA_LOOPBACK_CTRL Name Register

31		30		29		28		27		26		25		24	
RESERVED													CMPSSA_LOOPBACK_CTRL_CMPSSH8_LOOPBACK_EN		
NONE													R/W		
0h													0h		
23		22		21		20		19		18		17		16	
CMPSSA_LOOPBACK_CTRL_CMPSSH7_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH6_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH5_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH4_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH3_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH2_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH1_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH0_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH7_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH6_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH5_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH4_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH3_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH2_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH1_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSH0_LOOPBACK_EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
15		14		13		12		11		10		9		8	
RESERVED													CMPSSA_LOOPBACK_CTRL_CMPSSL8_LOOPBACK_EN		
NONE													R/W		
0h													0h		
7		6		5		4		3		2		1		0	
CMPSSA_LOOPBACK_CTRL_CMPSSL7_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL6_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL5_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL4_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL3_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL2_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL1_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL0_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL7_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL6_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL5_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL4_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL3_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL2_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL1_LOOPBACK_EN	CMPSSA_LOOPBACK_CTRL_CMPSSL0_LOOPBACK_EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h

Table 2-124. TOP_CTRL_CMPSSA_LOOPBACK_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	CMPSSA_LOOPBACK_CTRL_CMPSSH8_LOOPBACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
23	CMPSSA_LOOPBACK_CTRL_CMPSSH7_LOOPBACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
22	CMPSSA_LOOPBACK_CTRL_CMPSSH6_LOOPBACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
21	CMPSSA_LOOPBACK_CTRL_CMPSSH5_LOOPBACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]

Table 2-124. TOP_CTRL_CMPSSA_LOOPBACK_CTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	CMPSSA_LOOPBACK_C TRL_CMPSSH4_LOOPB ACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
19	CMPSSA_LOOPBACK_C TRL_CMPSSH3_LOOPB ACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
18	CMPSSA_LOOPBACK_C TRL_CMPSSH2_LOOPB ACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
17	CMPSSA_LOOPBACK_C TRL_CMPSSH1_LOOPB ACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
16	CMPSSA_LOOPBACK_C TRL_CMPSSH0_LOOPB ACK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
15:9	RESERVED	NONE	0h	Reserved
8	CMPSSA_LOOPBACK_C TRL_CMPSSL8_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
7	CMPSSA_LOOPBACK_C TRL_CMPSSL7_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
6	CMPSSA_LOOPBACK_C TRL_CMPSSL6_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
5	CMPSSA_LOOPBACK_C TRL_CMPSSL5_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
4	CMPSSA_LOOPBACK_C TRL_CMPSSL4_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
3	CMPSSA_LOOPBACK_C TRL_CMPSSL3_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
2	CMPSSA_LOOPBACK_C TRL_CMPSSL2_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
1	CMPSSA_LOOPBACK_C TRL_CMPSSL1_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]
0	CMPSSA_LOOPBACK_C TRL_CMPSSL0_LOOPBA CK_EN	R/W	0h	Controls CMPSS loopback enable 1'b1 : loopback enabled, 1'b0 : loopback disabled[default]

2.2.2.62 TOP_CTRL_HW_SPARE_RW0 Register

2.2.2.62.1 TOP_CTRL_HW_SPARE_RW0 Register (Offset = F40h) [reset = 0h]

HW_SPARE_RW0.

Return to [Summary Table](#)

Table 2-125. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F40h

Figure 2-62. TOP_CTRL_HW_SPARE_RW0 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RW0_HW_SPARE_RW0							
R/W							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RW0_HW_SPARE_RW0							
R/W							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RW0_HW_SPARE_RW0							
R/W							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RW0_HW_SPARE_RW0							
R/W							
0h							

Table 2-126. TOP_CTRL_HW_SPARE_RW0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RW0_HW_S PARE_RW0	R/W	0h	Reserved for HW RandD

2.2.2.63 TOP_CTRL_HW_SPARE_RW1 Register

2.2.2.63.1 TOP_CTRL_HW_SPARE_RW1 Register (Offset = F44h) [reset = 0h]

HW_SPARE_RW1.

Return to [Summary Table](#)

Table 2-127. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F44h

Figure 2-63. TOP_CTRL_HW_SPARE_RW1 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RW1_HW_SPARE_RW1							
R/W							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RW1_HW_SPARE_RW1							
R/W							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RW1_HW_SPARE_RW1							
R/W							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RW1_HW_SPARE_RW1							
R/W							
0h							

Table 2-128. TOP_CTRL_HW_SPARE_RW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RW1_HW_S PARE_RW1	R/W	0h	Reserved for HW RandD

2.2.2.64 TOP_CTRL_HW_SPARE_RW2 Register

2.2.2.64.1 TOP_CTRL_HW_SPARE_RW2 Register (Offset = F48h) [reset = 0h]

HW_SPARE_RW2.

Return to [Summary Table](#)

Table 2-129. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F48h

Figure 2-64. TOP_CTRL_HW_SPARE_RW2 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RW2_HW_SPARE_RW2							
R/W							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RW2_HW_SPARE_RW2							
R/W							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RW2_HW_SPARE_RW2							
R/W							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RW2_HW_SPARE_RW2							
R/W							
0h							

Table 2-130. TOP_CTRL_HW_SPARE_RW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RW2_HW_S PARE_RW2	R/W	0h	Reserved for HW RandD

2.2.2.65 TOP_CTRL_HW_SPARE_RW3 Register

2.2.2.65.1 TOP_CTRL_HW_SPARE_RW3 Register (Offset = F4Ch) [reset = 0h]

HW_SPARE_RW3.

Return to [Summary Table](#)

Table 2-131. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F4Ch

Figure 2-65. TOP_CTRL_HW_SPARE_RW3 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RW3_HW_SPARE_RW3							
R/W							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RW3_HW_SPARE_RW3							
R/W							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RW3_HW_SPARE_RW3							
R/W							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RW3_HW_SPARE_RW3							
R/W							
0h							

Table 2-132. TOP_CTRL_HW_SPARE_RW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RW3_HW_S PARE_RW3	R/W	0h	Reserved for HW RandD

2.2.2.66 TOP_CTRL_HW_SPARE_PORZ_RW0 Register

2.2.2.66.1 TOP_CTRL_HW_SPARE_PORZ_RW0 Register (Offset = F50h) [reset = 0h]

HW_SPARE_PORZ_RW0.

Return to [Summary Table](#)

Table 2-133. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F50h

Figure 2-66. TOP_CTRL_HW_SPARE_PORZ_RW0 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_PORZ_RW0_HW_SPARE_PORZ_RW0							
R/W							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_PORZ_RW0_HW_SPARE_PORZ_RW0							
R/W							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_PORZ_RW0_HW_SPARE_PORZ_RW0							
R/W							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_PORZ_RW0_HW_SPARE_PORZ_RW0							
R/W							
0h							

Table 2-134. TOP_CTRL_HW_SPARE_PORZ_RW0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_PORZ_RW0_HW_SPARE_PORZ_RW0	R/W	0h	Reserved for HW RandD

2.2.2.67 TOP_CTRL_HW_SPARE_PORZ_RW1 Register

2.2.2.67.1 TOP_CTRL_HW_SPARE_PORZ_RW1 Register (Offset = F54h) [reset = 0h]

HW_SPARE_PORZ_RW1.

Return to [Summary Table](#)**Table 2-135. Instance Table**

Instance Name	Physical Address
TOP_CTRL	50D8 0F54h

Figure 2-67. TOP_CTRL_HW_SPARE_PORZ_RW1 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_PORZ_RW1_HW_SPARE_PORZ_RW1							
R/W							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_PORZ_RW1_HW_SPARE_PORZ_RW1							
R/W							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_PORZ_RW1_HW_SPARE_PORZ_RW1							
R/W							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_PORZ_RW1_HW_SPARE_PORZ_RW1							
R/W							
0h							

Table 2-136. TOP_CTRL_HW_SPARE_PORZ_RW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_PORZ_RW1 _HW_SPARE_PORZ_RW 1	R/W	0h	Reserved for HW RandD

2.2.2.68 TOP_CTRL_HW_SPARE_RO0 Register

2.2.2.68.1 TOP_CTRL_HW_SPARE_RO0 Register (Offset = F80h) [reset = 0h]

HW_SPARE_RO0.

Return to [Summary Table](#)

Table 2-137. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F80h

Figure 2-68. TOP_CTRL_HW_SPARE_RO0 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RO0_HW_SPARE_RO0							
R							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RO0_HW_SPARE_RO0							
R							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RO0_HW_SPARE_RO0							
R							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RO0_HW_SPARE_RO0							
R							
0h							

Table 2-138. TOP_CTRL_HW_SPARE_RO0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RO0_HW_S PARE_RO0	R	0h	Reserved for HW RandD

2.2.2.69 TOP_CTRL_HW_SPARE_RO1 Register

2.2.2.69.1 TOP_CTRL_HW_SPARE_RO1 Register (Offset = F84h) [reset = 0h]

HW_SPARE_RO1.

Return to [Summary Table](#)

Table 2-139. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F84h

Figure 2-69. TOP_CTRL_HW_SPARE_RO1 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RO1_HW_SPARE_RO1							
R							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RO1_HW_SPARE_RO1							
R							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RO1_HW_SPARE_RO1							
R							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RO1_HW_SPARE_RO1							
R							
0h							

Table 2-140. TOP_CTRL_HW_SPARE_RO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RO1_HW_SPARE_RO1	R	0h	Reserved for HW RandD

2.2.2.70 TOP_CTRL_HW_SPARE_RO2 Register

2.2.2.70.1 TOP_CTRL_HW_SPARE_RO2 Register (Offset = F88h) [reset = 0h]

HW_SPARE_RO2.

Return to [Summary Table](#)

Table 2-141. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F88h

Figure 2-70. TOP_CTRL_HW_SPARE_RO2 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RO2_HW_SPARE_RO2							
R							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RO2_HW_SPARE_RO2							
R							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RO2_HW_SPARE_RO2							
R							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RO2_HW_SPARE_RO2							
R							
0h							

Table 2-142. TOP_CTRL_HW_SPARE_RO2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RO2_HW_S PARE_RO2	R	0h	Reserved for HW RandD

2.2.2.71 TOP_CTRL_HW_SPARE_RO3 Register

2.2.2.71.1 TOP_CTRL_HW_SPARE_RO3 Register (Offset = F8Ch) [reset = 0h]

HW_SPARE_RO3.

Return to [Summary Table](#)

Table 2-143. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0F8Ch

Figure 2-71. TOP_CTRL_HW_SPARE_RO3 Name Register

31	30	29	28	27	26	25	24
HW_SPARE_RO3_HW_SPARE_RO3							
R							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_RO3_HW_SPARE_RO3							
R							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_RO3_HW_SPARE_RO3							
R							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_RO3_HW_SPARE_RO3							
R							
0h							

Table 2-144. TOP_CTRL_HW_SPARE_RO3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_RO3_HW_SPARE_RO3	R	0h	Reserved for HW RandD

2.2.2.72 TOP_CTRL_HW_SPARE_WPH Register

2.2.2.72.1 TOP_CTRL_HW_SPARE_WPH Register (Offset = FC0h) [reset = 0h]

HW_SPARE_WPH.

Return to [Summary Table](#)

Table 2-145. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0FC0h

Figure 2-72. TOP_CTRL_HW_SPARE_WPH Name Register

31	30	29	28	27	26	25	24
HW_SPARE_WPH_HW_SPARE_WPH							
R/W							
0h							
23	22	21	20	19	18	17	16
HW_SPARE_WPH_HW_SPARE_WPH							
R/W							
0h							
15	14	13	12	11	10	9	8
HW_SPARE_WPH_HW_SPARE_WPH							
R/W							
0h							
7	6	5	4	3	2	1	0
HW_SPARE_WPH_HW_SPARE_WPH							
R/W							
0h							

Table 2-146. TOP_CTRL_HW_SPARE_WPH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HW_SPARE_WPH_HW_S PARE_WPH	R/W	0h	Reserved for HW RandD

2.2.2.73 TOP_CTRL_HW_SPARE_REC Register

2.2.2.73.1 TOP_CTRL_HW_SPARE_REC Register (Offset = FC4h) [reset = 0h]

HW_SPARE_REC.

Return to [Summary Table](#)

Table 2-147. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 0FC4h

Figure 2-73. TOP_CTRL_HW_SPARE_REC Name Register

31	30	29	28	27	26	25	24
HW_SPARE_REC_HW_SPARE_REC31	HW_SPARE_REC_HW_SPARE_REC30	HW_SPARE_REC_HW_SPARE_REC29	HW_SPARE_REC_HW_SPARE_REC28	HW_SPARE_REC_HW_SPARE_REC27	HW_SPARE_REC_HW_SPARE_REC26	HW_SPARE_REC_HW_SPARE_REC25	HW_SPARE_REC_HW_SPARE_REC24
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
HW_SPARE_REC_HW_SPARE_REC23	HW_SPARE_REC_HW_SPARE_REC22	HW_SPARE_REC_HW_SPARE_REC21	HW_SPARE_REC_HW_SPARE_REC20	HW_SPARE_REC_HW_SPARE_REC19	HW_SPARE_REC_HW_SPARE_REC18	HW_SPARE_REC_HW_SPARE_REC17	HW_SPARE_REC_HW_SPARE_REC16
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
HW_SPARE_REC_HW_SPARE_REC15	HW_SPARE_REC_HW_SPARE_REC14	HW_SPARE_REC_HW_SPARE_REC13	HW_SPARE_REC_HW_SPARE_REC12	HW_SPARE_REC_HW_SPARE_REC11	HW_SPARE_REC_HW_SPARE_REC10	HW_SPARE_REC_HW_SPARE_REC9	HW_SPARE_REC_HW_SPARE_REC8
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
HW_SPARE_REC_HW_SPARE_REC7	HW_SPARE_REC_HW_SPARE_REC6	HW_SPARE_REC_HW_SPARE_REC5	HW_SPARE_REC_HW_SPARE_REC4	HW_SPARE_REC_HW_SPARE_REC3	HW_SPARE_REC_HW_SPARE_REC2	HW_SPARE_REC_HW_SPARE_REC1	HW_SPARE_REC_HW_SPARE_REC0
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-148. TOP_CTRL_HW_SPARE_REC Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HW_SPARE_REC_HW_SPARE_REC31	R/W1TC	0h	Reserved for HW RandD
30	HW_SPARE_REC_HW_SPARE_REC30	R/W1TC	0h	Reserved for HW RandD
29	HW_SPARE_REC_HW_SPARE_REC29	R/W1TC	0h	Reserved for HW RandD
28	HW_SPARE_REC_HW_SPARE_REC28	R/W1TC	0h	Reserved for HW RandD
27	HW_SPARE_REC_HW_SPARE_REC27	R/W1TC	0h	Reserved for HW RandD
26	HW_SPARE_REC_HW_SPARE_REC26	R/W1TC	0h	Reserved for HW RandD
25	HW_SPARE_REC_HW_SPARE_REC25	R/W1TC	0h	Reserved for HW RandD
24	HW_SPARE_REC_HW_SPARE_REC24	R/W1TC	0h	Reserved for HW RandD

Table 2-148. TOP_CTRL_HW_SPARE_REC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	HW_SPARE_REC_HW_S PARE_REC23	R/W1TC	0h	Reserved for HW RandD
22	HW_SPARE_REC_HW_S PARE_REC22	R/W1TC	0h	Reserved for HW RandD
21	HW_SPARE_REC_HW_S PARE_REC21	R/W1TC	0h	Reserved for HW RandD
20	HW_SPARE_REC_HW_S PARE_REC20	R/W1TC	0h	Reserved for HW RandD
19	HW_SPARE_REC_HW_S PARE_REC19	R/W1TC	0h	Reserved for HW RandD
18	HW_SPARE_REC_HW_S PARE_REC18	R/W1TC	0h	Reserved for HW RandD
17	HW_SPARE_REC_HW_S PARE_REC17	R/W1TC	0h	Reserved for HW RandD
16	HW_SPARE_REC_HW_S PARE_REC16	R/W1TC	0h	Reserved for HW RandD
15	HW_SPARE_REC_HW_S PARE_REC15	R/W1TC	0h	Reserved for HW RandD
14	HW_SPARE_REC_HW_S PARE_REC14	R/W1TC	0h	Reserved for HW RandD
13	HW_SPARE_REC_HW_S PARE_REC13	R/W1TC	0h	Reserved for HW RandD
12	HW_SPARE_REC_HW_S PARE_REC12	R/W1TC	0h	Reserved for HW RandD
11	HW_SPARE_REC_HW_S PARE_REC11	R/W1TC	0h	Reserved for HW RandD
10	HW_SPARE_REC_HW_S PARE_REC10	R/W1TC	0h	Reserved for HW RandD
9	HW_SPARE_REC_HW_S PARE_REC9	R/W1TC	0h	Reserved for HW RandD
8	HW_SPARE_REC_HW_S PARE_REC8	R/W1TC	0h	Reserved for HW RandD
7	HW_SPARE_REC_HW_S PARE_REC7	R/W1TC	0h	Reserved for HW RandD
6	HW_SPARE_REC_HW_S PARE_REC6	R/W1TC	0h	Reserved for HW RandD
5	HW_SPARE_REC_HW_S PARE_REC5	R/W1TC	0h	Reserved for HW RandD
4	HW_SPARE_REC_HW_S PARE_REC4	R/W1TC	0h	Reserved for HW RandD
3	HW_SPARE_REC_HW_S PARE_REC3	R/W1TC	0h	Reserved for HW RandD
2	HW_SPARE_REC_HW_S PARE_REC2	R/W1TC	0h	Reserved for HW RandD
1	HW_SPARE_REC_HW_S PARE_REC1	R/W1TC	0h	Reserved for HW RandD
0	HW_SPARE_REC_HW_S PARE_REC0	R/W1TC	0h	Reserved for HW RandD

2.2.2.74 TOP_CTRL_LOCK0_KICK0 Register
2.2.2.74.1 TOP_CTRL_LOCK0_KICK0 Register (Offset = 1008h) [reset = 0h]

- KICK0 component.

 Return to [Summary Table](#)
Table 2-149. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1008h

Figure 2-74. TOP_CTRL_LOCK0_KICK0 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK0							
R/W							
0h							

Table 2-150. TOP_CTRL_LOCK0_KICK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK0	R/W	0h	- KICK0 component

2.2.2.75 TOP_CTRL_LOCK0_KICK1 Register

2.2.2.75.1 TOP_CTRL_LOCK0_KICK1 Register (Offset = 100Ch) [reset = 0h]

- KICK1 component.

Return to [Summary Table](#)

Table 2-151. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 100Ch

Figure 2-75. TOP_CTRL_LOCK0_KICK1 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK1							
R/W							
0h							

Table 2-152. TOP_CTRL_LOCK0_KICK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK1	R/W	0h	- KICK1 component

2.2.2.76 TOP_CTRL_INTR_RAW_STATUS Register

2.2.2.76.1 TOP_CTRL_INTR_RAW_STATUS Register (Offset = 1010h) [reset = 0h]

Interrupt Raw Status/Set Register.

Return to [Summary Table](#)

Table 2-153. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1010h

Figure 2-76. TOP_CTRL_INTR_RAW_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR	KICK_ERR	ADDR_ERR	PROT_ERR
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-154. TOP_CTRL_INTR_RAW_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR	R/W1TS	0h	Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
2	KICK_ERR	R/W1TS	0h	Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

2.2.2.77 TOP_CTRL_INTR_ENABLED_STATUS_CLEAR Register

2.2.2.77.1 TOP_CTRL_INTR_ENABLED_STATUS_CLEAR Register (Offset = 1014h) [reset = 0h]

Interrupt Enabled Status/Clear register.

Return to [Summary Table](#)

Table 2-155. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1014h

Figure 2-77. TOP_CTRL_INTR_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ENABLED_PROXY_ERR	ENABLED_KICK_ERR	ENABLED_ADDR_ERR	ENABLED_PROT_ERR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-156. TOP_CTRL_INTR_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	ENABLED_PROXY_ERR	R/W1TC	0h	Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
2	ENABLED_KICK_ERR	R/W1TC	0h	Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
1	ENABLED_ADDR_ERR	R/W1TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W1TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

2.2.2.78 TOP_CTRL_INTR_ENABLE Register

2.2.2.78.1 TOP_CTRL_INTR_ENABLE Register (Offset = 1018h) [reset = 0h]

Interrupt Enable register.

Return to [Summary Table](#)

Table 2-157. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1018h

Figure 2-78. TOP_CTRL_INTR_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN	KICK_ERR_EN	ADDR_ERR_EN	PROT_ERR_EN
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-158. TOP_CTRL_INTR_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN	R/W1TS	0h	Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
2	KICK_ERR_EN	R/W1TS	0h	Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

2.2.2.79 TOP_CTRL_INTR_ENABLE_CLEAR Register

2.2.2.79.1 TOP_CTRL_INTR_ENABLE_CLEAR Register (Offset = 101Ch) [reset = 0h]

Interrupt Enable Clear register.

Return to [Summary Table](#)

Table 2-159. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 101Ch

Figure 2-79. TOP_CTRL_INTR_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN_CLR	KICK_ERR_EN_CLR	ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-160. TOP_CTRL_INTR_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN_CLR	R/W1TC	0h	Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
2	KICK_ERR_EN_CLR	R/W1TC	0h	Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN_CLR	R/W1TC	0h	Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W1TC	0h	Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.

2.2.2.80 TOP_CTRL_EOI Register

2.2.2.80.1 TOP_CTRL_EOI Register (Offset = 1020h) [reset = 0h]

EOI register.

Return to [Summary Table](#)

Table 2-161. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1020h

Figure 2-80. TOP_CTRL_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOI_VECTOR							
R/W							
0h							

Table 2-162. TOP_CTRL_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	EOI_VECTOR	R/W	0h	EOI vector value. Write this with interrupt distribution value in the chip.

2.2.2.81 TOP_CTRL_FAULT_ADDRESS Register

2.2.2.81.1 TOP_CTRL_FAULT_ADDRESS Register (Offset = 1024h) [reset = 0h]

Fault Address register.

Return to [Summary Table](#)

Table 2-163. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1024h

Figure 2-81. TOP_CTRL_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 2-164. TOP_CTRL_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault Address.

2.2.2.82 TOP_CTRL_FAULT_TYPE_STATUS Register

2.2.2.82.1 TOP_CTRL_FAULT_TYPE_STATUS Register (Offset = 1028h) [reset = 0h]

Fault Type Status register.

Return to [Summary Table](#)

Table 2-165. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1028h

Figure 2-82. TOP_CTRL_FAULT_TYPE_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	FAULT_NS	FAULT_TYPE					
NONE	R	R					
0h	0h	0h					

Table 2-166. TOP_CTRL_FAULT_TYPE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	FAULT_NS	R	0h	Non-secure access.
5:0	FAULT_TYPE	R	0h	Fault Type 10_0000 = Supervisor read fault - priv = 1 dir = 1 dtype != 1 01_0000 = Supervisor write fault - priv = 1 dir = 0 00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1 00_0100 = User read fault - priv = 0 dir = 1 dtype = 1 00_0010 = User write fault - priv = 0 dir = 0 00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1 00_0000 = No fault

2.2.2.83 TOP_CTRL_FAULT_ATTR_STATUS Register

2.2.2.83.1 TOP_CTRL_FAULT_ATTR_STATUS Register (Offset = 102Ch) [reset = 0h]

Fault Attribute Status register.

Return to [Summary Table](#)

Table 2-167. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 102Ch

Figure 2-83. TOP_CTRL_FAULT_ATTR_STATUS Name Register

31	30	29	28	27	26	25	24
FAULT_XID							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_XID				FAULT_ROUTEID			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
FAULT_ROUTEID							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_PRIVID							
R							
0h							

Table 2-168. TOP_CTRL_FAULT_ATTR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	FAULT_XID	R	0h	XID.
19:8	FAULT_ROUTEID	R	0h	Route ID.
7:0	FAULT_PRIVID	R	0h	Privilege ID.

2.2.2.84 TOP_CTRL_FAULT_CLEAR Register

2.2.2.84.1 TOP_CTRL_FAULT_CLEAR Register (Offset = 1030h) [reset = 0h]

Fault Clear register.

Return to [Summary Table](#)

Table 2-169. Instance Table

Instance Name	Physical Address
TOP_CTRL	50D8 1030h

Figure 2-84. TOP_CTRL_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
NONE							W
0h							0h

Table 2-170. TOP_CTRL_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FAULT_CLR	W	0h	Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

2.3 MSS_CTRL

MSS_CTRL

2.3.1 MSS_CTRL Summaries

MSS_CTRL Summaries

Table 2-171. MSS_CTRL Registers, Base Address=50D0 0000h, Length=131072

Offset	Length	Register Name	MSS_CTRL Physical Address
20h	32	MSS_CTRL_R5SS0_CONTROL	50D0 0020h
28h	32	MSS_CTRL_R5SS0_FORCE_WFI	50D0 0028h
40h	32	MSS_CTRL_R5SS0_CORE0_HALT	50D0 0040h
44h	32	MSS_CTRL_R5SS0_CORE1_HALT	50D0 0044h
64h	32	MSS_CTRL_R5SS0_STATUS_REG	50D0 0064h
80h	32	MSS_CTRL_R5SS0_CORE0_STAT	50D0 0080h
84h	32	MSS_CTRL_R5SS0_CORE1_STAT	50D0 0084h
150h	32	MSS_CTRL_R5SS0_TEINIT	50D0 0150h
300h	32	MSS_CTRL_R5SS0_ATCM_MEM_INIT	50D0 0300h
304h	32	MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE	50D0 0304h
308h	32	MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS	50D0 0308h
30Ch	32	MSS_CTRL_R5SS0_BTCM_MEM_INIT	50D0 030Ch
310h	32	MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE	50D0 0310h
314h	32	MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS	50D0 0314h
330h	32	MSS_CTRL_L2IOCRAM_MEM_INIT	50D0 0330h
334h	32	MSS_CTRL_L2IOCRAM_MEM_INIT_DONE	50D0 0334h
338h	32	MSS_CTRL_L2IOCRAM_MEM_INIT_STATUS	50D0 0338h
33Ch	32	MSS_CTRL_MAILBOXRAM_MEM_INIT	50D0 033Ch
340h	32	MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE	50D0 0340h
344h	32	MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS	50D0 0344h
348h	32	MSS_CTRL_TPCC_MEM_INIT	50D0 0348h
34Ch	32	MSS_CTRL_TPCC_MEM_INIT_DONE	50D0 034Ch
350h	32	MSS_CTRL_TPCC_MEMINIT_STATUS	50D0 0350h
400h	32	MSS_CTRL_TOP_PBIST_KEY_RST	50D0 0400h
500h	32	MSS_CTRL_R5SS0_CTI_TRIG_SEL	50D0 0500h
508h	32	MSS_CTRL_DBGSS_CTI_TRIG_SEL	50D0 0508h
520h	32	MSS_CTRL_MCAN0_HALTEN	50D0 0520h
524h	32	MSS_CTRL_MCAN1_HALTEN	50D0 0524h
560h	32	MSS_CTRL_LIN0_HALTEN	50D0 0560h
564h	32	MSS_CTRL_LIN1_HALTEN	50D0 0564h
568h	32	MSS_CTRL_LIN2_HALTEN	50D0 0568h
5A0h	32	MSS_CTRL_I2C0_HALTEN	50D0 05A0h
5A4h	32	MSS_CTRL_I2C1_HALTEN	50D0 05A4h
5A8h	32	MSS_CTRL_I2C2_HALTEN	50D0 05A8h
5E0h	32	MSS_CTRL_RTIO_HALTEN	50D0 05E0h
5E4h	32	MSS_CTRL_RT11_HALTEN	50D0 05E4h
5E8h	32	MSS_CTRL_RT12_HALTEN	50D0 05E8h
5ECh	32	MSS_CTRL_RT13_HALTEN	50D0 05ECh
620h	32	MSS_CTRL_CPSW_HALTEN	50D0 0620h
624h	32	MSS_CTRL_MCRC0_HALTEN	50D0 0624h

Table 2-171. MSS_CTRL Registers, Base Address=50D0 0000h, Length=131072 (continued)

Offset	Length	Register Name	MSS_CTRL Physical Address
830h	32	MSS_CTRL_TPTC_BOUNDARY_CFG	50D0 0830h
834h	32	MSS_CTRL_TPTC_XID_REORDER_CFG	50D0 0834h
838h	32	MSS_CTRL_TPTC_DBS_CONFIG	50D0 0838h
83Ch	32	MSS_CTRL_OSPI_CONFIG	50D0 083Ch
840h	32	MSS_CTRL_OSPI_BOOT_CONFIG_MASK	50D0 0840h
844h	32	MSS_CTRL_OSPI_BOOT_CONFIG_SEG	50D0 0844h
848h	32	MSS_CTRL_TPCC0_INTAGG_MASK	50D0 0848h
84Ch	32	MSS_CTRL_TPCC0_INTAGG_STATUS	50D0 084Ch
850h	32	MSS_CTRL_TPCC0_INTAGG_STATUS_RAW	50D0 0850h
854h	32	MSS_CTRL_PRU_ICSS_IDLE_CONTROL	50D0 0854h
858h	32	MSS_CTRL_GPMC_CONTROL	50D0 0858h
85Ch	32	MSS_CTRL_INTERCONNECT_CLK_GATE_DYNAMIC_C ONTROL	50D0 085Ch
860h	32	MSS_CTRL_CPSW_CONTROL	50D0 0860h
868h	32	MSS_CTRL_PRU_ICSS_GPO_SEL	50D0 0868h
874h	32	MSS_CTRL_CTRL_USB_CTRL	50D0 0874h
878h	32	MSS_CTRL_CTRL_USB_STS	50D0 0878h
880h	32	MSS_CTRL_USB_SLAVE_CONTROL	50D0 0880h
884h	32	MSS_CTRL_USB_MASTER_STANDBY	50D0 0884h
88Ch	32	MSS_CTRL_USB_UTMI_DRVVBUS_CONTROL	50D0 088Ch
890h	32	MSS_CTRL_USB_SPAREOUT	50D0 0890h
894h	32	MSS_CTRL_CONTROL_USBOTGHS_CONTROL	50D0 0894h
898h	32	MSS_CTRL_R5SS0_ROM_ECLIPSE	50D0 0898h
8A0h	32	MSS_CTRL_OSPI1_CONFIG_CONTROL	50D0 08A0h
8B4h	32	MSS_CTRL_OSPI1_DQS_CONTROL	50D0 08B4h
8B8h	32	MSS_CTRL_USB_OCPS_STBY_DISCONNECT_ACK	50D0 08B8h
8BCh	32	MSS_CTRL_USB_OCPP_STBY_DISCONNECT_ACK	50D0 08BCh
1008h	32	MSS_CTRL_LOCK0_KICK0	50D0 1008h
100Ch	32	MSS_CTRL_LOCK0_KICK1	50D0 100Ch
1010h	32	MSS_CTRL_INTR_RAW_STATUS	50D0 1010h
1014h	32	MSS_CTRL_INTR_ENABLED_STATUS_CLEAR	50D0 1014h
1018h	32	MSS_CTRL_INTR_ENABLE	50D0 1018h
101Ch	32	MSS_CTRL_INTR_ENABLE_CLEAR	50D0 101Ch
1020h	32	MSS_CTRL_EOI	50D0 1020h
1024h	32	MSS_CTRL_FAULT_ADDRESS	50D0 1024h
1028h	32	MSS_CTRL_FAULT_TYPE_STATUS	50D0 1028h
102Ch	32	MSS_CTRL_FAULT_ATTR_STATUS	50D0 102Ch
1030h	32	MSS_CTRL_FAULT_CLEAR	50D0 1030h
4000h	32	MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE	50D0 4000h
4004h	32	MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ	50D0 4004h
4008h	32	MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK	50D0 4008h
400Ch	32	MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE	50D0 400Ch
4010h	32	MSS_CTRL_R5SS0_CORE0_SW_INT	50D0 4010h
4020h	32	MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_MA SK	50D0 4020h
4024h	32	MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STA TUS	50D0 4024h

Table 2-171. MSS_CTRL Registers, Base Address=50D0 0000h, Length=131072 (continued)

Offset	Length	Register Name	MSS_CTRL Physical Address
4028h	32	MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STA TUS_RAW	50D0 4028h
4030h	32	MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_MA SK	50D0 4030h
4034h	32	MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STA TUS	50D0 4034h
4038h	32	MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STA TUS_RAW	50D0 4038h
8000h	32	MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE	50D0 8000h
8004h	32	MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ	50D0 8004h
8008h	32	MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK	50D0 8008h
800Ch	32	MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE	50D0 800Ch
8010h	32	MSS_CTRL_R5SS0_CORE1_SW_INT	50D0 8010h
8020h	32	MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_MA SK	50D0 8020h
8024h	32	MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STA TUS	50D0 8024h
8028h	32	MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STA TUS_RAW	50D0 8028h
8030h	32	MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_MA SK	50D0 8030h
8034h	32	MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STA TUS	50D0 8034h
8038h	32	MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STA TUS_RAW	50D0 8038h
18000h	32	MSS_CTRL_TPCC0_ERRAGG_MASK	50D1 8000h
18004h	32	MSS_CTRL_TPCC0_ERRAGG_STATUS	50D1 8004h
18008h	32	MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW	50D1 8008h
1800Ch	32	MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0	50D1 800Ch
18010h	32	MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0	50D1 8010h
18014h	32	MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0	50D1 8014h
18018h	32	MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_MA SK	50D1 8018h
1801Ch	32	MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STA TUS	50D1 801Ch
18020h	32	MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STA TUS_RAW	50D1 8020h
18024h	32	MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_ MASK	50D1 8024h
18028h	32	MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_ STATUS	50D1 8028h
1802Ch	32	MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_ STATUS_RAW	50D1 802Ch
18030h	32	MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_MA SK	50D1 8030h
18034h	32	MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STA TUS	50D1 8034h
18038h	32	MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STA TUS_RAW	50D1 8038h
1803Ch	32	MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_ MASK	50D1 803Ch
18040h	32	MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_ STATUS	50D1 8040h

Table 2-171. MSS_CTRL Registers, Base Address=50D0 0000h, Length=131072 (continued)

Offset	Length	Register Name	MSS_CTRL Physical Address
18044h	32	MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS_RAW	50D1 8044h
18078h	32	MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_MASK	50D1 8078h
1807Ch	32	MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS	50D1 807Ch
18080h	32	MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW	50D1 8080h
18084h	32	MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_MASK	50D1 8084h
18088h	32	MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS	50D1 8088h
1808Ch	32	MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW	50D1 808Ch
18210h	32	MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT	50D1 8210h
18224h	32	MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT	50D1 8224h
18238h	32	MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT	50D1 8238h
1824Ch	32	MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT	50D1 824Ch
18260h	32	MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT	50D1 8260h
18274h	32	MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT	50D1 8274h
18288h	32	MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT	50D1 8288h
1829Ch	32	MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT	50D1 829Ch
182B0h	32	MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT	50D1 82B0h
182C4h	32	MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT	50D1 82C4h
182D8h	32	MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT	50D1 82D8h
182ECh	32	MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT	50D1 82ECh
18300h	32	MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT	50D1 8300h
18314h	32	MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT	50D1 8314h
18328h	32	MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT	50D1 8328h
1833Ch	32	MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT	50D1 833Ch
18350h	32	MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT	50D1 8350h
18430h	32	MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT	50D1 8430h
18450h	32	MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT	50D1 8450h
18470h	32	MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT	50D1 8470h
18490h	32	MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT	50D1 8490h
184A0h	32	MSS_CTRL_OSPIO_BUS_SAFETY_CTRL	50D1 84A0h
184A4h	32	MSS_CTRL_OSPIO_BUS_SAFETY_FI	50D1 84A4h
184A8h	32	MSS_CTRL_OSPIO_BUS_SAFETY_ERR	50D1 84A8h
184ACh	32	MSS_CTRL_OSPIO_BUS_SAFETY_ERR_STAT_DATA0	50D1 84ACh
184B0h	32	MSS_CTRL_OSPIO_BUS_SAFETY_ERR_STAT	50D1 84B0h
184F0h	32	MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT	50D1 84F0h

Table 2-171. MSS_CTRL Registers, Base Address=50D0 0000h, Length=131072 (continued)

Offset	Length	Register Name	MSS_CTRL Physical Address
1852Ch	32	MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT	50D1 852Ch
18658h	32	MSS_CTRL_USBSS_RD_BUS_SAFETY_CTRL	50D1 8658h
1865Ch	32	MSS_CTRL_USBSS_RD_BUS_SAFETY_FI	50D1 865Ch
18660h	32	MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR	50D1 8660h
18664h	32	MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT_DAT A0	50D1 8664h
18668h	32	MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT	50D1 8668h
1866Ch	32	MSS_CTRL_USBSS_WR_BUS_SAFETY_CTRL	50D1 866Ch
18670h	32	MSS_CTRL_USBSS_WR_BUS_SAFETY_FI	50D1 8670h
18674h	32	MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR	50D1 8674h
18678h	32	MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT_DA TA0	50D1 8678h
1867Ch	32	MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT	50D1 867Ch
18690h	32	MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT	50D1 8690h
18694h	32	MSS_CTRL_OSPI1_BUS_SAFETY_CTRL	50D1 8694h
18698h	32	MSS_CTRL_OSPI1_BUS_SAFETY_FI	50D1 8698h
1869Ch	32	MSS_CTRL_OSPI1_BUS_SAFETY_ERR	50D1 869Ch
186A0h	32	MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT_DATA0	50D1 86A0h
186A4h	32	MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT	50D1 86A4h
18800h	32	MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR	50D1 8800h
18804h	32	MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM	50D1 8804h
18808h	32	MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM	50D1 8808h
1880Ch	32	MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM	50D1 880Ch
18810h	32	MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM	50D1 8810h
18814h	32	MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM	50D1 8814h
18818h	32	MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM	50D1 8818h
18834h	32	MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE	50D1 8834h
18840h	32	MSS_CTRL_TPCC0_PARITY_CTRL	50D1 8840h
18844h	32	MSS_CTRL_TPCC0_PARITY_STATUS	50D1 8844h
18848h	32	MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_CTRL	50D1 8848h
1884Ch	32	MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_STATU S	50D1 884Ch
18850h	32	MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_CTRL	50D1 8850h
18854h	32	MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_STATU S	50D1 8854h

2.3.2 MSS_CTRL Registers

MSS_CTRL Registers

2.3.2.1 MSS_CTRL_R5SS0_CONTROL Register

2.3.2.1.1 MSS_CTRL_R5SS0_CONTROL Register (Offset = 20h) [reset = 707h]

This register is used to configure R5SS0 in Lock step or Dual core mode. The mode change can be affected only once in a SOC power cycle.

Return to [Summary Table](#)

Table 2-172. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0020h

Figure 2-85. MSS_CTRL_R5SS0_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED				R5SS0_CONTROL_ROM_WAIT_STATE			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CONTROL_RESET_FSM_TRIGGER			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				R5SS0_CONTROL_LOCK_STEP_SWITCH_WAIT			
NONE				R/W			
0h				7h			
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CONTROL_LOCK_STEP			
NONE				R/W			
0h				7h			

Table 2-173. MSS_CTRL_R5SS0_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	NONE	0h	Reserved
26:24	R5SS0_CONTROL_ROM_WAIT_STATE	R/W	0h	Writing '111' enables a single cycle wait state with respect to CR5A_clk for rom access. This needs to be set when R5 clock is at 400MHZ and Interconnect-clk is at 200MHZ. [because it is a timing issue in this scenario]
23:19	RESERVED	NONE	0h	Reserved
18:16	R5SS0_CONTROL_RESET_FSM_TRIGGER	R/W	0h	Write pulse bit field: Writing 3'b111 will trigger the reset FSM. Reset FSM ensures reset to R5SS and return ensures the latching of lock_step and also mem_swap bit
15:11	RESERVED	NONE	0h	Reserved
10:8	R5SS0_CONTROL_LOCK_STEP_SWITCH_WAIT	R/W	7h	Writing 3'b111 ensures switch happens only after R5SS reset. Or else it will be a immediate switch.
7:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CONTROL_LOCK_STEP	R/W	7h	Writing 3'b000 ensures R5 to be in Dual-Core mode. Note: The change happens after the R5SS reset assertion if corresponding R5SS_CONTROL_LOCK_STEP_SWITCH_WAIT is set. Or else the switching to Dual-core happens on the fly.

2.3.2.2 MSS_CTRL_R5SS0_FORCE_WFI Register

2.3.2.2.1 MSS_CTRL_R5SS0_FORCE_WFI Register (Offset = 28h) [reset = 0h]

This register is used to override and force WFI from R5SS0 to RCM.

Return to [Summary Table](#)

Table 2-174. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0028h

Figure 2-86. MSS_CTRL_R5SS0_FORCE_WFI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_FORCE_WFI_CR5_WFI_OVERRIDE		
NONE					R/W		
0h					0h		

Table 2-175. MSS_CTRL_R5SS0_FORCE_WFI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_FORCE_WFI_CR5_WFI_OVERRIDE	R/W	0h	Writing 3'b111 will force the wfi signals of R5SS to 1

2.3.2.3 MSS_CTRL_R5SS0_CORE0_HALT Register

2.3.2.3.1 MSS_CTRL_R5SS0_CORE0_HALT Register (Offset = 40h) [reset = 7h]

This register is used to Halt or Unhalt R5SS0 Core 0

Return to [Summary Table](#)

Table 2-176. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0040h

Figure 2-87. MSS_CTRL_R5SS0_CORE0_HALT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CORE0_HALT_HALT			
NONE				R/W			
0h				7h			

Table 2-177. MSS_CTRL_R5SS0_CORE0_HALT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE0_HALT_HALT	R/W	7h	Writing '000' will unhalt CR5A. This register should be written only once.

2.3.2.4 MSS_CTRL_R5SS0_CORE1_HALT Register

2.3.2.4.1 MSS_CTRL_R5SS0_CORE1_HALT Register (Offset = 44h) [reset = 7h]

This register is used to Halt or Unhalt R5SS0 Core 1

Return to [Summary Table](#)

Table 2-178. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0044h

Figure 2-88. MSS_CTRL_R5SS0_CORE1_HALT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CORE1_HALT_HALT			
NONE				R/W			
0h				7h			

Table 2-179. MSS_CTRL_R5SS0_CORE1_HALT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE1_HALT_HALT	R/W	7h	Writing '000' will unhalt for CR5B. This register should be written only once.

2.3.2.5 MSS_CTRL_R5SS0_STATUS_REG Register

2.3.2.5.1 MSS_CTRL_R5SS0_STATUS_REG Register (Offset = 64h) [reset = 0h]

This register shows whether R5SS0 is in Lock step or Dual core mode.

Return to [Summary Table](#)

Table 2-180. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0064h

Figure 2-89. MSS_CTRL_R5SS0_STATUS_REG Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED							R5SS0_STATU S_REG_LOCK_ STEP	
NONE							R	
0h							0h	
7	6	5	4	3	2	1	0	
RESERVED							R5SS0_STATU S_REG_MEMS WAP	
NONE							R	
0h							0h	

Table 2-181. MSS_CTRL_R5SS0_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	R5SS0_STATUS_REG_L OCK_STEP	R	0h	Reading 1:confirms R5SS is in lockstep mode. Reading 0:confirms R5SS is in Dual-core mode.
7:1	RESERVED	NONE	0h	Reserved
0	R5SS0_STATUS_REG_M EMSWAP	R	0h	Reading 1:confirms ROM is Eclipsed from with RAM for R5.

2.3.2.6 MSS_CTRL_R5SS0_CORE0_STAT Register

2.3.2.6.1 MSS_CTRL_R5SS0_CORE0_STAT Register (Offset = 80h) [reset = 0h]

This register shows the WFI WFE status of R5SS0 Core 0

Return to [Summary Table](#)

Table 2-182. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0080h

Figure 2-90. MSS_CTRL_R5SS0_CORE0_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE0_STAT_WFE_STAT	RESERVED			R5SS0_CORE0_STAT_WFI_STAT
NONE			R	NONE			R
0h			0h	0h			0h

Table 2-183. MSS_CTRL_R5SS0_CORE0_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE0_STAT_WFE_STAT	R	0h	WFE Status
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE0_STAT_WFI_STAT	R	0h	WFI Status

2.3.2.7 MSS_CTRL_R5SS0_CORE1_STAT Register

2.3.2.7.1 MSS_CTRL_R5SS0_CORE1_STAT Register (Offset = 84h) [reset = 0h]

This register shows the WFI WFE status of R5SS0 Core 1

Return to [Summary Table](#)

Table 2-184. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0084h

Figure 2-91. MSS_CTRL_R5SS0_CORE1_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE1_STAT_WFE_STAT	RESERVED			R5SS0_CORE1_STAT_WFI_STAT
NONE			R	NONE			R
0h			0h	0h			0h

Table 2-185. MSS_CTRL_R5SS0_CORE1_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE1_STAT_WFE_STAT	R	0h	WFE Status
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE1_STAT_WFI_STAT	R	0h	WFI Status

2.3.2.8 MSS_CTRL_R5SS0_TEINIT Register

2.3.2.8.1 MSS_CTRL_R5SS0_TEINIT Register (Offset = 150h) [reset = 0h]

This register is used to set the Exception state of R5SS[x] at reset.

Return to [Summary Table](#)

Table 2-186. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0150h

Figure 2-92. MSS_CTRL_R5SS0_TEINIT Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
								R5SS0_TEINIT	R5SS0_TEINIT
								NONE	R/W
								0h	0h

Table 2-187. MSS_CTRL_R5SS0_TEINIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_TEINIT_TEINIT	R/W	0h	Exception handling state at reset. 0-ARM 1-Thumb

2.3.2.9 MSS_CTRL_R5SS0_ATCM_MEM_INIT Register

2.3.2.9.1 MSS_CTRL_R5SS0_ATCM_MEM_INIT Register (Offset = 300h) [reset = 0h]

This register is used to initialise the data and ECC of ATCM memory of R5SS0 .

Return to [Summary Table](#)

Table 2-188. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0300h

Figure 2-93. MSS_CTRL_R5SS0_ATCM_MEM_INIT Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
								R5SS0_ATCM_MEM_INIT_MEM_INIT	
								R/W	
								0h	

Table 2-189. MSS_CTRL_R5SS0_ATCM_MEM_INIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_ATCM_MEM_INIT_MEM_INIT	R/W	0h	Write_pulse bit field: Writing 1'b1 will start initializing the ATCM banks of CR5A/B. Value in each row is initialized to 0x0C_0000_0000

2.3.2.10 MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE Register

2.3.2.10.1 MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE Register (Offset = 304h) [reset = 0h]

This register is used to indicate the ATCM memory initialization completion for R5SS0.

Return to [Summary Table](#)

Table 2-190. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0304h

Figure 2-94. MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							R5SS0_ATCM_MEM_INIT_DONE_MEM_INIT_DONE
NONE							R/W1TC
0h							0h

Table 2-191. MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_ATCM_MEM_INIT_DONE_MEM_INIT_DONE	R/W1TC	0h	This field will be high once initialization of ATCM banks is finished. Writing 1'b1 would clear the bit.

2.3.2.11 MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS Register

2.3.2.11.1 MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS Register (Offset = 308h) [reset = 0h]

This register is used to indicate the status of ongoing memory initialization for ATCM memory of R5SS0.

Return to [Summary Table](#)

Table 2-192. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0308h

Figure 2-95. MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							R5SS0_ATCM_ MEM_INIT_STA TUS_MEM_ST ATUS	
NONE							R	
0h							0h	

Table 2-193. MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_ATCM_MEM_INIT_STATUS_MEM_STATUS	R	0h	1'b0: No initialization is happening for ATCM banks of CR5A/B 1'b1: Initialization is in progress for ATCM banks of CR5A/B

2.3.2.12 MSS_CTRL_R5SS0_BTCM_MEM_INIT Register

2.3.2.12.1 MSS_CTRL_R5SS0_BTCM_MEM_INIT Register (Offset = 30Ch) [reset = 0h]

This register is used to initialise the data and ECC of BTCM memory of R5SS0 .

Return to [Summary Table](#)

Table 2-194. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 030Ch

Figure 2-96. MSS_CTRL_R5SS0_BTCM_MEM_INIT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							R5SS0_BTCM_MEM_INIT_MEM_INIT
NONE							R/W
0h							0h

Table 2-195. MSS_CTRL_R5SS0_BTCM_MEM_INIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_BTCM_MEM_INIT_MEM_INIT	R/W	0h	Write_pulse bit field: Writing 1'b1 will start initializing the B0/1TCM banks of CR5A/B

2.3.2.13 MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE Register

2.3.2.13.1 MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE Register (Offset = 310h) [reset = 0h]

This register is used to indicate the BTCM memory initialization completion for R5SS0.

Return to [Summary Table](#)

Table 2-196. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0310h

Figure 2-97. MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							R5SS0_BTCM_MEM_INIT_DONE_MEM_INIT_DONE
NONE							R/W1TC
0h							0h

Table 2-197. MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_BTCM_MEM_INIT_DONE_MEM_INIT_DONE	R/W1TC	0h	This field will be high once initialization of B0/1TCM banks is finished. Writing 1'b1 would clear the bit.

2.3.2.14 MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS Register

2.3.2.14.1 MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS Register (Offset = 314h) [reset = 0h]

This register is used to indicate the status of ongoing memory initialization for BTCM memory of R5SS0.

Return to [Summary Table](#)

Table 2-198. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0314h

Figure 2-98. MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							R5SS0_BTCM_ MEM_INIT_STA TUS_MEM_ST ATUS	
NONE							R	
0h							0h	

Table 2-199. MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_BTCM_MEM_INIT_STATUS_MEM_STATUS	R	0h	1'b0: No initialization is happening for B0/1TCM banks of CR5A/B 1'b1: Initialization is in progress for B0/1TCM banks of CR5A/B

2.3.2.15 MSS_CTRL_L2IOCRAM_MEM_INIT Register

2.3.2.15.1 MSS_CTRL_L2IOCRAM_MEM_INIT Register (Offset = 330h) [reset = 0h]

This register is used to initialise the data and ECC of L2IOCRAM.

Return to [Summary Table](#)

Table 2-200. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0330h

Figure 2-99. MSS_CTRL_L2IOCRAM_MEM_INIT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					L2IOCRAM_ME M_INIT_PARTI TION2	L2IOCRAM_ME M_INIT_PARTI TION1	L2IOCRAM_ME M_INIT_PARTI TION0
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 2-201. MSS_CTRL_L2IOCRAM_MEM_INIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	L2IOCRAM_MEM_INIT_P ARTITION2	R/W	0h	Write_pulse bit field: Writing 1'b1 will start initializing the L2 Bank2. Value in each row is initialized to 0x0
1	L2IOCRAM_MEM_INIT_P ARTITION1	R/W	0h	Write_pulse bit field: Writing 1'b1 will start initializing the L2 Bank1. Value in each row is initialized to 0x0
0	L2IOCRAM_MEM_INIT_P ARTITION0	R/W	0h	Write_pulse bit field: Writing 1'b1 will start initializing the L2 Bank0. Value in each row is initialized to 0x0

2.3.2.16 MSS_CTRL_L2IOCRAM_MEM_INIT_DONE Register

2.3.2.16.1 MSS_CTRL_L2IOCRAM_MEM_INIT_DONE Register (Offset = 334h) [reset = 0h]

This register is used to indicate the L2IOCRAM memory initialization completion .

Return to [Summary Table](#)

Table 2-202. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0334h

Figure 2-100. MSS_CTRL_L2IOCRAM_MEM_INIT_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					L2IOCRAM_ME M_INIT_DONE _PARTITION2	L2IOCRAM_ME M_INIT_DONE _PARTITION1	L2IOCRAM_ME M_INIT_DONE _PARTITION0
NONE					R/W1TC	R/W1TC	R/W1TC
0h					0h	0h	0h

Table 2-203. MSS_CTRL_L2IOCRAM_MEM_INIT_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	L2IOCRAM_MEM_INIT_D ONE_PARTITION2	R/W1TC	0h	This field will be high once intialization of L2 bank2 is finished. Writing 1'b1 would clear the bit
1	L2IOCRAM_MEM_INIT_D ONE_PARTITION1	R/W1TC	0h	This field will be high once intialization of L2 bank1 is finished. Writing 1'b1 would clear the bit
0	L2IOCRAM_MEM_INIT_D ONE_PARTITION0	R/W1TC	0h	This field will be high once intialization of L2 bank0 is finished. Writing 1'b1 would clear the bit

2.3.2.17 MSS_CTRL_L2IOCRAM_MEM_INIT_STATUS Register

2.3.2.17.1 MSS_CTRL_L2IOCRAM_MEM_INIT_STATUS Register (Offset = 338h) [reset = 0h]

This register is used to indicate the status of ongoing memory initialization for L2IOCRAM.

Return to [Summary Table](#)

Table 2-204. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0338h

Figure 2-101. MSS_CTRL_L2IOCRAM_MEM_INIT_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					L2IOCRAM_MEM_INIT_STATUS_PARTITION2	L2IOCRAM_MEM_INIT_STATUS_PARTITION1	L2IOCRAM_MEM_INIT_STATUS_PARTITION0
NONE					R	R	R
0h					0h	0h	0h

Table 2-205. MSS_CTRL_L2IOCRAM_MEM_INIT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	L2IOCRAM_MEM_INIT_STATUS_PARTITION2	R	0h	1'b0: No initialization is happening for L2 bank2 1'b1: Initialization is in progress for L2 bank2
1	L2IOCRAM_MEM_INIT_STATUS_PARTITION1	R	0h	1'b0: No initialization is happening for L2 bank1 1'b1: Initialization is in progress for L2 bank1
0	L2IOCRAM_MEM_INIT_STATUS_PARTITION0	R	0h	1'b0: No initialization is happening for L2 bank0 1'b1: Initialization is in progress for L2 bank0

2.3.2.18 MSS_CTRL_MAILBOXRAM_MEM_INIT Register

2.3.2.18.1 MSS_CTRL_MAILBOXRAM_MEM_INIT Register (Offset = 33Ch) [reset = 0h]

This register is used to initialise the data and ECC of MBOX_SRAM.

Return to [Summary Table](#)

Table 2-206. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 033Ch

Figure 2-102. MSS_CTRL_MAILBOXRAM_MEM_INIT Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED								MAILBOXRAM_	MEM_INIT_ME
RESERVED								MO_INIT	
NONE									R/W
0h									0h

Table 2-207. MSS_CTRL_MAILBOXRAM_MEM_INIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	MAILBOXRAM_MEM_INIT_MEMO_INIT	R/W	0h	Write_pulse bit field: Writing 1'b1 will start initializing the MSS_MBOX. Value in each row is initialized to 0x0

2.3.2.19 MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE Register

2.3.2.19.1 MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE Register (Offset = 340h) [reset = 0h]

This register is used to indicate the MBOX_SRAM memory initialization completion .

Return to [Summary Table](#)

Table 2-208. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0340h

Figure 2-103. MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							MAILBOXRAM_
							MEM_INIT_DO
							NE_MEM0_DO
							NE
NONE							R/W1TC
0h							0h

Table 2-209. MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	MAILBOXRAM_MEM_INIT_DONE_MEM0_DONE	R/W1TC	0h	This field will be high once initialization of MSS_MBOX is finished. Writing 1'b1 would clear the bit

2.3.2.20 MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS Register

2.3.2.20.1 MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS Register (Offset = 344h) [reset = 0h]

This register is used to indicate the status of ongoing memory initialization for MBOX_SRAM.

Return to [Summary Table](#)

Table 2-210. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0344h

Figure 2-104. MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							MAILBOXRAM_
							MEM_INIT_STA
							TUS_MEMO_S
							TATUS
NONE							R
0h							0h

Table 2-211. MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	MAILBOXRAM_MEM_INIT_STATUS_MEMO_STATUS	R	0h	1'b0: No initialization is happening for MSS_MBOX 1'b1: Initialization is in progress for MSS_MBOX

2.3.2.21 MSS_CTRL_TPCC_MEM_INIT Register

2.3.2.21.1 MSS_CTRL_TPCC_MEM_INIT Register (Offset = 348h) [reset = 0h]

This register is used to initialise the data and ECC of EDMA_TPCC RAM.

Return to [Summary Table](#)

Table 2-212. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0348h

Figure 2-105. MSS_CTRL_TPCC_MEM_INIT Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
								TPCC_MEM_IN IT_TPCC_A_M EMINIT_START	
NONE									
0h									
R/W									
0h									

Table 2-213. MSS_CTRL_TPCC_MEM_INIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TPCC_MEM_INIT_TPCC_A_MEMINIT_START	R/W	0h	Write_pulse bit field: Writing 1'b1 will start initializing the MSS_TPCCA

2.3.2.22 MSS_CTRL_TPCC_MEM_INIT_DONE Register

2.3.2.22.1 MSS_CTRL_TPCC_MEM_INIT_DONE Register (Offset = 34Ch) [reset = 0h]

This register is used to indicate the EDMA_TPCC memory initialization completion .

Return to [Summary Table](#)

Table 2-214. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 034Ch

Figure 2-106. MSS_CTRL_TPCC_MEM_INIT_DONE Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							TPCC_MEM_IN IT_DONE_TPC C_A_MEMINIT _DONE	
NONE							R/W1TC	
0h							0h	

Table 2-215. MSS_CTRL_TPCC_MEM_INIT_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TPCC_MEM_INIT_DONE _TPCC_A_MEMINIT_DO NE	R/W1TC	0h	This field will be high once intialization of MSS_TPCCA is finished. Writing 1'b1 would clear the bit

2.3.2.23 MSS_CTRL_TPCC_MEMINIT_STATUS Register

2.3.2.23.1 MSS_CTRL_TPCC_MEMINIT_STATUS Register (Offset = 350h) [reset = 0h]

This register is used to indicate the status of ongoing memory initialization for EDMA_TPCC RAM.

Return to [Summary Table](#)

Table 2-216. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0350h

Figure 2-107. MSS_CTRL_TPCC_MEMINIT_STATUS Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
								TPCC_MEMINIT_STATUS_TPCC_A_MEMINIT_STATUS	
NONE								R	
0h								0h	

Table 2-217. MSS_CTRL_TPCC_MEMINIT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TPCC_MEMINIT_STATUS_TPCC_A_MEMINIT_STATUS	R	0h	1'b0: No initialization is happening for MSS_TPCCA 1'b1: Initialization is in progress for MSS_TPCCB

2.3.2.24 MSS_CTRL_TOP_PBIST_KEY_RST Register

2.3.2.24.1 MSS_CTRL_TOP_PBIST_KEY_RST Register (Offset = 400h) [reset = 0h]

This register is used to enable Top Pbist module.

Return to [Summary Table](#)

Table 2-218. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0400h

Figure 2-108. MSS_CTRL_TOP_PBIST_KEY_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TOP_PBIST_KEY_RST_PBIST_ST_RST				TOP_PBIST_KEY_RST_PBIST_ST_KEY			
R/W				R/W			
0h				0h			

Table 2-219. MSS_CTRL_TOP_PBIST_KEY_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:4	TOP_PBIST_KEY_RST_P BIST_ST_RST	R/W	0h	MSS PBIST controller will be brought out of reset when value is 0xA
3:0	TOP_PBIST_KEY_RST_P BIST_ST_KEY	R/W	0h	Top PBIST Selftest Key. Valid value is 0x5

2.3.2.25 MSS_CTRL_R5SS0_CTI_TRIG_SEL Register

2.3.2.25.1 MSS_CTRL_R5SS0_CTI_TRIG_SEL Register (Offset = 500h) [reset = 0h]

This register is used to select the two CTI trigger sources for R5SS[x]

Return to [Summary Table](#)

Table 2-220. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0500h

Figure 2-109. MSS_CTRL_R5SS0_CTI_TRIG_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
R5SS0_CTI_TRIG_SEL_TRIG1							
R/W							
0h							
7	6	5	4	3	2	1	0
R5SS0_CTI_TRIG_SEL_TRIG0							
R/W							
0h							

Table 2-221. MSS_CTRL_R5SS0_CTI_TRIG_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	R5SS0_CTI_TRIG_SEL_T RIG1	R/W	0h	Used for selecting the trigger source for 1st trigger of MSS_R5SS
7:0	R5SS0_CTI_TRIG_SEL_T RIG0	R/W	0h	Used for selecting the trigger source for 0th trigger of MSS_R5SS

2.3.2.26 MSS_CTRL_DBGSS_CTI_TRIG_SEL Register

2.3.2.26.1 MSS_CTRL_DBGSS_CTI_TRIG_SEL Register (Offset = 508h) [reset = 0h]

This register is used to select the four CTI trigger sources for DEBUGSS.

Return to [Summary Table](#)

Table 2-222. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0508h

Figure 2-110. MSS_CTRL_DBGSS_CTI_TRIG_SEL Name Register

31	30	29	28	27	26	25	24
DBGSS_CTI_TRIG_SEL_TRIG3							
R/W							
0h							
23	22	21	20	19	18	17	16
DBGSS_CTI_TRIG_SEL_TRIG2							
R/W							
0h							
15	14	13	12	11	10	9	8
DBGSS_CTI_TRIG_SEL_TRIG1							
R/W							
0h							
7	6	5	4	3	2	1	0
DBGSS_CTI_TRIG_SEL_TRIG0							
R/W							
0h							

Table 2-223. MSS_CTRL_DBGSS_CTI_TRIG_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	DBGSS_CTI_TRIG_SEL_TRIG3	R/W	0h	Used for selecting the trigger source for 3rd trigger of ONE_MCU_CTI
23:16	DBGSS_CTI_TRIG_SEL_TRIG2	R/W	0h	Used for selecting the trigger source for 2nd trigger of ONE_MCU_CTI
15:8	DBGSS_CTI_TRIG_SEL_TRIG1	R/W	0h	Used for selecting the trigger source for 1st trigger of ONE_MCU_CTI
7:0	DBGSS_CTI_TRIG_SEL_TRIG0	R/W	0h	Used for selecting the trigger source for 0th trigger of ONE_MCU_CTI

2.3.2.27 MSS_CTRL_MCAN0_HALTEN Register

2.3.2.27.1 MSS_CTRL_MCAN0_HALTEN Register (Offset = 520h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt MCAN[x] Peripheral.

Return to [Summary Table](#)

Table 2-224. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0520h

Figure 2-111. MSS_CTRL_MCAN0_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						MCAN0_HALTE N_CR5B0_HAL TEN	MCAN0_HALTE N_CR5A0_HAL TEN			
						R/W	R/W			
						0h	0h			

Table 2-225. MSS_CTRL_MCAN0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	MCAN0_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	MCAN0_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.28 MSS_CTRL_MCAN1_HALTEN Register

2.3.2.28.1 MSS_CTRL_MCAN1_HALTEN Register (Offset = 524h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt MCAN[x] Peripheral.

Return to [Summary Table](#)

Table 2-226. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0524h

Figure 2-112. MSS_CTRL_MCAN1_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						MCAN1_HALTE N_CR5B0_HAL TEN	MCAN1_HALTE N_CR5A0_HAL TEN			
						R/W	R/W			
						0h	0h			

Table 2-227. MSS_CTRL_MCAN1_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	MCAN1_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	MCAN1_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.29 MSS_CTRL_LIN0_HALTEN Register

2.3.2.29.1 MSS_CTRL_LIN0_HALTEN Register (Offset = 560h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt LIN[x] Peripheral.

Return to [Summary Table](#)

Table 2-228. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0560h

Figure 2-113. MSS_CTRL_LIN0_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						LIN0_HALTEN_CR5B0_HALTE_N	LIN0_HALTEN_CR5A0_HALTE_N			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-229. MSS_CTRL_LIN0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	LIN0_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	LIN0_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.30 MSS_CTRL_LIN1_HALTEN Register

2.3.2.30.1 MSS_CTRL_LIN1_HALTEN Register (Offset = 564h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt LIN[x] Peripheral.

Return to [Summary Table](#)

Table 2-230. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0564h

Figure 2-114. MSS_CTRL_LIN1_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						LIN1_HALTEN_	LIN1_HALTEN_			
						CR5B0_HALTE	CR5A0_HALTE			
						N	N			
						R/W	R/W			
						0h	0h			

Table 2-231. MSS_CTRL_LIN1_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	LIN1_HALTEN_CR5B0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	LIN1_HALTEN_CR5A0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.31 MSS_CTRL_LIN2_HALTEN Register

2.3.2.31.1 MSS_CTRL_LIN2_HALTEN Register (Offset = 568h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt LIN[x] Peripheral.

Return to [Summary Table](#)

Table 2-232. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0568h

Figure 2-115. MSS_CTRL_LIN2_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						LIN2_HALTEN_CR5B0_HALTE N	LIN2_HALTEN_CR5A0_HALTE N			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-233. MSS_CTRL_LIN2_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	LIN2_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	LIN2_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.32 MSS_CTRL_I2C0_HALTEN Register

2.3.2.32.1 MSS_CTRL_I2C0_HALTEN Register (Offset = 5A0h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt I2C[x] Peripheral.

Return to [Summary Table](#)

Table 2-234. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 05A0h

Figure 2-116. MSS_CTRL_I2C0_HALTEN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						I2C0_HALTEN_CR5B0_HALTE N	I2C0_HALTEN_CR5A0_HALTE N
NONE						R/W	R/W
0h						0h	0h

Table 2-235. MSS_CTRL_I2C0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	I2C0_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	I2C0_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.33 MSS_CTRL_I2C1_HALTEN Register

2.3.2.33.1 MSS_CTRL_I2C1_HALTEN Register (Offset = 5A4h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt I2C[x] Peripheral.

Return to [Summary Table](#)

Table 2-236. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 05A4h

Figure 2-117. MSS_CTRL_I2C1_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						I2C1_HALTEN_CR5B0_HALTE N	I2C1_HALTEN_CR5A0_HALTE N			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-237. MSS_CTRL_I2C1_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	I2C1_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	I2C1_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.34 MSS_CTRL_I2C2_HALTEN Register

2.3.2.34.1 MSS_CTRL_I2C2_HALTEN Register (Offset = 5A8h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt I2C[x] Peripheral.

Return to [Summary Table](#)

Table 2-238. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 05A8h

Figure 2-118. MSS_CTRL_I2C2_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						I2C2_HALTEN_CR5B0_HALTE N	I2C2_HALTEN_CR5A0_HALTE N			
						R/W	R/W			
						0h	0h			

Table 2-239. MSS_CTRL_I2C2_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	I2C2_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	I2C2_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.35 MSS_CTRL_RTIO_HALTEN Register

2.3.2.35.1 MSS_CTRL_RTIO_HALTEN Register (Offset = 5E0h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt RTI[x] Peripheral.

Return to [Summary Table](#)

Table 2-240. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 05E0h

Figure 2-119. MSS_CTRL_RTIO_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						RTIO_HALTEN_	RTIO_HALTEN_			
NONE						CR5B0_HALTE	CR5A0_HALTE			
0h						N	N			
						R/W	R/W			
						0h	0h			

Table 2-241. MSS_CTRL_RTIO_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	RTIO_HALTEN_CR5B0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	RTIO_HALTEN_CR5A0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.36 MSS_CTRL_RT11_HALTEN Register

2.3.2.36.1 MSS_CTRL_RT11_HALTEN Register (Offset = 5E4h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt RTI[x] Peripheral.

Return to [Summary Table](#)

Table 2-242. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 05E4h

Figure 2-120. MSS_CTRL_RT11_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						RTI1_HALTEN_	RTI1_HALTEN_			
						CR5B0_HALTE	CR5A0_HALTE			
						N	N			
						R/W	R/W			
						0h	0h			

Table 2-243. MSS_CTRL_RT11_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	RTI1_HALTEN_CR5B0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	RTI1_HALTEN_CR5A0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.37 MSS_CTRL_RT12_HALTEN Register

2.3.2.37.1 MSS_CTRL_RT12_HALTEN Register (Offset = 5E8h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt RTI[x] Peripheral.

Return to [Summary Table](#)

Table 2-244. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 05E8h

Figure 2-121. MSS_CTRL_RT12_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						RTI2_HALTEN_	RTI2_HALTEN_			
						CR5B0_HALTE	CR5A0_HALTE			
						N	N			
						R/W	R/W			
						0h	0h			

Table 2-245. MSS_CTRL_RT12_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	RTI2_HALTEN_CR5B0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	RTI2_HALTEN_CR5A0_HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.38 MSS_CTRL_RT13_HALTEN Register

2.3.2.38.1 MSS_CTRL_RT13_HALTEN Register (Offset = 5ECh) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt RTI[x] Peripheral.

Return to [Summary Table](#)

Table 2-246. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 05ECh

Figure 2-122. MSS_CTRL_RT13_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						RTI3_HALTEN_	RTI3_HALTEN_			
						CR5B0_HALTE	CR5A0_HALTE			
						N	N			
						R/W	R/W			
						0h	0h			

Table 2-247. MSS_CTRL_RT13_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	RTI3_HALTEN_CR5B0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	RTI3_HALTEN_CR5A0_H ALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.39 MSS_CTRL_CPSW_HALTEN Register

2.3.2.39.1 MSS_CTRL_CPSW_HALTEN Register (Offset = 620h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt CPSW Peripheral.

Return to [Summary Table](#)

Table 2-248. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0620h

Figure 2-123. MSS_CTRL_CPSW_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						CPSW_HALTE N_CR5B0_HAL TEN	CPSW_HALTE N_CR5A0_HAL TEN			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-249. MSS_CTRL_CPSW_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CPSW_HALTEN_CR5B0_ HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CPSW_HALTEN_CR5A0_ HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.40 MSS_CTRL_MCRC0_HALTEN Register

2.3.2.40.1 MSS_CTRL_MCRC0_HALTEN Register (Offset = 624h) [reset = 0h]

This register selects which R5 CPU when debug halted shall halt MCRC Peripheral.

Return to [Summary Table](#)

Table 2-250. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0624h

Figure 2-124. MSS_CTRL_MCRC0_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						MCRC0_HALT EN_CR5B0_HA LTEN	MCRC0_HALT EN_CR5A0_HA LTEN			
						R/W	R/W			
						0h	0h			

Table 2-251. MSS_CTRL_MCRC0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	MCRC0_HALTEN_CR5B0 _HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	MCRC0_HALTEN_CR5A0 _HALTEN	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.3.2.41 MSS_CTRL_TPTC_BOUNDARY_CFG Register

2.3.2.41.1 MSS_CTRL_TPTC_BOUNDARY_CFG Register (Offset = 830h) [reset = 1313h]

TPTC_BOUNDARY_CFG.

Return to [Summary Table](#)

Table 2-252. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0830h

Figure 2-125. MSS_CTRL_TPTC_BOUNDARY_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		TPTC_BOUNDARY_CFG_TPTC_A1_SIZE					
NONE		R/W					
0h		13h					
7	6	5	4	3	2	1	0
RESERVED		TPTC_BOUNDARY_CFG_TPTC_A0_SIZE					
NONE		R/W					
0h		13h					

Table 2-253. MSS_CTRL_TPTC_BOUNDARY_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:8	TPTC_BOUNDARY_CFG_TPTC_A1_SIZE	R/W	13h	6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of MSS_TPTC_A1 Example: Writing 6'd19 decides boundary to be 2 ¹⁹ i.e. 512 KB
7:6	RESERVED	NONE	0h	Reserved
5:0	TPTC_BOUNDARY_CFG_TPTC_A0_SIZE	R/W	13h	6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of MSS_TPTC_A0 Example: Writing 6'd19 decides boundary to be 2 ¹⁹ i.e. 512 KB

2.3.2.42 MSS_CTRL_TPTC_XID_REORDER_CFG Register

2.3.2.42.1 MSS_CTRL_TPTC_XID_REORDER_CFG Register (Offset = 834h) [reset = 0h]

TPTC_XID_REORDER_CFG.

Return to [Summary Table](#)

Table 2-254. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0834h

Figure 2-126. MSS_CTRL_TPTC_XID_REORDER_CFG Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
								TPTC_XID_REORDER_CFG_TPTC_A1_DISABLE	
								R/W	
								0h	
7	6	5	4	3	2	1	0	RESERVED	
								TPTC_XID_REORDER_CFG_TPTC_A0_DISABLE	
								R/W	
								0h	

Table 2-255. MSS_CTRL_TPTC_XID_REORDER_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	TPTC_XID_REORDER_CFG_TPTC_A1_DISABLE	R/W	0h	Writing 1'b1 will disable the CID-RID-SID reordering feature for MSS_TPTC_A1
7:1	RESERVED	NONE	0h	Reserved
0	TPTC_XID_REORDER_CFG_TPTC_A0_DISABLE	R/W	0h	Writing 1'b1 will disable the CID-RID-SID reordering feature for MSS_TPTC_A0

2.3.2.43 MSS_CTRL_TPTC_DBS_CONFIG Register

2.3.2.43.1 MSS_CTRL_TPTC_DBS_CONFIG Register (Offset = 838h) [reset = 11h]

This register controls the default burst size of EDMA TPTC.

Return to [Summary Table](#)

Table 2-256. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0838h

Figure 2-127. MSS_CTRL_TPTC_DBS_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		TPTC_DBS_CONFIG_TPTC_A1		RESERVED		TPTC_DBS_CONFIG_TPTC_A0	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	

Table 2-257. MSS_CTRL_TPTC_DBS_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:4	TPTC_DBS_CONFIG_TPTC_A1	R/W	0h	DBS [default burst size] tieoff value for TPTC A1. DBS tieoff defines optimally sized cmd.Both the read and write controller will always issue commands that are less than or equal to the DBS tieoff value. This will typically be on the order of 4 or 8 dataphases worth of data. DBS must always be tied off to no larger than half of the Channel FIFO size. Set DBS to - 2'b00 = 16 byte 2'b01 = 32 byte 2'b10 = 64 byte 2'b11 = 128 byte
3:2	RESERVED	NONE	0h	Reserved
1:0	TPTC_DBS_CONFIG_TPTC_A0	R/W	0h	DBS [default burst size] tieoff value for TPTC A0. DBS tieoff defines optimally sized cmd.Both the read and write controller will always issue commands that are less than or equal to the DBS tieoff value. This will typically be on the order of 4 or 8 dataphases worth of data. DBS must always be tied off to no larger than half of the Channel FIFO size. Set DBS to - 2'b00 = 16 byte 2'b01 = 32 byte 2'b10 = 64 byte 2'b11 = 128 byte

2.3.2.44 MSS_CTRL_OSPI_CONFIG Register

2.3.2.44.1 MSS_CTRL_OSPI_CONFIG Register (Offset = 83Ch) [reset = 0h]

OSPI_CONFIG.

Return to [Summary Table](#)

Table 2-258. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 083Ch

Figure 2-128. MSS_CTRL_OSPI_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	OSPI_CONFIG_RTXIP_PENDING			RESERVED			
NONE	R/W			NONE			
0h	0h			0h			
7	6	5	4	3	2	1	0
RESERVED	OSPI_CONFIG_ICLK_SEL			RESERVED	OSPI_CONFIG_EXT_CLK		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-259. MSS_CTRL_OSPI_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED	NONE	0h	Reserved
14:12	OSPI_CONFIG_RTXIP_PENDING	R/W	0h	Real time xip indication for OSPI Write 3'b111 for real time xip is pending Write 3'b000 for real time xip is done configuration changes must be done when FSS is idle/not configured/no transactions
11:7	RESERVED	NONE	0h	Reserved
6:4	OSPI_CONFIG_ICLK_SEL	R/W	0h	Write 3'b111 to switch to loopback clock as OSPI input IO clock Write 3'b000 to switch to OSPI DQS as OSPI input IO clock configuration changes must be done when FSS is idle/not configured/no transactions
3	RESERVED	NONE	0h	Reserved
2:0	OSPI_CONFIG_EXT_CLK	R/W	0h	Write 3'b111 to external clock as OSPI baud clock source - needed for DFT IO char.

2.3.2.45 MSS_CTRL_OSPI_BOOT_CONFIG_MASK Register

2.3.2.45.1 MSS_CTRL_OSPI_BOOT_CONFIG_MASK Register (Offset = 840h) [reset = 0h]

OSPI_BOOT_CONFIG_MASK.

Return to [Summary Table](#)**Table 2-260. Instance Table**

Instance Name	Physical Address
MSS_CTRL	50D0 0840h

Figure 2-129. MSS_CTRL_OSPI_BOOT_CONFIG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				OSPI_BOOT_CONFIG_MASK_BOOT_SIZE			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
OSPI_BOOT_CONFIG_MASK_BOOT_SIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
OSPI_BOOT_CONFIG_MASK_BOOT_SIZE							
R/W							
0h							

Table 2-261. MSS_CTRL_OSPI_BOOT_CONFIG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	OSPI_BOOT_CONFIG_M ASK_BOOT_SIZE	R/W	0h	OSPI boot size register configuration changes must be done when FSS is idle/not configured/no transactions

2.3.2.46 MSS_CTRL_OSPI_BOOT_CONFIG_SEG Register

2.3.2.46.1 MSS_CTRL_OSPI_BOOT_CONFIG_SEG Register (Offset = 844h) [reset = 0h]

OSPI_BOOT_CONFIG_SEG.

Return to [Summary Table](#)

Table 2-262. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0844h

Figure 2-130. MSS_CTRL_OSPI_BOOT_CONFIG_SEG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				OSPI_BOOT_CONFIG_SEG_BOOT_SEG			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
OSPI_BOOT_CONFIG_SEG_BOOT_SEG							
R/W							
0h							
7	6	5	4	3	2	1	0
OSPI_BOOT_CONFIG_SEG_BOOT_SEG							
R/W							
0h							

Table 2-263. MSS_CTRL_OSPI_BOOT_CONFIG_SEG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	OSPI_BOOT_CONFIG_SEG_BOOT_SEG	R/W	0h	OSPI segment selector for programmed boot size configuration changes must be done when FSS is idle/not configured/no transactions

2.3.2.47 MSS_CTRL_TPCC0_INTAGG_MASK Register

2.3.2.47.1 MSS_CTRL_TPCC0_INTAGG_MASK Register (Offset = 848h) [reset = 0h]

This register Masks selected interrupt sources from the Aggregated TPCC0 interrupt.

Return to [Summary Table](#)

Table 2-264. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0848h

Figure 2-131. MSS_CTRL_TPCC0_INTAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						TPCC0_INTAGG_MASK_TPTC_A1	TPCC0_INTAGG_MASK_TPTC_A0
NONE						R/W	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							TPCC0_INTAGG_MASK_TPC_A_INT7
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
TPCC0_INTAGG_MASK_TPC_A_INT6	TPCC0_INTAGG_MASK_TPC_A_INT5	TPCC0_INTAGG_MASK_TPC_A_INT4	TPCC0_INTAGG_MASK_TPC_A_INT3	TPCC0_INTAGG_MASK_TPC_A_INT2	TPCC0_INTAGG_MASK_TPC_A_INT1	TPCC0_INTAGG_MASK_TPC_A_INT0	TPCC0_INTAGG_MASK_TPC_A_INTG
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-265. MSS_CTRL_TPCC0_INTAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	TPCC0_INTAGG_MASK_TPTC_A1	R/W	0h	Mask Interrupt from TPTC A1 to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
16	TPCC0_INTAGG_MASK_TPTC_A0	R/W	0h	Mask Interrupt from TPTC A0 to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
15:9	RESERVED	NONE	0h	Reserved
8	TPCC0_INTAGG_MASK_TPC_A_INT7	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
7	TPCC0_INTAGG_MASK_TPC_A_INT6	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked

Table 2-265. MSS_CTRL_TPCC0_INTAGG_MASK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	TPCC0_INTAGG_MASK_TPCC_A_INT5	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
5	TPCC0_INTAGG_MASK_TPCC_A_INT4	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
4	TPCC0_INTAGG_MASK_TPCC_A_INT3	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
3	TPCC0_INTAGG_MASK_TPCC_A_INT2	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
2	TPCC0_INTAGG_MASK_TPCC_A_INT1	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
1	TPCC0_INTAGG_MASK_TPCC_A_INT0	R/W	0h	Mask Interrupt from TPCC A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked
0	TPCC0_INTAGG_MASK_TPCC_A_INTG	R/W	0h	Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG 1'b1 Interrupt is Masked 1'b0 Interrupt is Unmasked

2.3.2.48 MSS_CTRL_TPCC0_INTAGG_STATUS Register

2.3.2.48.1 MSS_CTRL_TPCC0_INTAGG_STATUS Register (Offset = 84Ch) [reset = 0h]

This register shows the Status of Unmasked Interrupts from TPCC0.

Return to [Summary Table](#)

Table 2-266. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 084Ch

Figure 2-132. MSS_CTRL_TPCC0_INTAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						TPCC0_INTAGG_STATUS_TPTC_A1	TPCC0_INTAGG_STATUS_TPTC_A0
NONE						R/W1TC	R/W1TC
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							TPCC0_INTAGG_STATUS_TPCC_A_INT7
NONE							R/W1TC
0h							0h
7	6	5	4	3	2	1	0
TPCC0_INTAGG_STATUS_TPCC_A_INT6	TPCC0_INTAGG_STATUS_TPCC_A_INT5	TPCC0_INTAGG_STATUS_TPCC_A_INT4	TPCC0_INTAGG_STATUS_TPCC_A_INT3	TPCC0_INTAGG_STATUS_TPCC_A_INT2	TPCC0_INTAGG_STATUS_TPCC_A_INT1	TPCC0_INTAGG_STATUS_TPCC_A_INT0	TPCC0_INTAGG_STATUS_TPCC_A_INTG
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-267. MSS_CTRL_TPCC0_INTAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	TPCC0_INTAGG_STATUS_TPTC_A1	R/W1TC	0h	Status of Interrupt from TPTC A1. Set only if Interrupt is unmasked in TPCC0_INTAGG_MASK. Write 0x1 to clear this interrupt.
16	TPCC0_INTAGG_STATUS_TPTC_A0	R/W1TC	0h	Status of Interrupt from TPTC A0. Set only if Interrupt is unmasked in TPCC0_INTAGG_MASK. Write 0x1 to clear this interrupt.
15:9	RESERVED	NONE	0h	Reserved
8	TPCC0_INTAGG_STATUS_TPCC_A_INT7	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interrupt is unmasked in TPCC0_INTAGG_MASK. Write 0x1 to clear this interrupt.
7	TPCC0_INTAGG_STATUS_TPCC_A_INT6	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interrupt is unmasked in TPCC0_INTAGG_MASK. Write 0x1 to clear this interrupt.
6	TPCC0_INTAGG_STATUS_TPCC_A_INT5	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interrupt is unmasked in TPCC0_INTAGG_MASK. Write 0x1 to clear this interrupt.

Table 2-267. MSS_CTRL_TPCC0_INTAGG_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	TPCC0_INTAGG_STATU S_TPCC_A_INT4	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_INTAGG_MASK Wrie 0x1 to clear this interrupt.
4	TPCC0_INTAGG_STATU S_TPCC_A_INT3	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_INTAGG_MASK Wrie 0x1 to clear this interrupt.
3	TPCC0_INTAGG_STATU S_TPCC_A_INT2	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_INTAGG_MASK Wrie 0x1 to clear this interrupt.
2	TPCC0_INTAGG_STATU S_TPCC_A_INT1	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_INTAGG_MASK Wrie 0x1 to clear this interrupt.
1	TPCC0_INTAGG_STATU S_TPCC_A_INT0	R/W1TC	0h	Status of Interrupt from TPCC A Set only if Interupt is unmasked in TPCC0_INTAGG_MASK Wrie 0x1 to clear this interrupt.
0	TPCC0_INTAGG_STATU S_TPCC_A_INTG	R/W1TC	0h	Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_INTAGG_MASK Wrie 0x1 to clear this interrupt.

2.3.2.49 MSS_CTRL_TPCC0_INTAGG_STATUS_RAW Register

2.3.2.49.1 MSS_CTRL_TPCC0_INTAGG_STATUS_RAW Register (Offset = 850h) [reset = 0h]

This register shows the Status of all Interrupts from TPCC0.

Return to [Summary Table](#)

Table 2-268. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0850h

Figure 2-133. MSS_CTRL_TPCC0_INTAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						TPCC0_INTAGG_STATUS_RAW_TPTC_A1	TPCC0_INTAGG_STATUS_RAW_TPTC_A0
NONE						R/W1TC	R/W1TC
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT7
NONE							R/W1TC
0h							0h
7	6	5	4	3	2	1	0
TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT6	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT5	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT4	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT3	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT2	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT1	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT0	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INTG
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-269. MSS_CTRL_TPCC0_INTAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	TPCC0_INTAGG_STATUS_RAW_TPTC_A1	R/W1TC	0h	Raw Status of Interrupt from TPTC A1. Set irrespective if the Interupt is masked or unmasked in TPCC0_INTAGG_MASK
16	TPCC0_INTAGG_STATUS_RAW_TPTC_A0	R/W1TC	0h	Raw Status of Interrupt from TPTC A0. Set irrespective if the Interupt is masked or unmasked in TPCC0_INTAGG_MASK
15:9	RESERVED	NONE	0h	Reserved
8	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT7	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK
7	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT6	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK
6	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT5	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK

Table 2-269. MSS_CTRL_TPCC0_INTAGG_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT4	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK
4	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT3	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK
3	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT2	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK
2	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT1	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK
1	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INT0	R/W1TC	0h	Raw Status of Interrupt from TPCC A. Set irrespective if the Interupt is masked or unmasked in TPCC0_INTAGG_MASK
0	TPCC0_INTAGG_STATUS_RAW_TPCC_A_INTG	R/W1TC	0h	Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK

2.3.2.50 MSS_CTRL_PRU_ICSS_IDLE_CONTROL Register

2.3.2.50.1 MSS_CTRL_PRU_ICSS_IDLE_CONTROL Register (Offset = 854h) [reset = 3h]

This register configures the Idle mode behaviour of ICSSM.

Return to [Summary Table](#)

Table 2-270. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0854h

Figure 2-134. MSS_CTRL_PRU_ICSS_IDLE_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PRU_ICSS_IDLE_CONTROL_ICSSM1_NOGATE	PRU_ICSS_IDLE_CONTROL_ICSSM0_NOGATE
NONE						R/W	R/W
0h						1h	1h

Table 2-271. MSS_CTRL_PRU_ICSS_IDLE_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	PRU_ICSS_IDLE_CONTROL_ICSSM1_NOGATE	R/W	1h	Writing 1'b0 will enable local auto-clock gating [lower power] at IP level with increase in access/functional latency. Following IPs are controlled with this signal ICSSM1
0	PRU_ICSS_IDLE_CONTROL_ICSSM0_NOGATE	R/W	1h	Writing 1'b0 will enable local auto-clock gating [lower power] at IP level with increase in access/functional latency. Following IPs are controlled with this signal ICSSM0

2.3.2.51 MSS_CTRL_GPMC_CONTROL Register

2.3.2.51.1 MSS_CTRL_GPMC_CONTROL Register (Offset = 858h) [reset = 100h]

This register is used to configure the GPMC Clock source and Loop Back clock Source.

Return to [Summary Table](#)

Table 2-272. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0858h

Figure 2-135. MSS_CTRL_GPMC_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			GPMC_CONTR OL_CLK_LB_O E_N	RESERVED			GPMC_CONTR OL_CLK_OE_N
NONE			R/W	NONE			R/W
0h			0h	0h			1h
7	6	5	4	3	2	1	0
RESERVED			GPMC_CONTR OL_CLK_LB_S EL	RESERVED			GPMC_CONTR OL_CLKOUT_S EL
NONE			R/W	NONE			R/W
0h			0h	0h			0h

Table 2-273. MSS_CTRL_GPMC_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	GPMC_CONTROL_CLK_LB_OE_N	R/W	0h	GPMC_CLK_LB oe_n 1:GPMC_dev_clk is driven to pad 0:GPMC_dev_clk is not driven to pad
11:9	RESERVED	NONE	0h	Reserved
8	GPMC_CONTROL_CLK_OE_N	R/W	1h	GPMC_CLKOUT oe_n 1:GPMC_dev_clk mux output is driven to pad 0:GPMC_dev_clk mux output is not driven to pad
7:5	RESERVED	NONE	0h	Reserved
4	GPMC_CONTROL_CLK_LB_SEL	R/W	0h	GPMC_CLK_LB sel 0:GPMC_CLK_LB pad clock 1:GPMC_CLK pad clock
3:1	RESERVED	NONE	0h	Reserved
0	GPMC_CONTROL_CLKOUT_SEL	R/W	0h	GPMC_CLKOUT sel 0:GPMC_func_clock 1:GPMC_dev clock

2.3.2.52 MSS_CTRL_INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL Register

2.3.2.52.1 MSS_CTRL_INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL Register (Offset = 85Ch) [reset = 0h]

This register has dynamic clock gating enable for interconnects.

Return to [Summary Table](#)

Table 2-274. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 085Ch

Figure 2-136. MSS_CTRL_INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	INTERCONNECT_CLK_GATE_DYNAMIC_CONTR OL_MISC_PERIPH_DYNAMIC_CLK_GATE_EN			RESERVED	INTERCONNECT_CLK_GATE_DYNAMIC_CONTR OL_MISC_CONFIG1_DYNAMIC_CLK_GATE_E N		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
15	14	13	12	11	10	9	8
RESERVED	INTERCONNECT_CLK_GATE_DYNAMIC_CONTR OL_MISC_CONFIG0_DYNAMIC_CLK_GATE_E N			RESERVED	INTERCONNECT_CLK_GATE_DYNAMIC_CONTR OL_PERI_DYNAMIC_CLK_GATE_EN		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
7	6	5	4	3	2	1	0
RESERVED	INTERCONNECT_CLK_GATE_DYNAMIC_CONTR OL_INFRA_G1_DYNAMIC_CLK_GATE_EN			RESERVED	INTERCONNECT_CLK_GATE_DYNAMIC_CONTR OL_INFRA_G0_DYNAMIC_CLK_GATE_EN		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-275. MSS_CTRL_INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:20	INTERCONNECT_CLK_G ATE_DYNAMIC_CONTR OL_MISC_PERIPH_DYN AMIC_CLK_GATE_EN	R/W	0h	dynamic clock gate feature enable. Multibit write Write 0x111 to enable Write 0x000 to disable 2 extra clock latency for the first access after the clock is gated and SCRIP_PERI is not gated
19	RESERVED	NONE	0h	Reserved
18:16	INTERCONNECT_CLK_G ATE_DYNAMIC_CONTR OL_MISC_CONFIG1_DY NAMIC_CLK_GATE_EN	R/W	0h	dynamic clock gate feature enable. Multibit write Write 0x111 to enable Write 0x000 to disable 2 extra clock latency for the first access after the clock is gated and SCRIP_PERI is not gated
15	RESERVED	NONE	0h	Reserved
14:12	INTERCONNECT_CLK_G ATE_DYNAMIC_CONTR OL_MISC_CONFIG0_DY NAMIC_CLK_GATE_EN	R/W	0h	dynamic clock gate feature enable. Multibit write Write 0x111 to enable Write 0x000 to disable 2 extra clock latency for the first access after the clock is gated and SCRIP_PERI is not gated
11	RESERVED	NONE	0h	Reserved

**Table 2-275. MSS_CTRL_INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
10:8	INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL_PERI_DYNAMIC_CLK_GATE_EN	R/W	0h	dynamic clock gate feature enable. Multibit write Write 0x111 to enable Write 0x000 to disable 2 extra clock latency for the first access after the clock is gated and SCRP_PERI is not gated
7	RESERVED	NONE	0h	Reserved
6:4	INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL_INFRA_G1_DYNAMIC_CLK_GATE_EN	R/W	0h	dynamic clock gate feature enable. Multibit write Write 0x111 to enable Write 0x000 to disable 2 extra clock latency for the first access after the clock is gated and SCRP_PERI is not gated 4 extra clock latency for the first access after the clock is gated and SCRP_PERI is gated
3	RESERVED	NONE	0h	Reserved
2:0	INTERCONNECT_CLK_GATE_DYNAMIC_CONTROL_INFRA_G0_DYNAMIC_CLK_GATE_EN	R/W	0h	dynamic clock gate feature enable. Multibit write Write 0x111 to enable Write 0x000 to disable 2 extra clock latency for the first access after the clock is gated and SCRP_PERI is not gated 4 extra clock latency for the first access after the clock is gated and SCRP_PERI is gated

2.3.2.53 MSS_CTRL_CPSW_CONTROL Register

2.3.2.53.1 MSS_CTRL_CPSW_CONTROL Register (Offset = 860h) [reset = 1000100h]

This register is used to control the CPSW Ethernet modes and additional controls on the IO.

Return to [Summary Table](#)

Table 2-276. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0860h

Figure 2-137. MSS_CTRL_CPSW_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							CPSW_CONTR OL_RGMII2_ID _MODE
NONE							R/W
0h							1h
23	22	21	20	19	18	17	16
RESERVED	CPSW_CONTR OL_RMII2_REF _CLK_SEL	RESERVED	CPSW_CONTR OL_RMII2_REF _CLK_OE_N	RESERVED	CPSW_CONTROL_PORT2_MODE_SEL		
NONE	R/W	NONE	R/W	NONE	R/W		
0h	0h	0h	0h	0h	0h		
15	14	13	12	11	10	9	8
RESERVED							CPSW_CONTR OL_RGMII1_ID _MODE
NONE							R/W
0h							1h
7	6	5	4	3	2	1	0
RESERVED	CPSW_CONTR OL_RMII1_REF _CLK_SEL	RESERVED	CPSW_CONTR OL_RMII1_REF _CLK_OE_N	RESERVED	CPSW_CONTROL_PORT1_MODE_SEL		
NONE	R/W	NONE	R/W	NONE	R/W		
0h	0h	0h	0h	0h	0h		

Table 2-277. MSS_CTRL_CPSW_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	CPSW_CONTROL_RGMII2_ID_MODE	R/W	1h	Internal delay mode for port 2. Only for TX 0 : ID mode is disabled 1 : ID mode is enabled
23	RESERVED	NONE	0h	Reserved
22	CPSW_CONTROL_RMII2_REF_CLK_SEL	R/W	0h	To select the rmii_ref_clk loopback mux output either from PAD or from MSS_RCM. Write 0 to get clock will be from IO pad[pad loopback]. Write 1 to get clock from internal loopback.
21	RESERVED	NONE	0h	Reserved
20	CPSW_CONTROL_RMII2_REF_CLK_OE_N	R/W	0h	RMII_REF_CLK IO Output enable control 1'b0 Output enable 1'b1 Output Disable
19	RESERVED	NONE	0h	Reserved

Table 2-277. MSS_CTRL_CPSW_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18:16	CPSW_CONTROL_PORT_2_MODE_SEL	R/W	0h	Port 2 Interface 3'b000 = MII 3'b001 = RMII 3'b010 = RGMII 3'b011 - 111 = Not Supported
15:9	RESERVED	NONE	0h	Reserved
8	CPSW_CONTROL_RGMII_1_ID_MODE	R/W	1h	Internal delay mode for port 1. Only for TX 0 : ID mode is disabled 1 : ID mode is enabled
7	RESERVED	NONE	0h	Reserved
6	CPSW_CONTROL_RMII1_REF_CLK_SEL	R/W	0h	To select the rmii_ref_clk loopback mux output either from PAD or from MSS_RCM. Write 1'b0 to get clock will be from IO pad[pad loopback]. Write 1'b1 to get clock from internal source
5	RESERVED	NONE	0h	Reserved
4	CPSW_CONTROL_RMII1_REF_CLK_OE_N	R/W	0h	RMII_REF_CLK IO Output enable control 1'b0 Output enable 1'b1 Output Disable
3	RESERVED	NONE	0h	Reserved
2:0	CPSW_CONTROL_PORT_1_MODE_SEL	R/W	0h	Port 1 Interface 3'b000 = MII 3'b001 = RMII 3'b010 = RGMII 3'b011 - 111 = Not Supported

2.3.2.54 MSS_CTRL_PRU_ICSS_GPO_SEL Register

2.3.2.54.1 MSS_CTRL_PRU_ICSS_GPO_SEL Register (Offset = 868h) [reset = 0h]

This Register is used to select between icssm0 gpo and icssm1 gpo.

Return to [Summary Table](#)

Table 2-278. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0868h

Figure 2-138. MSS_CTRL_PRU_ICSS_GPO_SEL Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	PRU_ICSS_GP O_SEL_PRU1_ SEL	PRU_ICSS_GP O_SEL_PRU0_ SEL
RESERVED									
NONE							R/W	R/W	
0h							0h	0h	

Table 2-279. MSS_CTRL_PRU_ICSS_GPO_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	PRU_ICSS_GPO_SEL_P RU1_SEL	R/W	0h	Mux select field which Selects between icssm0_pru1_gpo & icssm1_pru1_gpo: 1'h0 :icssm0_pru1_gpo 1'h1:icssm1_pru1_gpo The output of the mux is going as input to inputXBAR,mdlXBAR,iclXBAR. Refer to C2K XBAR section for details
0	PRU_ICSS_GPO_SEL_P RU0_SEL	R/W	0h	Mux select field which Selects between icssm0_pru0_gpo & icssm1_pru0_gpo: 1'h0 :icssm0_pru0_gpo 1'h1:icssm1_pru0_gpo The output of the mux is going as input to inputXBAR,mdlXBAR,iclXBAR. Refer to C2K XBAR section for details

2.3.2.55 MSS_CTRL_CTRL_USB_CTRL Register

2.3.2.55.1 MSS_CTRL_CTRL_USB_CTRL Register (Offset = 874h) [reset = 1h]

This register is used to control the usb registers.

Return to [Summary Table](#)

Table 2-280. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0874h

Figure 2-139. MSS_CTRL_CTRL_USB_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CTRL_USB_CTRL_USB_WUEN	RESERVED	CTRL_USB_CTRL_CM_PWRDN
NONE					R/W	NONE	R/W
0h					0h	0h	1h

Table 2-281. MSS_CTRL_CTRL_USB_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	CTRL_USB_CTRL_USB_WUEN	R/W	0h	USB Wakeup Enable
1	RESERVED	NONE	0h	Reserved
0	CTRL_USB_CTRL_CM_PWRDN	R/W	1h	Power down the USB CM PHY 1 : PHY Powered down 0 : PHY in normal mode

2.3.2.56 MSS_CTRL_CTRL_USB_STS Register

2.3.2.56.1 MSS_CTRL_CTRL_USB_STS Register (Offset = 878h) [reset = 0h]

This register is used to check the status of Charger Detection.

Return to [Summary Table](#)

Table 2-282. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0878h

Figure 2-140. MSS_CTRL_CTRL_USB_STS Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED								CTRL_USB_ST S_WUEVT	
NONE								R	
0h								0h	

Table 2-283. MSS_CTRL_CTRL_USB_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	CTRL_USB_STS_WUEVT	R	0h	Wakeup Event

2.3.2.57 MSS_CTRL_USB_SLAVE_CONTROL Register

2.3.2.57.1 MSS_CTRL_USB_SLAVE_CONTROL Register (Offset = 880h) [reset = 0h]

This register is used to control the USB Slave Requests and check the Acknowledgement.

Return to [Summary Table](#)

Table 2-284. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0880h

Figure 2-141. MSS_CTRL_USB_SLAVE_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	USB_SLAVE_C ONTROL_USB SS_OCPP_STB Y_DISCONNECT T_REQ	USB_SLAVE_C ONTROL_USB SS_OCPS_STB Y_DISCONNECT T_REQ	USB_SLAVE_C ONTROL_USB SS_PHY_WAK EUP_WUOUT	USB_SLAVE_C ONTROL_USB SS_PHY_WAK EUP_WUCLKO UT	USB_SLAVE_C ONTROL_USB SS_PHY_WAK EUP_WUCLKIN	USB_SLAVE_C ONTROL_USB SS_PHY_WAK EUP_WUIN	
NONE	R/W	R/W	R	R	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
USB_SLAVE_CONTROL_USBS S_SLV1C_SIDLEACK	USB_SLAVE_C ONTROL_USB SS_SLV1C_SID LREQ	USB_SLAVE_C ONTROL_USB SS_SLV0C_FC LKEN	USB_SLAVE_C ONTROL_USB SS_SLV0P_SW AKEUP	USB_SLAVE_CONTROL_USBS S_SLV0C_SIDLEACK			USB_SLAVE_C ONTROL_USB SS_SLV0C_SID LREQ
R	R/W	R/W	R	R			R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-285. MSS_CTRL_USB_SLAVE_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13	USB_SLAVE_CONTROL_USBSS_OCPP_STBY_DISCONNECT_REQ	R/W	0h	USB OCPP standby disconnect request
12	USB_SLAVE_CONTROL_USBSS_OCPS_STBY_DISCONNECT_REQ	R/W	0h	USB OCPS standby disconnect request
11	USB_SLAVE_CONTROL_USBSS_PHY_WAKEUP_WUOUT	R	0h	wakeup out
10	USB_SLAVE_CONTROL_USBSS_PHY_WAKEUP_WUCLKOUT	R	0h	wakeup clock out
9	USB_SLAVE_CONTROL_USBSS_PHY_WAKEUP_WUCLKIN	R/W	0h	wakeup clock in
8	USB_SLAVE_CONTROL_USBSS_PHY_WAKEUP_WUIN	R/W	0h	wakeup in

Table 2-285. MSS_CTRL_USB_SLAVE_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:6	USB_SLAVE_CONTROL_USBSS_SLV1C_SIDLEACK	R	0h	Idle 11:SF is in a quiet state funt 00:SF is fully functional sleeptrans 01:sleep transition ongoing
5	USB_SLAVE_CONTROL_USBSS_SLV1C_SIDLEREQ	R/W	0h	1: PRCM requests SF to go in a quiet state 0:PRCM requests SF to be functional
4	USB_SLAVE_CONTROL_USBSS_SLV0C_FCLKEN	R/W	0h	Qualifies below idle request 1:applies only to interface clock 0:applies to both interface and functional clock
3	USB_SLAVE_CONTROL_USBSS_SLV0P_SWAKEUP	R	0h	1: SF requests PRCM to restore power/clock and put it back into functional state 0:SF does not request wakeup
2:1	USB_SLAVE_CONTROL_USBSS_SLV0C_SIDLEACK	R	0h	Idle 11:SF is in a quiet state funt 00:SF is fully functional sleeptrans 01:sleep transition ongoing
0	USB_SLAVE_CONTROL_USBSS_SLV0C_SIDLEREQ	R/W	0h	1: PRCM requests SF[] to go in a quiet state 0:PRCM requests SF to be functional

2.3.2.58 MSS_CTRL_USB_MASTER_STANDBY Register

2.3.2.58.1 MSS_CTRL_USB_MASTER_STANDBY Register (Offset = 884h) [reset = 7h]

This register is used to set the control the pwrStandby interface.

Return to [Summary Table](#)

Table 2-286. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0884h

Figure 2-142. MSS_CTRL_USB_MASTER_STANDBY Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					USB_MASTER_STANDBY_USBSS_MSTANDBY_MWAIT_LPBK_EN	USB_MASTER_STANDBY_USBSS_MSTC_MWAIT	USB_MASTER_STANDBY_USBSS_MSTC_MSTANDBY
NONE					R/W	R/W	R
0h					1h	1h	1h

Table 2-287. MSS_CTRL_USB_MASTER_STANDBY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	USB_MASTER_STANDBY_USBSS_MSTANDBY_MWAIT_LPBK_EN	R/W	1h	1: Mstandby to mwait loopback enabled where mwait is fed by mstandby signal, 0:Mwait is given by usbss_mstc_Mwait MMR bit 0:PRCM allows SAF to be fully functional
1	USB_MASTER_STANDBY_USBSS_MSTC_MWAIT	R/W	1h	1: PRCM acknowledge the quiescent state of the SAF 0:PRCM allows SAF to be fully functional
0	USB_MASTER_STANDBY_USBSS_MSTC_MSTANDBY	R	1h	1: SAF is in a quiet state 0:SAF is functional or need to become functional

2.3.2.59 MSS_CTRL_USB_UTMI_DRVVBUS_CONTROL Register

2.3.2.59.1 MSS_CTRL_USB_UTMI_DRVVBUS_CONTROL Register (Offset = 88Ch) [reset = 0h]

This register sets the UTMI_DRVVBUS bits of USB.

Return to [Summary Table](#)

Table 2-288. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 088Ch

Figure 2-143. MSS_CTRL_USB_UTMI_DRVVBUS_CONTROL Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							USB_UTMI_DRVVBUS_CONTROL_USBSS_DRVVBUS_CONTROL	
NONE							R/W	
0h							0h	

Table 2-289. MSS_CTRL_USB_UTMI_DRVVBUS_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	USB_UTMI_DRVVBUS_CONTROL_USBSS_DRVVBUS_CONTROL	R/W	0h	0: phy_utmi_drvvbus=utmi_drvvbus from USB_core, Scenario: Normal USB operation. phy_utmi_drvvbus is sourced from the USB core. 1:phy_utmi_drvvbus=1, Scenario: Host non-otg.

2.3.2.60 MSS_CTRL_USB_SPAREOUT Register

2.3.2.60.1 MSS_CTRL_USB_SPAREOUT Register (Offset = 890h) [reset = 1h]

This register checks the spareout bits of USB.

Return to [Summary Table](#)

Table 2-290. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0890h

Figure 2-144. MSS_CTRL_USB_SPAREOUT Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
								USB_SPAREOUT_AUTORESUME_EN	
								R/W	
								1h	

Table 2-291. MSS_CTRL_USB_SPAREOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	USB_SPAREOUT_AUTORESUME_EN	R/W	1h	This bit controls USB autoresume functionality. When set to 1 it detects resume signaling on DP/DM when in Suspend mode and perform autoresume sequence

2.3.2.61 MSS_CTRL_CONTROL_USBOTGHS_CONTROL Register

2.3.2.61.1 MSS_CTRL_CONTROL_USBOTGHS_CONTROL Register (Offset = 894h) [reset = 18h]

This register configures the .

Return to [Summary Table](#)

Table 2-292. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 0894h

Figure 2-145. MSS_CTRL_CONTROL_USBOTGHS_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							CONTROL_US BOTGHS_CON TROL_DISCHR GVBUS
NONE							R
0h							0h
7	6	5	4	3	2	1	0
CONTROL_US BOTGHS_CON TROL_CHRGV BUS	CONTROL_US BOTGHS_CON TROL_DRVVB US	CONTROL_US BOTGHS_CON TROL_IDPULL UP	CONTROL_US BOTGHS_CON TROL_IDDIG	CONTROL_US BOTGHS_CON TROL_SESSE ND	CONTROL_US BOTGHS_CON TROL_VBUSVA LID	CONTROL_US BOTGHS_CON TROL_BVALID	CONTROL_US BOTGHS_CON TROL_AVALID
R	R	R	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	1h	1h	0h	0h	0h

Table 2-293. MSS_CTRL_CONTROL_USBOTGHS_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	CONTROL_USBOTGHS_ CONTROL_DISCHRGVB US	R	0h	USBOTGHS value for signal dischrgvbus [OTG_PD_VBUS]. controls discharging of VBUS for completing SRP. Read 0x0: OTG transceiver does not discharge VBUS Read 0x1: OTG transceiver discharges VBUS
7	CONTROL_USBOTGHS_ CONTROL_CHRGVBUS	R	0h	USBOTGHS value for signal chrgvbus [OTG_PU_VBUS]. controls charging of VBUS for initiating SRP. Read 0x0: OTG transceiver does not charge VBUS Read 0x1: OTG transceiver charges VBUS
6	CONTROL_USBOTGHS_ CONTROL_DRVVBUS	R	0h	USBOTGHS value for signal drvbus [OTG_DRV_VBUS]. controls the driving of 5V power on VBUS. Read 0x0: OTG transceiver does not drive VBUS Read 0x1: OTG transceiver drives VBUS
5	CONTROL_USBOTGHS_ CONTROL_IDPULLUP	R	0h	USBOTGHS value for signal Idpullup [OTG_PU_ID]. Enables sampling of the ID pin of the USB connector. Read 0x0: OTG transceiver does not apply a pullup to ID Read 0x1: OTG transceiver applies a pullup to ID

Table 2-293. MSS_CTRL_CONTROL_USBOTGHS_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	CONTROL_USBOTGHS_ CONTROL_IDDIG	R/W	1h	Sets the USBOTGHS signal iddig [ID]. Indicates the value of the ID pin of the USB connector. 0x0: ID pin is grounded 0x1: ID pin is high-impedance
3	CONTROL_USBOTGHS_ CONTROL_SESEND	R/W	1h	Sets the USBOTGHS signal sessend [BSESEND]. Indicates if VBUS is below the B-Device session end threshold. The threshold Vth is between 0.2V and 0.8V. 0x0: VBUS voltage is above VB_SESS_END. 0x1: VBUS voltage is below VB_SESS_END.
2	CONTROL_USBOTGHS_ CONTROL_VBUSVALID	R/W	0h	Sets the USBOTGHS signal vbusvalid [VBUSVLD]. Indicates if VBUS is above the threshold for normal operation. The threshold Vth is between 4.4V and 4.75V.
1	CONTROL_USBOTGHS_ CONTROL_BVALID	R/W	0h	Sets the USBOTGHS signal bvalid [BSESSVLD]. Signal is currently unconnected [reserved for future use]. 0x0: VBUS voltage is below VB_SESS_VLD 0x1: VBUS voltage is above VB_SESS_VLD
0	CONTROL_USBOTGHS_ CONTROL_AVALID	R/W	0h	Sets the USBOTGHS signal avalid [ASESSVLD]. Indicates if VBUS is above the A-Device session valid threshold. The threshold Vth is between 0.8V and 2.0V. 0x0: VBUS voltage is below VA_SESS_VLD 0x1: VBUS voltage is above VA_SESS_VLD

2.3.2.62 MSS_CTRL_R5SS0_ROM_ECLIPSE Register

2.3.2.62.1 MSS_CTRL_R5SS0_ROM_ECLIPSE Register (Offset = 898h) [reset = 700h]

R5_ROM_ECLIPSE.

Return to [Summary Table](#)**Table 2-294. Instance Table**

Instance Name	Physical Address
MSS_CTRL	50D0 0898h

Figure 2-146. MSS_CTRL_R5SS0_ROM_ECLIPSE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					R5SS0_ROM_ECLIPSE_MEMSWAP_WAIT		
NONE					R/W		
0h					7h		
7	6	5	4	3	2	1	0
RESERVED					R5SS0_ROM_ECLIPSE_MEMSWAP		
NONE					R/W		
0h					0h		

Table 2-295. MSS_CTRL_R5SS0_ROM_ECLIPSE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:8	R5SS0_ROM_ECLIPSE_MEMSWAP_WAIT	R/W	7h	Writing '3'b11 ensures ROM-Eclipsing happens only after R5SS reset. Orelse it will be a immediate change.
7:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_ROM_ECLIPSE_MEMSWAP	R/W	0h	Writing '111' ensures eclipsing of CR5A_ROM immediately if memswap_wait is not set. If memswap_wait is set then ROM is eclipsed after R5SS reset assertion.

2.3.2.63 MSS_CTRL_OSPI1_CONFIG_CONTROL Register

2.3.2.63.1 MSS_CTRL_OSPI1_CONFIG_CONTROL Register (Offset = 8A0h) [reset = 770000h]

This register is used for OSPI1 IP configurations .

Return to [Summary Table](#)

Table 2-296. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 08A0h

Figure 2-147. MSS_CTRL_OSPI1_CONFIG_CONTROL Name Register

31	30	29	28	27	26	25	24
OSPI1_CONFIG_CONTROL_DISXIP	OSPI1_CONFIG_CONTROL_CONFIG_PORT_TIMEOUT_EN		RESERVED		OSPI1_CONFIG_CONTROL_DATA_PORT_TIMEOUT_EN		
R/W	R/W		NONE		R/W		
0h	0h		0h		0h		
23	22	21	20	19	18	17	16
RESERVED	OSPI1_CONFIG_CONTROL_OSPI_DDR_MODE		RESERVED		OSPI1_CONFIG_CONTROL_OSPI_32_BIT_MODE		
NONE	R/W		NONE		R/W		
0h	7h		0h		7h		
15	14	13	12	11	10	9	8
RESERVED	OSPI1_CONFIG_CONTROL_ADDRESS_TRANSLATE_EN		RESERVED		OSPI1_CONFIG_CONTROL_EARLY_OE_N		
NONE	R/W		NONE		R/W		
0h	0h		0h		0h		
7	6	5	4	3	2	1	0
RESERVED	OSPI1_CONFIG_CONTROL_ICLK_SEL		RESERVED		OSPI1_CONFIG_CONTROL_EXT_CLK		
NONE	R/W		NONE		R/W		
0h	0h		0h		0h		

Table 2-297. MSS_CTRL_OSPI1_CONFIG_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	OSPI1_CONFIG_CONTROL_DISXIP	R/W	0h	This field is used to disable XIP prefetching. 0 XIP Prefetch Enabled. 1 XIP prefetch disabled Please note that this is referring to prefetching feature that is useful for linear accesses associated with XIP. This is NOT referring to XIP features implemented in flash Controller or memory device.
30:28	OSPI1_CONFIG_CONTROL_CONFIG_PORT_TIMEOUT_EN	R/W	0h	Multibit write Write 3'b111 to enable config port timeout logic Write 3'b000 to disable config port timeout logic
27	RESERVED	NONE	0h	Reserved
26:24	OSPI1_CONFIG_CONTROL_DATA_PORT_TIMEOUT_EN	R/W	0h	Multibit write Write 3'b111 to enable data port timeout logic Write 3'b000 to disable data port timeout logic
23	RESERVED	NONE	0h	Reserved
22:20	OSPI1_CONFIG_CONTROL_OSPI_DDR_MODE	R/W	7h	Multibit write Write 3'b111 to enable ddr mode Write 3'b000 to disable ddr mode
19	RESERVED	NONE	0h	Reserved
18:16	OSPI1_CONFIG_CONTROL_OSPI_32_BIT_MODE	R/W	7h	Multibit write Write 3'b111 to enable 32 bit mode Write 3'b000 to disable 32 bit mode
15	RESERVED	NONE	0h	Reserved

Table 2-297. MSS_CTRL_OSPI1_CONFIG_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14:12	OSPI1_CONFIG_CONTR OL_ADDRESS_TRANSLA TE_EN	R/W	0h	Multibit write Write 3'b111 to enable the address translation for iSSI PSRAM memory Write 3'b000 to disable the address translation for non iSSI PSRAM memory
11	RESERVED	NONE	0h	Reserved
10:8	OSPI1_CONFIG_CONTR OL_EARLY_OE_N	R/W	0h	Multibit write The signal controls the early enable for OE for OSPI1 data. Write 3'b111 to enable Write 3'b000 to disable
7	RESERVED	NONE	0h	Reserved
6:4	OSPI1_CONFIG_CONTR OL_ICLK_SEL	R/W	0h	Multibit write Write 3'b111 to switch to loopback clock as OSPI input IO clock Write 3'b000 to switch to OSPI DQS as OSPI input IO clock configuration changes must be done when FSS is idle/not configured/no transactions
3	RESERVED	NONE	0h	Reserved
2:0	OSPI1_CONFIG_CONTR OL_EXT_CLK	R/W	0h	Multibit write Write 3'b111 to external clock as OSPI baud clock source - needed for DFT IO char. Write 3'b000 to OSPI1 clock as OSPI baud clock source - needed for DFT IO

2.3.2.64 MSS_CTRL_OSPI1_DQS_CONTROL Register

2.3.2.64.1 MSS_CTRL_OSPI1_DQS_CONTROL Register (Offset = 8B4h) [reset = 0h]

This register is used for DQS control of OSPI1 IP .

Return to [Summary Table](#)

Table 2-298. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 08B4h

Figure 2-148. MSS_CTRL_OSPI1_DQS_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OSPI1_DQS_CONTROL_COUNTER_CMP_VALUE	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OSPI1_DQS_CONTROL_COUNTER_CMP_VALUE				RESERVED			OSPI1_DQS_CONTROL_ENABLE
R/W				NONE			R/W
0h				0h			0h

Table 2-299. MSS_CTRL_OSPI1_DQS_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:4	OSPI1_DQS_CONTROL_COUNTER_CMP_VALUE	R/W	0h	write the overall count required for waiting before driving dqs oe_n . Configure the [dummy cycle+ address phase+command phase clocks]/2
3:1	RESERVED	NONE	0h	Reserved
0	OSPI1_DQS_CONTROL_ENABLE	R/W	0h	write 1'b1 to enable the dqs HW based counter. Write 1'b0 to disable the dqs HW based counter

2.3.2.65 MSS_CTRL_USB_OCPS_STBY_DISCONNECT_ACK Register

2.3.2.65.1 MSS_CTRL_USB_OCPS_STBY_DISCONNECT_ACK Register (Offset = 8B8h) [reset = 0h]

Register provides the status for OCPS disconnect request from mater.

Return to [Summary Table](#)

Table 2-300. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 08B8h

Figure 2-149. MSS_CTRL_USB_OCPS_STBY_DISCONNECT_ACK Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							USB_OCPS_S TBY_DISCONN ECT_ACK_USB SS_OCPS_STB Y_DISCONNECT T_ACK	
NONE							R/W1TC	
0h							0h	

Table 2-301. MSS_CTRL_USB_OCPS_STBY_DISCONNECT_ACK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	USB_OCPS_STBY_DISCONNECT_ACK_USBSS_OCPS_STBY_DISCONNECT_ACK	R/W1TC	0h	USB OCPS standby disconnect acknowledgement

2.3.2.66 MSS_CTRL_USB_OCPP_STBY_DISCONNECT_ACK Register

2.3.2.66.1 MSS_CTRL_USB_OCPP_STBY_DISCONNECT_ACK Register (Offset = 8BCh) [reset = 0h]

Register provides the status for OCPP disconnect request from mater.

Return to [Summary Table](#)

Table 2-302. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 08BCh

Figure 2-150. MSS_CTRL_USB_OCPP_STBY_DISCONNECT_ACK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							USB_OCPP_S TBY_DISCONN ECT_ACK_USB SS_OCPP_STB Y_DISCONNECT T_ACK
NONE							R/W1TC
0h							0h

Table 2-303. MSS_CTRL_USB_OCPP_STBY_DISCONNECT_ACK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	USB_OCPP_STBY_DISCONNECT_ACK_USBSS_OCPP_STBY_DISCONNECT_ACK	R/W1TC	0h	USB OCPP standby disconnect acknowledgement

2.3.2.67 MSS_CTRL_LOCK0_KICK0 Register

2.3.2.67.1 MSS_CTRL_LOCK0_KICK0 Register (Offset = 1008h) [reset = 0h]

- KICK0 component.

Return to [Summary Table](#)

Table 2-304. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1008h

Figure 2-151. MSS_CTRL_LOCK0_KICK0 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK0							
R/W							
0h							

Table 2-305. MSS_CTRL_LOCK0_KICK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK0	R/W	0h	- KICK0 component

2.3.2.68 MSS_CTRL_LOCK0_KICK1 Register

2.3.2.68.1 MSS_CTRL_LOCK0_KICK1 Register (Offset = 100Ch) [reset = 0h]

- KICK1 component.

Return to [Summary Table](#)

Table 2-306. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 100Ch

Figure 2-152. MSS_CTRL_LOCK0_KICK1 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK1							
R/W							
0h							

Table 2-307. MSS_CTRL_LOCK0_KICK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK1	R/W	0h	- KICK1 component

2.3.2.69 MSS_CTRL_INTR_RAW_STATUS Register

2.3.2.69.1 MSS_CTRL_INTR_RAW_STATUS Register (Offset = 1010h) [reset = 0h]

Interrupt Raw Status/Set Register.

Return to [Summary Table](#)

Table 2-308. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1010h

Figure 2-153. MSS_CTRL_INTR_RAW_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR	KICK_ERR	ADDR_ERR	PROT_ERR
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-309. MSS_CTRL_INTR_RAW_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR	R/W1TS	0h	Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
2	KICK_ERR	R/W1TS	0h	Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

2.3.2.70 MSS_CTRL_INTR_ENABLED_STATUS_CLEAR Register

2.3.2.70.1 MSS_CTRL_INTR_ENABLED_STATUS_CLEAR Register (Offset = 1014h) [reset = 0h]

Interrupt Enabled Status/Clear register.

Return to [Summary Table](#)

Table 2-310. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1014h

Figure 2-154. MSS_CTRL_INTR_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ENABLED_PROXY_ERR	ENABLED_KICK_ERR	ENABLED_ADDR_ERR	ENABLED_PROT_ERR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-311. MSS_CTRL_INTR_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	ENABLED_PROXY_ERR	R/W1TC	0h	Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
2	ENABLED_KICK_ERR	R/W1TC	0h	Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
1	ENABLED_ADDR_ERR	R/W1TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W1TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

2.3.2.71 MSS_CTRL_INTR_ENABLE Register

2.3.2.71.1 MSS_CTRL_INTR_ENABLE Register (Offset = 1018h) [reset = 0h]

Interrupt Enable register.

Return to [Summary Table](#)

Table 2-312. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1018h

Figure 2-155. MSS_CTRL_INTR_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN	KICK_ERR_EN	ADDR_ERR_EN	PROT_ERR_EN
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-313. MSS_CTRL_INTR_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN	R/W1TS	0h	Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
2	KICK_ERR_EN	R/W1TS	0h	Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

2.3.2.72 MSS_CTRL_INTR_ENABLE_CLEAR Register

2.3.2.72.1 MSS_CTRL_INTR_ENABLE_CLEAR Register (Offset = 101Ch) [reset = 0h]

Interrupt Enable Clear register.

Return to [Summary Table](#)

Table 2-314. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 101Ch

Figure 2-156. MSS_CTRL_INTR_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN_CLR	KICK_ERR_EN_CLR	ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-315. MSS_CTRL_INTR_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN_CLR	R/W1TC	0h	Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
2	KICK_ERR_EN_CLR	R/W1TC	0h	Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN_CLR	R/W1TC	0h	Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W1TC	0h	Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.

2.3.2.73 MSS_CTRL_EOI Register

2.3.2.73.1 MSS_CTRL_EOI Register (Offset = 1020h) [reset = 0h]

EOI register.

Return to [Summary Table](#)

Table 2-316. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1020h

Figure 2-157. MSS_CTRL_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOI_VECTOR							
R/W							
0h							

Table 2-317. MSS_CTRL_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	EOI_VECTOR	R/W	0h	EOI vector value. Write this with interrupt distribution value in the chip.

2.3.2.74 MSS_CTRL_FAULT_ADDRESS Register

2.3.2.74.1 MSS_CTRL_FAULT_ADDRESS Register (Offset = 1024h) [reset = 0h]

Fault Address register.

Return to [Summary Table](#)

Table 2-318. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1024h

Figure 2-158. MSS_CTRL_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 2-319. MSS_CTRL_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault Address.

2.3.2.75 MSS_CTRL_FAULT_TYPE_STATUS Register

2.3.2.75.1 MSS_CTRL_FAULT_TYPE_STATUS Register (Offset = 1028h) [reset = 0h]

Fault Type Status register.

Return to [Summary Table](#)

Table 2-320. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1028h

Figure 2-159. MSS_CTRL_FAULT_TYPE_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	FAULT_NS	FAULT_TYPE					
NONE	R	R					
0h	0h	0h					

Table 2-321. MSS_CTRL_FAULT_TYPE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	FAULT_NS	R	0h	Non-secure access.
5:0	FAULT_TYPE	R	0h	Fault Type 10_0000 = Supervisor read fault - priv = 1 dir = 1 dtype != 1 01_0000 = Supervisor write fault - priv = 1 dir = 0 00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1 00_0100 = User read fault - priv = 0 dir = 1 dtype = 1 00_0010 = User write fault - priv = 0 dir = 0 00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1 00_0000 = No fault

2.3.2.76 MSS_CTRL_FAULT_ATTR_STATUS Register

2.3.2.76.1 MSS_CTRL_FAULT_ATTR_STATUS Register (Offset = 102Ch) [reset = 0h]

Fault Attribute Status register.

Return to [Summary Table](#)

Table 2-322. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 102Ch

Figure 2-160. MSS_CTRL_FAULT_ATTR_STATUS Name Register

31	30	29	28	27	26	25	24
FAULT_XID							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_XID				FAULT_ROUTEID			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
FAULT_ROUTEID							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_PRIVID							
R							
0h							

Table 2-323. MSS_CTRL_FAULT_ATTR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	FAULT_XID	R	0h	XID.
19:8	FAULT_ROUTEID	R	0h	Route ID.
7:0	FAULT_PRIVID	R	0h	Privilege ID.

2.3.2.77 MSS_CTRL_FAULT_CLEAR Register

2.3.2.77.1 MSS_CTRL_FAULT_CLEAR Register (Offset = 1030h) [reset = 0h]

Fault Clear register.

Return to [Summary Table](#)

Table 2-324. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 1030h

Figure 2-161. MSS_CTRL_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
NONE							W
0h							0h

Table 2-325. MSS_CTRL_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FAULT_CLR	W	0h	Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

2.3.2.78 MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE Register

2.3.2.78.1 MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE Register (Offset = 4000h) [reset = 0h]

This register is used by R5SS0 Core 0 to generate Mailbox interrupt to Recipient CPU.

Return to [Summary Table](#)

Table 2-326. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4000h

Figure 2-162. MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_8	RESERVED	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_7	RESERVED		R5SS0_CORE0_MBOX_WRITE_DONE_PROC_6	
NONE	R/W	NONE	R/W	NONE		R/W	
0h	0h	0h	0h	0h		0h	
23	22	21	20	19	18	17	16
RESERVED			R5SS0_CORE0_MBOX_WRITE_DONE_PROC_5	RESERVED		R5SS0_CORE0_MBOX_WRITE_DONE_PROC_4	
NONE			R/W	NONE		R/W	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RESERVED			R5SS0_CORE0_MBOX_WRITE_DONE_PROC_3	RESERVED		R5SS0_CORE0_MBOX_WRITE_DONE_PROC_2	
NONE			R/W	NONE		R/W	
0h			0h	0h		0h	
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE0_MBOX_WRITE_DONE_PROC_1	RESERVED		R5SS0_CORE0_MBOX_WRITE_DONE_PROC_0	
NONE			R/W	NONE		R/W	
0h			0h	0h		0h	

Table 2-327. MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_8	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 8
29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_7	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 7
27:25	RESERVED	NONE	0h	Reserved
24	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_6	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 6
23:21	RESERVED	NONE	0h	Reserved

Table 2-327. MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_5	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 5
19:17	RESERVED	NONE	0h	Reserved
16	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_4	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 4
15:13	RESERVED	NONE	0h	Reserved
12	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_3	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 3
11:9	RESERVED	NONE	0h	Reserved
8	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_2	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 2
7:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_1	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 1
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE0_MBOX_WRITE_DONE_PROC_0	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 0

2.3.2.79 MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ Register

2.3.2.79.1 MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ Register (Offset = 4004h) [reset = 0h]

This register is used by R5SS0 Core 0 to know the Sender of Mailbox Interrupt as well as clear it.

Return to [Summary Table](#)

Table 2-328. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4004h

Figure 2-163. MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ Name Register

31	30	29	28	27	26	25	24
RESERVED	R5SS0_CORE0_MBOX_READ_REQ_PROC_8	RESERVED	R5SS0_CORE0_MBOX_READ_REQ_PROC_7	RESERVED		R5SS0_CORE0_MBOX_READ_REQ_PROC_6	
NONE	R/W1TC	NONE	R/W1TC	NONE		R/W1TC	
0h	0h	0h	0h	0h		0h	
23	22	21	20	19	18	17	16
RESERVED			R5SS0_CORE0_MBOX_READ_REQ_PROC_5	RESERVED		R5SS0_CORE0_MBOX_READ_REQ_PROC_4	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RESERVED			R5SS0_CORE0_MBOX_READ_REQ_PROC_3	RESERVED		R5SS0_CORE0_MBOX_READ_REQ_PROC_2	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE0_MBOX_READ_REQ_PROC_1	RESERVED		R5SS0_CORE0_MBOX_READ_REQ_PROC_0	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	

Table 2-329. MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30	R5SS0_CORE0_MBOX_READ_REQ_PROC_8	R/W1TC	0h	This is request from processor 8 to mss_cr5a. Requesting it to read from mailbox.
29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE0_MBOX_READ_REQ_PROC_7	R/W1TC	0h	This is request from processor 7 to mss_cr5a. Requesting it to read from mailbox.
27:25	RESERVED	NONE	0h	Reserved
24	R5SS0_CORE0_MBOX_READ_REQ_PROC_6	R/W1TC	0h	This is request from processor 6 to mss_cr5a. Requesting it to read from mailbox.
23:21	RESERVED	NONE	0h	Reserved
20	R5SS0_CORE0_MBOX_READ_REQ_PROC_5	R/W1TC	0h	This is request from processor 5 to mss_cr5a. Requesting it to read from mailbox.
19:17	RESERVED	NONE	0h	Reserved

Table 2-329. MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	R5SS0_CORE0_MBOX_READ_REQ_PROC_4	R/W1TC	0h	This is request from processor 4 to mss_cr5a. Requesting it to read from mailbox.
15:13	RESERVED	NONE	0h	Reserved
12	R5SS0_CORE0_MBOX_READ_REQ_PROC_3	R/W1TC	0h	This is request from processor 3 to mss_cr5a. Requesting it to read from mailbox.
11:9	RESERVED	NONE	0h	Reserved
8	R5SS0_CORE0_MBOX_READ_REQ_PROC_2	R/W1TC	0h	This is request from processor 2 to mss_cr5a. Requesting it to read from mailbox.
7:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE0_MBOX_READ_REQ_PROC_1	R/W1TC	0h	This is request from processor 1 to mss_cr5a. Requesting it to read from mailbox.
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE0_MBOX_READ_REQ_PROC_0	R/W1TC	0h	This is request from processor 0 to mss_cr5a. Requesting it to read from mailbox.

2.3.2.80 MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK Register

2.3.2.80.1 MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK Register (Offset = 4008h) [reset = 0h]

This register is used by R5SS0 Core 0 to generate Mailbox Read acknowledgement to the Sender CPU.

Return to [Summary Table](#)

Table 2-330. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4008h

Figure 2-164. MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
								R5SS0_CORE0_MBOX_READ_DONE_ACK_PROC	
								R/W	
								0h	
7	6	5	4	3	2	1	0	R5SS0_CORE0_MBOX_READ_DONE_ACK_PROC	
R/W									
0h									

Table 2-331. MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8:0	R5SS0_CORE0_MBOX_READ_DONE_ACK_PROC	R/W	0h	Write pulse bit field: For bits 0 to 7: Writing 1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5

2.3.2.81 MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE Register

2.3.2.81.1 MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE Register (Offset = 400Ch) [reset = 0h]

This register is used by R5SS0 Core 0 to know that the Receiver CPU has read the Mailbox and Acked. It is also used to clear the Read Done Interrupt.

Return to [Summary Table](#)

Table 2-332. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 400Ch

Figure 2-165. MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED	R5SS0_CORE0_MBOX_READ_DONE_PROC_8	RESERVED	R5SS0_CORE0_MBOX_READ_DONE_PROC_7	RESERVED		R5SS0_CORE0_MBOX_READ_DONE_PROC_6	
NONE	R/W1TC	NONE	R/W1TC	NONE		R/W1TC	
0h	0h	0h	0h	0h		0h	
23	22	21	20	19	18	17	16
RESERVED			R5SS0_CORE0_MBOX_READ_DONE_PROC_5	RESERVED		R5SS0_CORE0_MBOX_READ_DONE_PROC_4	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RESERVED			R5SS0_CORE0_MBOX_READ_DONE_PROC_3	RESERVED		R5SS0_CORE0_MBOX_READ_DONE_PROC_2	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE0_MBOX_READ_DONE_PROC_1	RESERVED		R5SS0_CORE0_MBOX_READ_DONE_PROC_0	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	

Table 2-333. MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30	R5SS0_CORE0_MBOX_READ_DONE_PROC_8	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 8
29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE0_MBOX_READ_DONE_PROC_7	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 7
27:25	RESERVED	NONE	0h	Reserved
24	R5SS0_CORE0_MBOX_READ_DONE_PROC_6	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 6
23:21	RESERVED	NONE	0h	Reserved
20	R5SS0_CORE0_MBOX_READ_DONE_PROC_5	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 5

Table 2-333. MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19:17	RESERVED	NONE	0h	Reserved
16	R5SS0_CORE0_MBOX_READ_DONE_PROC_4	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 4
15:13	RESERVED	NONE	0h	Reserved
12	R5SS0_CORE0_MBOX_READ_DONE_PROC_3	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 3
11:9	RESERVED	NONE	0h	Reserved
8	R5SS0_CORE0_MBOX_READ_DONE_PROC_2	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 2
7:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE0_MBOX_READ_DONE_PROC_1	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 1
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE0_MBOX_READ_DONE_PROC_0	R/W1TC	0h	This register should be written once finishing Reading from CR5A's mailbox written by proc 0

2.3.2.82 MSS_CTRL_R5SS0_CORE0_SW_INT Register

2.3.2.82.1 MSS_CTRL_R5SS0_CORE0_SW_INT Register (Offset = 4010h) [reset = 0h]

This Register is used to generate a S/W Triggered Interrupt to R5SS0 Core0.

Return to [Summary Table](#)

Table 2-334. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4010h

Figure 2-166. MSS_CTRL_R5SS0_CORE0_SW_INT Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							R5SS0_CORE0_SW_INT_PULSE	
NONE							R/W	
0h							0h	

Table 2-335. MSS_CTRL_R5SS0_CORE0_SW_INT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE0_SW_INT_PULSE	R/W	0h	Write_pulse bit field: Writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B.

2.3.2.83 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_MASK Register

2.3.2.83.1 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_MASK Register (Offset = 4020h) [reset = 0h]

This register Masks selected interrupt sources from generating MPU Address Error Interrupt to R5SS0 CORE0 .

Return to [Summary Table](#)

Table 2-336. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4020h

Figure 2-167. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_MASK Name Register

31		30		29		28		27		26		25		24	
RESERVED														MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI1_CFG_ADDR_ERR0	
NONE														R/W	
0h														0h	
23		22		21		20		19		18		17		16	
MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI1_ADDR_ERR0		RESERVED				MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_R5SS0_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OPTIFLASH_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_HSM_ADDR_ERR0		RESERVED			
R/W		NONE				R/W		R/W		R/W		NONE			
0h		0h				0h		0h		0h		0h		0h	
15		14		13		12		11		10		9		8	
RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5B0_AHB_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5A0_AHB_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_SCRM2_SCRP1_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_SCRM2_SCRP0_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_MBOX_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_DTHEA_ADDR_ERR0	
NONE		R/W		R/W		R/W		R/W		R/W		R/W		R/W	
0h		0h		0h		0h		0h		0h		0h		0h	
7		6		5		4		3		2		1		0	
RESERVED				MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5B0_AXIS_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5A0_AXIS_ADDR_ERR0		RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_ADDR_ERR0	
NONE				R/W		R/W		NONE		R/W		R/W		R/W	
0h				0h		0h		0h		0h		0h		0h	

Table 2-337. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI1_CFG_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

**Table 2-337. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI1_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
22:20	RESERVED	NONE	0h	Reserved
19	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_R5SS0_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
18	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OPTI_FLASH_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
17	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_HSM_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
16:15	RESERVED	NONE	0h	Reserved
14	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5B0_AHB_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
13	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5A0_AHB_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
12	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_SCRM2SCR1_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
11	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_SCRM2SCR0_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
10	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
9	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_MBOX_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
8	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_DTHE_A_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
7:6	RESERVED	NONE	0h	Reserved
5	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5B0_AXIS_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
4	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5A0_AXIS_ADDR_ERR0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
3	RESERVED	NONE	0h	Reserved

**Table 2-337. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_C_ADDR_ER R0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
1	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_B_ADDR_ER R0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
0	MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_A_ADDR_ER R0	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

2.3.2.84 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS Register

2.3.2.84.1 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS Register (Offset = 4024h) [reset = 0h]

This register shows the Status of Unmasked MPU Address Errors to R5SS0 Core0 .

Return to [Summary Table](#)

Table 2-338. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4024h

Figure 2-168. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_CFG_ADDR_ERR0
NONE							R/W1TC
0h							0h
23	22	21	20	19	18	17	16
MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_ADDR_ERR0	RESERVED			MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_R5SS0_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OPTI_FLASH_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_HSM_ADDR_ERR0	RESERVED
R/W1TC	NONE			R/W1TC	R/W1TC	R/W1TC	NONE
0h	0h			0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AHB_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AHB_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR1_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR0_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_MBO_X_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_DTH_E_A_ADDR_ERR0
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AXIS_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AXIS_ADDR_ERR0	RESERVED	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_C_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_B_ADDR_ERR0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_A_ADDR_ERR0
NONE		R/W1TC	R/W1TC	NONE	R/W1TC	R/W1TC	R/W1TC
0h		0h	0h	0h	0h	0h	0h

Table 2-339. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_CFG_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.

**Table 2-339. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
22:20	RESERVED	NONE	0h	Reserved
19	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_R5SS0_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
18	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OPTI_FLASH_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
17	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_HSM_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
16:15	RESERVED	NONE	0h	Reserved
14	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AHB_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
13	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AHB_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
12	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR1_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
11	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR0_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
10	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
9	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_MBOX_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
8	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_DTHE_A_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
7:6	RESERVED	NONE	0h	Reserved
5	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AXIS_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
4	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AXIS_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.
3	RESERVED	NONE	0h	Reserved

**Table 2-339. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_C_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
1	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_B_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_A_ADDR_ERR0	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.

2.3.2.85 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS_RAW Register

2.3.2.85.1 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS_RAW Register (Offset = 4028h) [reset = 0h]

This register shows the Status of all MPU Address Errors.

Return to [Summary Table](#)

Table 2-340. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4028h

Figure 2-169. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS_RAW Name Register

31		30		29		28		27		26		25		24	
RESERVED														MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_OSPI1_CFG_ADDR_ERR0	
NONE														R/W1TC	
0h														0h	
23		22		21		20		19		18		17		16	
MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_OSPI1_ADDR_ERR0		RESERVED				MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_R5SS0_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_OPTI_FLASH_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_HSM_ADDR_ERR0		RESERVED			
R/W1TC		NONE				R/W1TC		R/W1TC		R/W1TC		R/W1TC		NONE	
0h		0h				0h		0h		0h		0h		0h	
15		14		13		12		11		10		9		8	
RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_CR5B0_AHB_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_CR5A0_AHB_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_SCRM2SCRIP1_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_SCRM2SCRIP0_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_OSPI_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_MBOX_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_DTHE_A_ADDR_ERR0	
NONE		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC	
0h		0h		0h		0h		0h		0h		0h		0h	
7		6		5		4		3		2		1		0	
RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_CR5B0_AXIS_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_CR5A0_AXIS_ADDR_ERR0		RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_L2_BANK_C_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_L2_BANK_B_ADDR_ERR0		MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_L2_BANK_A_ADDR_ERR0			
NONE		R/W1TC		R/W1TC		NONE		R/W1TC		R/W1TC		R/W1TC		R/W1TC	
0h		0h		0h		0h		0h		0h		0h		0h	

Table 2-341. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW MPU_OSPI1_CFG_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interrupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK

Table 2-341. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_OSPI1_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
22:20	RESERVED	NONE	0h	Reserved
19	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_R5SS0_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
18	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_OPTI_FLASH_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
17	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_HSM_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
16:15	RESERVED	NONE	0h	Reserved
14	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5B0_AHB_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
13	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5A0_AHB_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
12	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_SCRM2SCR1_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
11	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_SCRM2SCR0_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
10	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_OSPI_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
9	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_MBOX_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
8	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_DTHE_A_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
7:6	RESERVED	NONE	0h	Reserved
5	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5B0_AXIS_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
4	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5A0_AXIS_ADDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
3	RESERVED	NONE	0h	Reserved

Table 2-341. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE0_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW_MPU_L2_BANK_C_A_DDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
1	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW_MPU_L2_BANK_B_A_DDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
0	MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW_MPU_L2_BANK_A_A_DDR_ERR0	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK

2.3.2.86 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_MASK Register

2.3.2.86.1 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_MASK Register (Offset = 4030h) [reset = 0h]

This register Masks selected interrupt sources from generating MPU Protection Error Interrupt to R5SS0 CORE0 .

Return to [Summary Table](#)

Table 2-342. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4030h

Figure 2-170. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_OSPI1 CFG_PROT_E RR0
NONE							R/W
0h							0h
23	22	21	20	19	18	17	16
MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_OSPI1 PROT_ERR0	RESERVED			MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_R5SS0_ PROT_ERR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_OPTI_F LASH_PROT_E RR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_HSM_P ROT_ERR0	RESERVED
R/W	NONE			R/W	R/W	R/W	NONE
0h	0h			0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_CR5B0_ AHB_PROT_E RR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_CR5A0_ AHB_PROT_E RR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_SCRM2_ SCR1_PROT_ ERR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_SCRM2_ SCR0_PROT_ ERR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_OSPI_P ROT_ERR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_MBOX_ PROT_ERR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_DTHE_ A_PROT_ERR0
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED		MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_CR5B0_ AXIS_PROT_E RR0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_CR5A0_ AXIS_PROT_E RR0	RESERVED	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_L2_BAN K_C_PROT_ER R0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_L2_BAN K_B_PROT_ER R0	MPU_PROT_E RRAGG_R5SS 0_CPU0_MASK _MPU_L2_BAN K_A_PROT_ER R0
NONE		R/W	R/W	NONE	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 2-343. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI1_CFG_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

**Table 2-343. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI1_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
22:20	RESERVED	NONE	0h	Reserved
19	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_R5SS0_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
18	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_OPTI_FLASH_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
17	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_HSM_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
16:15	RESERVED	NONE	0h	Reserved
14	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5B0_AHB_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
13	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5A0_AHB_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
12	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_SCRM2SCR1_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
11	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_SCRM2SCR0_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
10	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_OSPI_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
9	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_MBOX_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
8	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_DTHE_A_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
7:6	RESERVED	NONE	0h	Reserved
5	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5B0_AXIS_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
4	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_CR5A0_AXIS_PROT_ERR0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
3	RESERVED	NONE	0h	Reserved

**Table 2-343. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_C_PROT_ER R0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
1	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_B_PROT_ER R0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
0	MPU_PROT_ERRAGG_R5SS0_CPU0_MASK_MPU_L2_BANK_A_PROT_ER R0	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

2.3.2.87 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS Register

2.3.2.87.1 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS Register (Offset = 4034h) [reset = 0h]

This register shows the Status of Unmasked MPU Protection Errors to R5SS0 Core0 .

Return to [Summary Table](#)

Table 2-344. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4034h

Figure 2-171. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_CFG_PROT_ERR0
NONE							R/W1TC
0h							0h
23	22	21	20	19	18	17	16
MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_PROT_ERR0	RESERVED			MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_R5SS0_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OPTI_FLASH_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_HSM_PROT_ERR0	RESERVED
R/W1TC	NONE			R/W1TC	R/W1TC	R/W1TC	NONE
0h	0h			0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AHB_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AHB_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR1_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR0_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_MBOX_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_DTHE_A_PROT_ERR0
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AXIS_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AXIS_PROT_ERR0	RESERVED	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_C_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_B_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_A_PROT_ERR0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_A_PROT_ERR0
NONE	R/W1TC	R/W1TC	NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-345. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_CFG_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interrupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.

**Table 2-345. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI1_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
22:20	RESERVED	NONE	0h	Reserved
19	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_R5SS0_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
18	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OPTI_FLASH_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
17	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_HSM_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
16:15	RESERVED	NONE	0h	Reserved
14	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AHB_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
13	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AHB_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
12	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR1_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
11	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_SCRM2SCR0_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
10	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_OSPI_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
9	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_MBOX_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
8	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_DTHE_A_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
7:6	RESERVED	NONE	0h	Reserved
5	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5B0_AXIS_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
4	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_CR5A0_AXIS_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
3	RESERVED	NONE	0h	Reserved

**Table 2-345. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_C_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
1	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_B_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_MPU_L2_BANK_A_PROT_ERR0	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.

2.3.2.88 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS_RAW Register

2.3.2.88.1 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS_RAW Register (Offset = 4038h) [reset = 0h]

This register shows the Status of all MPU Protection Errors.

Return to [Summary Table](#)

Table 2-346. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 4038h

Figure 2-172. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS_RAW Name Register

31		30		29		28		27		26		25		24	
RESERVED														MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _OSPI1_CFG_ PROT_ERR0	
NONE														R/W1TC	
0h														0h	
23		22		21		20		19		18		17		16	
MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _OSPI1_PROT_ _ERR0		RESERVED				MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _R5SS0_PROT_ _ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _OPTI_FLASH_ PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _HSM_PROT_ _ERR0		RESERVED			
R/W1TC		NONE				R/W1TC		R/W1TC		R/W1TC		NONE			
0h		0h				0h		0h		0h		0h			
15		14		13		12		11		10		9		8	
RESERVED		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _CR5B0_AHB_ PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _CR5A0_AHB_ PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _SCRM2SCR_P 1_PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _SCRM2SCR_P 0_PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _OSPI_PROT_ _ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _MBOX_PROT_ _ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _DTHE_A_PRO T_ERR0	
NONE		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC	
0h		0h		0h		0h		0h		0h		0h		0h	
7		6		5		4		3		2		1		0	
RESERVED				MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _CR5B0_AXIS_ PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _CR5A0_AXIS_ PROT_ERR0		RESERVED		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _L2_BANK_C_ PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _L2_BANK_B_ PROT_ERR0		MPU_PROT_E RRAGG_R5SS 0_CPU0_STAT US_RAW_MPU _L2_BANK_A_ PROT_ERR0	
NONE				R/W1TC		R/W1TC		NONE		R/W1TC		R/W1TC		R/W1TC	
0h				0h		0h		0h		0h		0h		0h	

Table 2-347. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_RAW_MPU_OSPI1_CFG_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interrupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK

Table 2-347. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_OSPI1_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
22:20	RESERVED	NONE	0h	Reserved
19	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_R5SS0_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
18	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_OPTI_FLASH_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
17	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_HSM_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
16:15	RESERVED	NONE	0h	Reserved
14	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5B0_AHB_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
13	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5A0_AHB_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
12	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_SCRM2SCR1_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
11	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_SCRM2SCR0_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
10	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_OSPI_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
9	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_MBOX_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
8	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_DTHE_A_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
7:6	RESERVED	NONE	0h	Reserved
5	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5B0_AXIS_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
4	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_CR5A0_AXIS_PROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
3	RESERVED	NONE	0h	Reserved

Table 2-347. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE0_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_L2_BANK_C_P ROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
1	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_L2_BANK_B_P ROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
0	MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_R AW_MPU_L2_BANK_A_P ROT_ERR0	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK

2.3.2.89 MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE Register

2.3.2.89.1 MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE Register (Offset = 8000h) [reset = 0h]

This register is used by R5SS0 Core 1 to generate Mailbox interrupt to Recipient CPU.

Return to [Summary Table](#)

Table 2-348. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8000h

Figure 2-173. MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_8	RESERVED	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_7	RESERVED		R5SS0_CORE1_MBOX_WRITE_DONE_PROC_6	
NONE	R/W	NONE	R/W	NONE		R/W	
0h	0h	0h	0h	0h		0h	
23	22	21	20	19	18	17	16
RESERVED			R5SS0_CORE1_MBOX_WRITE_DONE_PROC_5	RESERVED		R5SS0_CORE1_MBOX_WRITE_DONE_PROC_4	
NONE			R/W	NONE		R/W	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RESERVED			R5SS0_CORE1_MBOX_WRITE_DONE_PROC_3	RESERVED		R5SS0_CORE1_MBOX_WRITE_DONE_PROC_2	
NONE			R/W	NONE		R/W	
0h			0h	0h		0h	
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE1_MBOX_WRITE_DONE_PROC_1	RESERVED		R5SS0_CORE1_MBOX_WRITE_DONE_PROC_0	
NONE			R/W	NONE		R/W	
0h			0h	0h		0h	

Table 2-349. MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_8	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 8
29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_7	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 7
27:25	RESERVED	NONE	0h	Reserved
24	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_6	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 6
23:21	RESERVED	NONE	0h	Reserved

Table 2-349. MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_5	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 5
19:17	RESERVED	NONE	0h	Reserved
16	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_4	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 4
15:13	RESERVED	NONE	0h	Reserved
12	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_3	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 3
11:9	RESERVED	NONE	0h	Reserved
8	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_2	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 2
7:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_1	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 1
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE1_MBOX_WRITE_DONE_PROC_0	R/W	0h	Write pulse bit field: This register should be written once finishing Writing into the mailbox memory of processor 0

2.3.2.90 MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ Register

2.3.2.90.1 MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ Register (Offset = 8004h) [reset = 0h]

This register is used by R5SS0 Core 1 to know the Sender of Mailbox Interrupt as well as clear it.

Return to [Summary Table](#)

Table 2-350. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8004h

Figure 2-174. MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ Name Register

31	30	29	28	27	26	25	24
RESERVED	R5SS0_CORE1_MBOX_READ_REQ_PROC_8	RESERVED	R5SS0_CORE1_MBOX_READ_REQ_PROC_7	RESERVED		R5SS0_CORE1_MBOX_READ_REQ_PROC_6	
NONE	R/W1TC	NONE	R/W1TC	NONE		R/W1TC	
0h	0h	0h	0h	0h		0h	
23	22	21	20	19	18	17	16
RESERVED			R5SS0_CORE1_MBOX_READ_REQ_PROC_5	RESERVED		R5SS0_CORE1_MBOX_READ_REQ_PROC_4	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RESERVED			R5SS0_CORE1_MBOX_READ_REQ_PROC_3	RESERVED		R5SS0_CORE1_MBOX_READ_REQ_PROC_2	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE1_MBOX_READ_REQ_PROC_1	RESERVED		R5SS0_CORE1_MBOX_READ_REQ_PROC_0	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	

Table 2-351. MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30	R5SS0_CORE1_MBOX_READ_REQ_PROC_8	R/W1TC	0h	This is request from processor 8 to mss_CR5B. Requesting it to read from mailbox.
29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE1_MBOX_READ_REQ_PROC_7	R/W1TC	0h	This is request from processor 7 to mss_CR5B. Requesting it to read from mailbox.
27:25	RESERVED	NONE	0h	Reserved
24	R5SS0_CORE1_MBOX_READ_REQ_PROC_6	R/W1TC	0h	This is request from processor 6 to mss_CR5B. Requesting it to read from mailbox.
23:21	RESERVED	NONE	0h	Reserved
20	R5SS0_CORE1_MBOX_READ_REQ_PROC_5	R/W1TC	0h	This is request from processor 5 to mss_CR5B. Requesting it to read from mailbox.
19:17	RESERVED	NONE	0h	Reserved

Table 2-351. MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	R5SS0_CORE1_MBOX_READ_REQ_PROC_4	R/W1TC	0h	This is request from processor 4 to mss_CR5B. Requesting it to read from mailbox.
15:13	RESERVED	NONE	0h	Reserved
12	R5SS0_CORE1_MBOX_READ_REQ_PROC_3	R/W1TC	0h	This is request from processor 3 to mss_CR5B. Requesting it to read from mailbox.
11:9	RESERVED	NONE	0h	Reserved
8	R5SS0_CORE1_MBOX_READ_REQ_PROC_2	R/W1TC	0h	This is request from processor 2 to mss_CR5B. Requesting it to read from mailbox.
7:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE1_MBOX_READ_REQ_PROC_1	R/W1TC	0h	This is request from processor 1 to mss_CR5B. Requesting it to read from mailbox.
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE1_MBOX_READ_REQ_PROC_0	R/W1TC	0h	This is request from processor 0 to mss_CR5B. Requesting it to read from mailbox.

2.3.2.91 MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK Register

2.3.2.91.1 MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK Register (Offset = 8008h) [reset = 0h]

This register is used by R5SS0 Core 1 to generate Mailbox Read acknowledgement to the Sender CPU.

Return to [Summary Table](#)

Table 2-352. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8008h

Figure 2-175. MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
								R5SS0_CORE1_MBOX_READ_DONE_ACK_PROC	
								R/W	
								0h	
7	6	5	4	3	2	1	0	R5SS0_CORE1_MBOX_READ_DONE_ACK_PROC	
R/W									
0h									

Table 2-353. MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8:0	R5SS0_CORE1_MBOX_READ_DONE_ACK_PROC	R/W	0h	Write pulse bit field: For bits 0 to 7: Writing 1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5

2.3.2.92 MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE Register

2.3.2.92.1 MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE Register (Offset = 800Ch) [reset = 0h]

This register is used by R5SS0 Core 1 to know that the Receiver CPU has read the Mailbox and Acked. It is also used to clear the Read Done Interrupt.

Return to [Summary Table](#)

Table 2-354. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 800Ch

Figure 2-176. MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE Name Register

31	30	29	28	27	26	25	24
RESERVED	R5SS0_CORE1_MBOX_READ_DONE_PROC_8	RESERVED	R5SS0_CORE1_MBOX_READ_DONE_PROC_7	RESERVED		R5SS0_CORE1_MBOX_READ_DONE_PROC_6	
NONE	R/W1TC	NONE	R/W1TC	NONE		R/W1TC	
0h	0h	0h	0h	0h		0h	
23	22	21	20	19	18	17	16
RESERVED			R5SS0_CORE1_MBOX_READ_DONE_PROC_5	RESERVED		R5SS0_CORE1_MBOX_READ_DONE_PROC_4	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RESERVED			R5SS0_CORE1_MBOX_READ_DONE_PROC_3	RESERVED		R5SS0_CORE1_MBOX_READ_DONE_PROC_2	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CORE1_MBOX_READ_DONE_PROC_1	RESERVED		R5SS0_CORE1_MBOX_READ_DONE_PROC_0	
NONE			R/W1TC	NONE		R/W1TC	
0h			0h	0h		0h	

Table 2-355. MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30	R5SS0_CORE1_MBOX_READ_DONE_PROC_8	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 8
29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE1_MBOX_READ_DONE_PROC_7	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 7
27:25	RESERVED	NONE	0h	Reserved
24	R5SS0_CORE1_MBOX_READ_DONE_PROC_6	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 6
23:21	RESERVED	NONE	0h	Reserved
20	R5SS0_CORE1_MBOX_READ_DONE_PROC_5	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 5

Table 2-355. MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19:17	RESERVED	NONE	0h	Reserved
16	R5SS0_CORE1_MBOX_READ_DONE_PROC_4	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 4
15:13	RESERVED	NONE	0h	Reserved
12	R5SS0_CORE1_MBOX_READ_DONE_PROC_3	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 3
11:9	RESERVED	NONE	0h	Reserved
8	R5SS0_CORE1_MBOX_READ_DONE_PROC_2	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 2
7:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CORE1_MBOX_READ_DONE_PROC_1	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 1
3:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE1_MBOX_READ_DONE_PROC_0	R/W1TC	0h	This register should be written once finishing Reading from CR5B's mailbox written by proc 0

2.3.2.93 MSS_CTRL_R5SS0_CORE1_SW_INT Register

2.3.2.93.1 MSS_CTRL_R5SS0_CORE1_SW_INT Register (Offset = 8010h) [reset = 0h]

This Register is used to generate a S/W Triggered Interrupt to R5SS0 Core1.

Return to [Summary Table](#)

Table 2-356. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8010h

Figure 2-177. MSS_CTRL_R5SS0_CORE1_SW_INT Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							R5SS0_CORE1_SW_INT_PULSE	
NONE							R/W	
0h							0h	

Table 2-357. MSS_CTRL_R5SS0_CORE1_SW_INT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE1_SW_INT_PULSE	R/W	0h	Write_pulse bit field: Writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B.

2.3.2.94 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_MASK Register

2.3.2.94.1 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_MASK Register (Offset = 8020h) [reset = 0h]

This register Masks selected interrupt sources from generating MPU Address Error Interrupt to R5SS0 CORE1 .

Return to [Summary Table](#)

Table 2-358. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8020h

Figure 2-178. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_MASK Name Register

31		30		29		28		27		26		25		24	
RESERVED														MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI1_CFG_ADDR_ERR1	
NONE														R/W	
0h														0h	
23		22		21		20		19		18		17		16	
MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI1_ADDR_ERR1		RESERVED				MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_R5SS0_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OPTIFLASH_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_HSM_ADDR_ERR1		RESERVED			
R/W		NONE				R/W		R/W		R/W		NONE			
0h		0h				0h		0h		0h		0h			
15		14		13		12		11		10		9		8	
RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5B0_AHB_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5A0_AHB_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_SCRM2_SCRP1_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_SCRM2_SCRP0_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_MBOX_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_DTHEA_ADDR_ERR1	
NONE		R/W		R/W		R/W		R/W		R/W		R/W		R/W	
0h		0h		0h		0h		0h		0h		0h		0h	
7		6		5		4		3		2		1		0	
RESERVED				MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5B0_AXIS_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5A0_AXIS_ADDR_ERR1		RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_C_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_B_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_A_ADDR_ERR1	
NONE				R/W		R/W		NONE		R/W		R/W		R/W	
0h				0h		0h		0h		0h		0h		0h	

Table 2-359. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI1_CFG_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

**Table 2-359. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI1_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
22:20	RESERVED	NONE	0h	Reserved
19	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_R5SS0_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
18	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OPTI_FLASH_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
17	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_HSM_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
16:15	RESERVED	NONE	0h	Reserved
14	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5B0_AHB_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
13	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5A0_AHB_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
12	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_SCRM2SCR1_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
11	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_SCRM2SCR0_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
10	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
9	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_MBOX_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
8	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_DTHE_A_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
7:6	RESERVED	NONE	0h	Reserved
5	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5B0_AXIS_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
4	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5A0_AXIS_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
3	RESERVED	NONE	0h	Reserved

**Table 2-359. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_C_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
1	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_B_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
0	MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_A_ADDR_ERR1	R/W	0h	Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

2.3.2.95 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS Register

2.3.2.95.1 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS Register (Offset = 8024h) [reset = 0h]

This register shows the Status of Unmasked MPU Address Errors to R5SS0 CORE1 .

Return to [Summary Table](#)

Table 2-360. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8024h

Figure 2-179. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_OSPI1_CFG_ADDR_ERR1
NONE							R/W1TC
0h							0h
23	22	21	20	19	18	17	16
MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_OSPI1_ADDR_ERR1	RESERVED			MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_R5SS0_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_OPTI_FLASH_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_HSM_ADDR_ERR1	RESERVED
R/W1TC	NONE			R/W1TC	R/W1TC	R/W1TC	NONE
0h	0h			0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_CR5B0_AHB_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_CR5A0_AHB_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_SCRM2SCR1_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_SCRM2SCR0_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_OSPI_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_MBOX_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_DTHA_ADDR_ERR1
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_CR5B0_AXIS_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_CR5A0_AXIS_ADDR_ERR1	RESERVED	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_L2_BANK_C_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_L2_BANK_B_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_L2_BANK_A_ADDR_ERR1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_L2_BANK_A_ADDR_ERR1
NONE	R/W1TC	R/W1TC	NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-361. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS MPU_OSPI1_CFG_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interrupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.

**Table 2-361. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI1_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
22:20	RESERVED	NONE	0h	Reserved
19	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_R5SS0_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
18	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_OPTI_FLASH_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
17	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_HSM_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
16:15	RESERVED	NONE	0h	Reserved
14	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5B0_AHB_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
13	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5A0_AHB_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
12	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_SCRM2SCR1_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
11	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_SCRM2SCR0_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
10	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
9	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_MBOX_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
8	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_DTHE_A_ADDR_ER R1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
7:6	RESERVED	NONE	0h	Reserved
5	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5B0_AXIS_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
4	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5A0_AXIS_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
3	RESERVED	NONE	0h	Reserved

**Table 2-361. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_C_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_B_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
0	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_A_ADDR_ERR1	R/W1TC	0h	Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.

2.3.2.96 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS_RAW Register

2.3.2.96.1 MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS_RAW Register (Offset = 8028h) [reset = 0h]

This register shows the Status of all MPU Address Errors.

Return to [Summary Table](#)

Table 2-362. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8028h

Figure 2-180. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS_RAW Name Register

31		30		29		28		27		26		25		24			
RESERVED													MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_OSPI1_CFG_ADDR_ERR1				
NONE													R/W1TC				
0h													0h				
23		22		21		20		19		18		17		16			
MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_OSPI1_ADDR_ERR1		RESERVED				MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_R5SS0_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_OPTI_FLASH_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_HSM_ADDR_ERR1		RESERVED					
R/W1TC		NONE				R/W1TC		R/W1TC		R/W1TC		R/W1TC		NONE			
0h		0h				0h		0h		0h		0h		0h			
15		14		13		12		11		10		9		8			
RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_CR5B0_AHB_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_CR5A0_AHB_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_SCRM2SCRIP1_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_SCRM2SCRIP0_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_OSPI_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_MBOX_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_DTHE_A_ADDR_ERR1			
NONE		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC			
0h		0h		0h		0h		0h		0h		0h		0h			
7		6		5		4		3		2		1		0			
RESERVED				MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_CR5B0_AXIS_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_CR5A0_AXIS_ADDR_ERR1		RESERVED		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_L2_BANK_C_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_L2_BANK_B_ADDR_ERR1		MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_L2_BANK_A_ADDR_ERR1			
NONE				R/W1TC		R/W1TC		NONE		R/W1TC		R/W1TC		R/W1TC			
0h				0h		0h		0h		0h		0h		0h			

Table 2-363. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW MPU_OSPI1_CFG_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interrupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK

Table 2-363. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_OSPI1_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
22:20	RESERVED	NONE	0h	Reserved
19	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_R5SS0_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
18	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_OPTI_FLASH_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
17	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_HSM_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
16:15	RESERVED	NONE	0h	Reserved
14	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5B0_AHB_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
13	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5A0_AHB_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
12	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_SCRM2SCR1_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
11	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_SCRM2SCR0_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
10	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_OSPI_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
9	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_MBOX_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
8	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_DTHE_A_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
7:6	RESERVED	NONE	0h	Reserved
5	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5B0_AXIS_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
4	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5A0_AXIS_ADDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
3	RESERVED	NONE	0h	Reserved

Table 2-363. MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CORE1_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW_MPU_L2_BANK_C_A_DDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
1	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW_MPU_L2_BANK_B_A_DDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK
0	MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW_MPU_L2_BANK_A_A_DDR_ERR1	R/W1TC	0h	Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK

2.3.2.97 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_MASK Register
2.3.2.97.1 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_MASK Register (Offset = 8030h) [reset = 0h]

This register Masks selected interrupt sources from generating MPU Protection Error Interrupt to R5SS0 CORE1 .

 Return to [Summary Table](#)
Table 2-364. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8030h

Figure 2-181. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_OSPI1_ CFG_PROT_E RR1
NONE							R/W
0h							0h
23	22	21	20	19	18	17	16
MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_OSPI1_ PROT_ERR1	RESERVED			MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_R5SS0_ PROT_ERR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_OPTI_F LASH_PROT_E RR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_HSM_P ROT_ERR1	RESERVED
R/W	NONE			R/W	R/W	R/W	NONE
0h	0h			0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_CR5B0_ AHB_PROT_E RR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_CR5A0_ AHB_PROT_E RR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_SCRM2_ SCRIP1_PROT_ ERR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_SCRM2_ SCRIP0_PROT_ ERR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_OSPI_P ROT_ERR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_MBOX_ PROT_ERR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_DTHE_ A_PROT_ERR1
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED		MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_CR5B0_ AXIS_PROT_E RR1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_CR5A0_ AXIS_PROT_E RR1	RESERVED	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_L2_BAN K_C_PROT_ER R1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_L2_BAN K_B_PROT_ER R1	MPU_PROT_E RRAGG_R5SS 0_CPU1_MASK _MPU_L2_BAN K_A_PROT_ER R1
NONE		R/W	R/W	NONE	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 2-365. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI1_CFG_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

**Table 2-365. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI1_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
22:20	RESERVED	NONE	0h	Reserved
19	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_R5SS0_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
18	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_OPTI_FLASH_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
17	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_HSM_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
16:15	RESERVED	NONE	0h	Reserved
14	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5B0_AHB_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
13	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5A0_AHB_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
12	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_SCRM2SCR1_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
11	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_SCRM2SCR0_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
10	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_OSPI_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
9	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_MBOX_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
8	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_DTHE_A_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
7:6	RESERVED	NONE	0h	Reserved
5	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5B0_AXIS_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
4	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_CR5A0_AXIS_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
3	RESERVED	NONE	0h	Reserved

**Table 2-365. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_C_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
1	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_B_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked
0	MPU_PROT_ERRAGG_R5SS0_CPU1_MASK_MPU_L2_BANK_A_PROT_ERR1	R/W	0h	Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG 1 : Error is Masked 0 : Error is Unmasked

2.3.2.98 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS Register

2.3.2.98.1 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS Register (Offset = 8034h) [reset = 0h]

This register shows the Status of Unmasked MPU Protection Errors to R5SS0 CORE1 .

Return to [Summary Table](#)

Table 2-366. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8034h

Figure 2-182. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI1_CFG_PROT_ERR1
NONE							R/W1TC
0h							0h
23	22	21	20	19	18	17	16
MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI1_PROT_ERR1	RESERVED			MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_R5SS0_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OPTI_FLASH_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_HSM_PROT_ERR1	RESERVED
R/W1TC	NONE			R/W1TC	R/W1TC	R/W1TC	NONE
0h	0h			0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5_AHB_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5_AHB_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_SCRM2SCR1_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_SCRM2SCR0_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_MBO_X_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_DTH_A_PROT_ERR1
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5_AXIS_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5_AXIS_PROT_ERR1	RESERVED	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_C_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_B_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_A_PROT_ERR1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_A_PROT_ERR1
NONE	R/W1TC	R/W1TC	NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-367. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI1_CFG_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interrupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK. Write 0x1 to clear this Error.

**Table 2-367. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI1_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
22:20	RESERVED	NONE	0h	Reserved
19	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_R5SS0_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
18	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OPTI_FLASH_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
17	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_HSM_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
16:15	RESERVED	NONE	0h	Reserved
14	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5B0_AHB_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
13	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5A0_AHB_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
12	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_SCRM2SCR1_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
11	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_SCRM2SCR0_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
10	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_OSPI_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
9	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_MBOX_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
8	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_DTHE_A_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
7:6	RESERVED	NONE	0h	Reserved
5	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5B0_AXIS_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
4	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_CR5A0_AXIS_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
3	RESERVED	NONE	0h	Reserved

**Table 2-367. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_C_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_B_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.
0	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_MPU_L2_BANK_A_PROT_ERR1	R/W1TC	0h	Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASK Wrie 0x1 to clear this Error.

2.3.2.99 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS_RAW Register

2.3.2.99.1 MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS_RAW Register (Offset = 8038h) [reset = 0h]

This register shows the Status of all MPU Protection Errors.

Return to [Summary Table](#)

Table 2-368. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D0 8038h

Figure 2-183. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS_RAW Name Register

31		30		29		28		27		26		25		24	
RESERVED													MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _OSPI1_CFG_ PROT_ERR1		
NONE													R/W1TC		
0h													0h		
23		22		21		20		19		18		17		16	
MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _OSPI1_PROT_ _ERR1		RESERVED				MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _R5SS0_PROT_ _ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _OPTI_FLASH_ _PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _HSM_PROT_ _ERR1		RESERVED			
R/W1TC		NONE				R/W1TC		R/W1TC		R/W1TC		NONE			
0h		0h				0h		0h		0h		0h			
15		14		13		12		11		10		9		8	
RESERVED		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _CR5B0_AHB_ _PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _CR5A0_AHB_ _PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _SCRM2SCR_P 1_PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _SCRM2SCR_P 0_PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _OSPI_PROT_ _ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _MBOX_PROT_ _ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _DTHE_A_PRO T_ERR1	
NONE		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC	
0h		0h		0h		0h		0h		0h		0h		0h	
7		6		5		4		3		2		1		0	
RESERVED		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _CR5B0_AXIS_ _PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _CR5A0_AXIS_ _PROT_ERR1		RESERVED		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _L2_BANK_C_ _PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _L2_BANK_B_ _PROT_ERR1		MPU_PROT_E RRAGG_R5SS 0_CPU1_STAT US_RAW_MPU _L2_BANK_A_ _PROT_ERR1			
NONE		R/W1TC		R/W1TC		NONE		R/W1TC		R/W1TC		R/W1TC			
0h		0h		0h		0h		0h		0h		0h			

Table 2-369. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_RAW_MPU_OSPI1_CFG_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interrupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK

Table 2-369. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_OSPI1_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
22:20	RESERVED	NONE	0h	Reserved
19	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_R5SS0_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
18	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_OPTI_FLASH_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
17	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_HSM_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
16:15	RESERVED	NONE	0h	Reserved
14	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5B0_AHB_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
13	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5A0_AHB_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
12	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_SCRM2SCR1_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
11	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_SCRM2SCR0_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
10	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_OSPI_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
9	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_MBOX_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
8	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_DTHE_A_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
7:6	RESERVED	NONE	0h	Reserved
5	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5B0_AXIS_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
4	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_CR5A0_AXIS_PROT_ERR1	R/W1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
3	RESERVED	NONE	0h	Reserved

Table 2-369. MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CORE1_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_L2_BANK_C_P ROT_ERR1	RW1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
1	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_L2_BANK_B_P ROT_ERR1	RW1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK
0	MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_R AW_MPU_L2_BANK_A_P ROT_ERR1	RW1TC	0h	Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK

2.3.2.100 MSS_CTRL_TPCC0_ERRAGG_MASK Register

2.3.2.100.1 MSS_CTRL_TPCC0_ERRAGG_MASK Register (Offset = 18000h) [reset = 0h]

This register Masks selected interrupt sources from generating the Aggregated TPCC0 Error Interrupt.

Return to [Summary Table](#)

Table 2-370. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8000h

Figure 2-184. MSS_CTRL_TPCC0_ERRAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED					TPCC0_ERRAGG_MASK_TPTC_A1_READ_ACCESS_ERROR	TPCC0_ERRAGG_MASK_TPTC_A0_READ_ACCESS_ERROR	TPCC0_ERRAGG_MASK_TPTC_A_READ_ACCESS_ERROR
NONE					R/W	R/W	R/W
0h					0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED					TPCC0_ERRAGG_MASK_TPTC_A1_WRITE_ACCESS_ERROR	TPCC0_ERRAGG_MASK_TPTC_A0_WRITE_ACCESS_ERROR	TPCC0_ERRAGG_MASK_TPTC_A_WRITE_ACCESS_ERROR
NONE					R/W	R/W	R/W
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			TPCC0_ERRAGG_MASK_TPTC_A_PAR_ERROR	TPCC0_ERRAGG_MASK_TPTC_A1_ERR	TPCC0_ERRAGG_MASK_TPTC_A0_ERR	TPCC0_ERRAGG_MASK_TPTC_A_MPINT	TPCC0_ERRAGG_MASK_TPTC_A_ERRINT
NONE			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h

Table 2-371. MSS_CTRL_TPCC0_ERRAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	NONE	0h	Reserved
26	TPCC0_ERRAGG_MASK_TPTC_A1_READ_ACCESS_ERROR	R/W	0h	Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
25	TPCC0_ERRAGG_MASK_TPTC_A0_READ_ACCESS_ERROR	R/W	0h	Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
24	TPCC0_ERRAGG_MASK_TPTC_A_READ_ACCESS_ERROR	R/W	0h	Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
23:19	RESERVED	NONE	0h	Reserved

Table 2-371. MSS_CTRL_TPCC0_ERRAGG_MASK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18	TPCC0_ERRAGG_MASK_TPTC_A1_WRITE_ACCESS_ERROR	R/W	0h	Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
17	TPCC0_ERRAGG_MASK_TPTC_A0_WRITE_ACCESS_ERROR	R/W	0h	Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
16	TPCC0_ERRAGG_MASK_TPCC_A_WRITE_ACCESS_ERROR	R/W	0h	Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
15:5	RESERVED	NONE	0h	Reserved
4	TPCC0_ERRAGG_MASK_TPCC_A_PAR_ERR	R/W	0h	Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
3	TPCC0_ERRAGG_MASK_TPTC_A1_ERR	R/W	0h	Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
2	TPCC0_ERRAGG_MASK_TPTC_A0_ERR	R/W	0h	Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
1	TPCC0_ERRAGG_MASK_TPCC_A_MPINT	R/W	0h	Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked
0	TPCC0_ERRAGG_MASK_TPCC_A_ERRINT	R/W	0h	Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG 1'b1 Error is Masked 1'b0 Error is Unmasked

2.3.2.101 MSS_CTRL_TPCC0_ERRAGG_STATUS Register

2.3.2.101.1 MSS_CTRL_TPCC0_ERRAGG_STATUS Register (Offset = 18004h) [reset = 0h]

This register shows the Status of Unmasked Errors from TPCC0.

Return to [Summary Table](#)

Table 2-372. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8004h

Figure 2-185. MSS_CTRL_TPCC0_ERRAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED					TPCC0_ERRAGG_STATUS_TPTC_A1_READ_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_TPTC_A0_READ_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_TPTC_A_READ_ACCESS_ERROR
NONE					R/W1TC	R/W1TC	R/W1TC
0h					0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED					TPCC0_ERRAGG_STATUS_TPTC_A1_WRITE_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_TPTC_A0_WRITE_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_TPTC_A_WRITE_ACCESS_ERROR
NONE					R/W1TC	R/W1TC	R/W1TC
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			TPCC0_ERRAGG_STATUS_TPTC_A_PARAMETER	TPCC0_ERRAGG_STATUS_TPTC_A1_ERROR	TPCC0_ERRAGG_STATUS_TPTC_A0_ERROR	TPCC0_ERRAGG_STATUS_TPTC_A_MPINT	TPCC0_ERRAGG_STATUS_TPTC_A_ERROR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 2-373. MSS_CTRL_TPCC0_ERRAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	NONE	0h	Reserved
26	TPCC0_ERRAGG_STATUS_TPTC_A1_READ_ACCESS_ERROR	R/W1TC	0h	Status of Error from MSS_TPTC_A1. Set only if Interrupt is unmasked in TPCC0_ERRAGG_MASK. Write 0x1 to clear this Error.
25	TPCC0_ERRAGG_STATUS_TPTC_A0_READ_ACCESS_ERROR	R/W1TC	0h	Status of Error from MSS_TPTC_A0. Set only if Interrupt is unmasked in TPCC0_ERRAGG_MASK. Write 0x1 to clear this Error.
24	TPCC0_ERRAGG_STATUS_TPTC_A_READ_ACCESS_ERROR	R/W1TC	0h	Status of Error from MSS_TPCC_A. Set only if Interrupt is unmasked in TPCC0_ERRAGG_MASK. Write 0x1 to clear this Error.
23:19	RESERVED	NONE	0h	Reserved
18	TPCC0_ERRAGG_STATUS_TPTC_A1_WRITE_ACCESS_ERROR	R/W1TC	0h	Status of Error from MSS_TPTC_A1. Set only if Interrupt is unmasked in TPCC0_ERRAGG_MASK. Write 0x1 to clear this Error.

Table 2-373. MSS_CTRL_TPCC0_ERRAGG_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	TPCC0_ERRAGG_STATUS_TPTC_A0_WRITE_ACCESS_ERROR	R/W1TC	0h	Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in TPCC0_ERRAGG_MASK Wrie 0x1 to clear this Error.
16	TPCC0_ERRAGG_STATUS_TPCC_A_WRITE_ACCESS_ERROR	R/W1TC	0h	Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_ERRAGG_MASK Wrie 0x1 to clear this Error.
15:5	RESERVED	NONE	0h	Reserved
4	TPCC0_ERRAGG_STATUS_TPCC_A_PAR_ERR	R/W1TC	0h	Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_ERRAGG_MASK Wrie 0x1 to clear this Error.
3	TPCC0_ERRAGG_STATUS_TPTC_A1_ERR	R/W1TC	0h	Status of Error from MSS_TPTC_A1. Set only if Interupt is unmasked in TPCC0_ERRAGG_MASK Wrie 0x1 to clear this Error.
2	TPCC0_ERRAGG_STATUS_TPTC_A0_ERR	R/W1TC	0h	Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in TPCC0_ERRAGG_MASK Wrie 0x1 to clear this Error.
1	TPCC0_ERRAGG_STATUS_TPCC_A_MPINT	R/W1TC	0h	Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_ERRAGG_MASK Wrie 0x1 to clear this Error.
0	TPCC0_ERRAGG_STATUS_TPCC_A_ERRINT	R/W1TC	0h	Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in TPCC0_ERRAGG_MASK Wrie 0x1 to clear this Error.

2.3.2.102 MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW Register

2.3.2.102.1 MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW Register (Offset = 18008h) [reset = 0h]

This register shows the Status of all Errors from TPCC0.

Return to [Summary Table](#)

Table 2-374. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8008h

Figure 2-186. MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED					TPCC0_ERRAGG_STATUS_RAW_TPTC_A1_READ_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_RAW_TPTC_A0_READ_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_READ_ACCESS_ERROR
NONE					R/W1TC	R/W1TC	R/W1TC
0h					0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED					TPCC0_ERRAGG_STATUS_RAW_TPTC_A1_WRITE_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_RAW_TPTC_A0_WRITE_ACCESS_ERROR	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_WRITE_ACCESS_ERROR
NONE					R/W1TC	R/W1TC	R/W1TC
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			TPCC0_ERRAGG_STATUS_RAW_TPCC_A_PAR_ERR	TPCC0_ERRAGG_STATUS_RAW_TPTC_A1_ERR	TPCC0_ERRAGG_STATUS_RAW_TPTC_A0_ERR	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_MPINT	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_ERRINT
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 2-375. MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	NONE	0h	Reserved
26	TPCC0_ERRAGG_STATUS_RAW_TPTC_A1_READ_ACCESS_ERROR	R/W1TC	0h	Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interrupt is masked or unmasked in TPCC0_ERRAGG_MASK
25	TPCC0_ERRAGG_STATUS_RAW_TPTC_A0_READ_ACCESS_ERROR	R/W1TC	0h	Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interrupt is masked or unmasked in TPCC0_ERRAGG_MASK
24	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_READ_ACCESS_ERROR	R/W1TC	0h	Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interrupt is masked or unmasked in TPCC0_ERRAGG_MASK
23:19	RESERVED	NONE	0h	Reserved
18	TPCC0_ERRAGG_STATUS_RAW_TPTC_A1_WRITE_ACCESS_ERROR	R/W1TC	0h	Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interrupt is masked or unmasked in TPCC0_ERRAGG_MASK

Table 2-375. MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	TPCC0_ERRAGG_STATUS_RAW_TPTC_A0_WRITE_ACCESS_ERROR	R/W1TC	0h	Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in TPCC0_ERRAGG_MASK
16	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_WRITE_ACCESS_ERROR	R/W1TC	0h	Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in TPCC0_ERRAGG_MASK
15:5	RESERVED	NONE	0h	Reserved
4	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_PAR_ERROR	R/W1TC	0h	Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in TPCC0_ERRAGG_MASK
3	TPCC0_ERRAGG_STATUS_RAW_TPTC_A1_ERR	R/W1TC	0h	Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interupt is masked or unmasked in TPCC0_ERRAGG_MASK
2	TPCC0_ERRAGG_STATUS_RAW_TPTC_A0_ERR	R/W1TC	0h	Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in TPCC0_ERRAGG_MASK
1	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_MPINT	R/W1TC	0h	Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in TPCC0_ERRAGG_MASK
0	TPCC0_ERRAGG_STATUS_RAW_TPCC_A_ERRINT	R/W1TC	0h	Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in TPCC0_ERRAGG_MASK

2.3.2.103 MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0 Register

2.3.2.103.1 MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0 Register (Offset = 1800Ch) [reset = 0h]

This register Masks selected interrupt sources from generating the Aggregated MMR Access Error Interrupt.

Return to [Summary Table](#)

Table 2-376. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 800Ch

Figure 2-187. MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MMR_ACCESS_ERRAGG_MASK0_HSM_CTRL_WR	MMR_ACCESS_ERRAGG_MASK0_HSM_CTRL_RD	MMR_ACCESS_ERRAGG_MASK0_HSM_SOC_CTRL_WR	MMR_ACCESS_ERRAGG_MASK0_HSM_SOC_CTRL_RD
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
MMR_ACCESS_ERRAGG_MASK0_TOP_RC_M_WR	MMR_ACCESS_ERRAGG_MASK0_TOP_RC_M_RD	MMR_ACCESS_ERRAGG_MASK0_TOP_CTRL_WR	MMR_ACCESS_ERRAGG_MASK0_TOP_CTRL_RD	MMR_ACCESS_ERRAGG_MASK0_MSS_RC_M_WR	MMR_ACCESS_ERRAGG_MASK0_MSS_RC_M_RD	MMR_ACCESS_ERRAGG_MASK0_MSS_CTRL_L_WR	MMR_ACCESS_ERRAGG_MASK0_MSS_CTRL_L_RD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-377. MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11	MMR_ACCESS_ERRAGG_MASK0_HSM_CTRL_WR	R/W	0h	Mask Interrupt from HSM_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
10	MMR_ACCESS_ERRAGG_MASK0_HSM_CTRL_RD	R/W	0h	Mask Interrupt from HSM_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
9	MMR_ACCESS_ERRAGG_MASK0_HSM_SOC_CTRL_WR	R/W	0h	Mask Interrupt from HSM_SOC_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
8	MMR_ACCESS_ERRAGG_MASK0_HSM_SOC_CTRL_RD	R/W	0h	Mask Interrupt from HSM_SOC_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked

Table 2-377. MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	MMR_ACCESS_ERRAGG_MASK0_TOP_RCM_WR	R/W	0h	Mask Interrupt from TOP_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
6	MMR_ACCESS_ERRAGG_MASK0_TOP_RCM_RD	R/W	0h	Mask Interrupt from TOP_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
5	MMR_ACCESS_ERRAGG_MASK0_TOP_CTRL_WR	R/W	0h	Mask Interrupt from TOP_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
4	MMR_ACCESS_ERRAGG_MASK0_TOP_CTRL_RD	R/W	0h	Mask Interrupt from TOP_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
3	MMR_ACCESS_ERRAGG_MASK0_MSS_RCM_WR	R/W	0h	Mask Interrupt from MSS_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
2	MMR_ACCESS_ERRAGG_MASK0_MSS_RCM_RD	R/W	0h	Mask Interrupt from MSS_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
1	MMR_ACCESS_ERRAGG_MASK0_MSS_CTRL_WR	R/W	0h	Mask Interrupt from MSS_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked
0	MMR_ACCESS_ERRAGG_MASK0_MSS_CTRL_RD	R/W	0h	Mask Interrupt from MSS_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked

2.3.2.104 MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0 Register

2.3.2.104.1 MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0 Register (Offset = 18010h) [reset = 0h]

This register shows the Status of Unmasked MMR Access Errors.

Return to [Summary Table](#)

Table 2-378. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8010h

Figure 2-188. MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MMR_ACCESS_ERRAGG_ST ATUS0_HSM_C TRL_WR	MMR_ACCESS_ERRAGG_ST ATUS0_HSM_C TRL_RD	MMR_ACCESS_ERRAGG_ST ATUS0_HSM_S OC_CTRL_WR	MMR_ACCESS_ERRAGG_ST ATUS0_HSM_S OC_CTRL_RD
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
MMR_ACCESS_ERRAGG_ST ATUS0_TOP_R CM_WR	MMR_ACCESS_ERRAGG_ST ATUS0_TOP_R CM_RD	MMR_ACCESS_ERRAGG_ST ATUS0_TOP_C TRL_WR	MMR_ACCESS_ERRAGG_ST ATUS0_TOP_C TRL_RD	MMR_ACCESS_ERRAGG_ST ATUS0_MSS_R CM_WR	MMR_ACCESS_ERRAGG_ST ATUS0_MSS_R CM_RD	MMR_ACCESS_ERRAGG_ST ATUS0_MSS_C TRL_WR	MMR_ACCESS_ERRAGG_ST ATUS0_MSS_C TRL_RD
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-379. MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11	MMR_ACCESS_ERRAGG_STATUS0_HSM_CTRL_WR	R/W1TC	0h	Status of Interrupt from HSM_CTRL Set only if Interrupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Write 0x1 to clear this interrupt.
10	MMR_ACCESS_ERRAGG_STATUS0_HSM_CTRL_RD	R/W1TC	0h	Status of Interrupt from HSM_CTRL Set only if Interrupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Write 0x1 to clear this interrupt.
9	MMR_ACCESS_ERRAGG_STATUS0_HSM_SOC_CTRL_WR	R/W1TC	0h	Status of Interrupt from HSM_SOC_CTRL Set only if Interrupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Write 0x1 to clear this interrupt.
8	MMR_ACCESS_ERRAGG_STATUS0_HSM_SOC_CTRL_RD	R/W1TC	0h	Status of Interrupt from HSM_SOC_CTRL Set only if Interrupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Write 0x1 to clear this interrupt.

Table 2-379. MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	MMR_ACCESS_ERRAGG_STATUS0_TOP_RCM_WR	R/W1TC	0h	Status of Interrupt from TOP_RCM Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.
6	MMR_ACCESS_ERRAGG_STATUS0_TOP_RCM_RD	R/W1TC	0h	Status of Interrupt from TOP_RCM Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.
5	MMR_ACCESS_ERRAGG_STATUS0_TOP_CTRL_WR	R/W1TC	0h	Status of Interrupt from TOP_CTRL Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.
4	MMR_ACCESS_ERRAGG_STATUS0_TOP_CTRL_RD	R/W1TC	0h	Status of Interrupt from TOP_CTRL Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.
3	MMR_ACCESS_ERRAGG_STATUS0_MSS_RCM_WR	R/W1TC	0h	Status of Interrupt from MSS_RCM Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.
2	MMR_ACCESS_ERRAGG_STATUS0_MSS_RCM_RD	R/W1TC	0h	Status of Interrupt from MSS_RCM Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.
1	MMR_ACCESS_ERRAGG_STATUS0_MSS_CTRL_WR	R/W1TC	0h	Status of Interrupt from MSS_CTRL Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.
0	MMR_ACCESS_ERRAGG_STATUS0_MSS_CTRL_RD	R/W1TC	0h	Status of Interrupt from MSS_CTRL Set only if Interupt is unmasked in MMR_ACCESS_ERRAGG_MASK0 Wrie 0x1 to clear this interrupt.

2.3.2.105 MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0 Register

2.3.2.105.1 MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0 Register (Offset = 18014h) [reset = 0h]

This register shows the Status of all MMR Access Errors.

Return to [Summary Table](#)

Table 2-380. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8014h

Figure 2-189. MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MMR_ACCESS_ERRAGG_ST ATUS_RAW0_HSM_CTRL_W R	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_HSM_CTRL_R D	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_HSM_SOC_CT RL_WR	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_HSM_SOC_CT RL_RD
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
MMR_ACCESS_ERRAGG_ST ATUS_RAW0_T OP_RCM_WR	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_T OP_RCM_RD	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_T OP_CTRL_WR	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_T OP_CTRL_RD	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_MSS_RCM_WR	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_MSS_RCM_RD	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_MSS_CTRL_W R	MMR_ACCESS_ERRAGG_ST ATUS_RAW0_MSS_CTRL_R D
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-381. MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11	MMR_ACCESS_ERRAGG_STATUS_RAW0_HSM_CTRL_WR	R/W1TC	0h	Raw Status of Interrupt from HSM_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
10	MMR_ACCESS_ERRAGG_STATUS_RAW0_HSM_CTRL_RD	R/W1TC	0h	Raw Status of Interrupt from HSM_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
9	MMR_ACCESS_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_WR	R/W1TC	0h	Raw Status of Interrupt from HSM_SOC_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
8	MMR_ACCESS_ERRAGG_STATUS_RAW0_HSM_SOC_CTRL_RD	R/W1TC	0h	Raw Status of Interrupt from HSM_SOC_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
7	MMR_ACCESS_ERRAGG_STATUS_RAW0_TOP_RCM_WR	R/W1TC	0h	Raw Status of Interrupt from TOP_RCM. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0

**Table 2-381. MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
6	MMR_ACCESS_ERRAGG_STATUS_RAW0_TOP_RCM_RD	R/W1TC	0h	Raw Status of Interrupt from TOP_RCM. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
5	MMR_ACCESS_ERRAGG_STATUS_RAW0_TOP_CTRL_WR	R/W1TC	0h	Raw Status of Interrupt from TOP_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
4	MMR_ACCESS_ERRAGG_STATUS_RAW0_TOP_CTRL_RD	R/W1TC	0h	Raw Status of Interrupt from TOP_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
3	MMR_ACCESS_ERRAGG_STATUS_RAW0_MSS_RCM_WR	R/W1TC	0h	Raw Status of Interrupt from MSS_RCM. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
2	MMR_ACCESS_ERRAGG_STATUS_RAW0_MSS_RCM_RD	R/W1TC	0h	Raw Status of Interrupt from MSS_RCM. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
1	MMR_ACCESS_ERRAGG_STATUS_RAW0_MSS_CTRL_WR	R/W1TC	0h	Raw Status of Interrupt from MSS_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0
0	MMR_ACCESS_ERRAGG_STATUS_RAW0_MSS_CTRL_RD	R/W1TC	0h	Raw Status of Interrupt from MSS_CTRL. Set irrespective if the Interupt is masked or unmasked in MMR_ACCESS_ERRAGG_MASK0

2.3.2.106 MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_MASK Register

2.3.2.106.1 MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_MASK Register (Offset = 18018h) [reset = 0h]

Register to Mask Correctable error from R5SS0 CORE0 Memories.

Return to [Summary Table](#)

Table 2-382. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8018h

Figure 2-190. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	R5SS0_CPU0_ECC_CORR_ERRAGG_MASK_R5SS0_CPU0_IDATA_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERR
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-383. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	R5SS0_CPU0_ECC_CORR_ERRAGG_MASK_R5SS0_CPU0_IDATA_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
5	R5SS0_CPU0_ECC_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
4	R5SS0_CPU0_ECC_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
3	R5SS0_CPU0_ECC_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

**Table 2-383. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	R5SS0_CPU0_ECC_CORR_ERRAGG_MASK_R5SS0_CPU0_B0TCM_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
1	R5SS0_CPU0_ECC_CORR_ERRAGG_MASK_R5SS0_CPU0_B1TCM_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
0	R5SS0_CPU0_ECC_CORR_ERRAGG_MASK_R5SS0_CPU0_ATCM_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

2.3.2.107 MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS Register

2.3.2.107.1 MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS Register (Offset = 1801Ch) [reset = 0h]

Status register based on mask for correctable error R5SS0 CORE0 Memories.

Return to [Summary Table](#)

Table 2-384. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 801Ch

Figure 2-191. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_IDATA_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_ITAG_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_DDATA_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_DTAG_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_B0TCM_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_B1TCM_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_ATCM_CORR_ERR
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-385. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_IDATA_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.
5	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_ITAG_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.
4	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_DDATA_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.
3	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_DTAG_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.

**Table 2-385. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_B0TCM_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.
1	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_B1TCM_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.
0	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU0_ATCM_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.

2.3.2.108 MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS_RAW Register

2.3.2.108.1 MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS_RAW Register (Offset = 18020h) [reset = 0h]

Raw status for correctable error from R5SS0 CORE0 Memories.

Return to [Summary Table](#)

Table 2-386. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8020h

Figure 2-192. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_IDATA_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_ITAG_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_DDATA_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_DTAG_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_B0T_CM_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_B1T_CM_CORR_ERR	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_ATCM_CORR_ERR
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-387. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_IDATA_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
5	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_ITAG_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
4	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_DDATA_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
3	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_DTAG_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.

Table 2-387. MSS_CTRL_R5SS0_CORE0_ECC_CORR_ERRAGG_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_B0TCM_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register. Write 0x1 to clear this interrupt.
1	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_B1TCM_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register. Write 0x1 to clear this interrupt.
0	R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_ATCM_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register. Write 0x1 to clear this interrupt.

2.3.2.109 MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_MASK Register

2.3.2.109.1 MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_MASK Register (Offset = 18024h) [reset = 0h]

Register to Mask Uncorrectable error from R5SS0 CORE0 Memories.

Return to [Summary Table](#)

Table 2-388. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8024h

Figure 2-193. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_DDATA_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_DTAG_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_B0TCM_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_B1TCM_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_ATCM_UNCORR_ERR
NONE			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h

Table 2-389. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_DDATA_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
3	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_DTAG_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
2	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_B0TCM_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
1	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_B1TCM_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

**Table 2-389. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
0	R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU0_ATCM_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

2.3.2.110 MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS Register

2.3.2.110.1 MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS Register (Offset = 18028h) [reset = 0h]

Status register based on mask for uncorrectable error R5SS0 CORE0 Memories.

Return to [Summary Table](#)

Table 2-390. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8028h

Figure 2-194. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_DDATA_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_DTAG_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_B0TCM_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_B1TCM_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_ATCM_UNCORR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 2-391. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_DDATA_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0*CPU0*ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
3	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_DTAG_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0*CPU0*ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
2	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_B0TCM_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0*CPU0*ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_B1TCM_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0*CPU0*ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.

**Table 2-391. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
0	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU0_ATCM_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.

2.3.2.111 MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS_RAW Register

2.3.2.111.1 MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS_RAW Register (Offset = 1802Ch) [reset = 0h]

Raw status for uncorrectable error from R5SS0 CORE0 Memories.

Return to [Summary Table](#)

Table 2-392. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 802Ch

Figure 2-195. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_DATA_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_TAG_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_OTCM_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_1TCM_UNCORR_ERR	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_ATCM_UNCORR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 2-393. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_DDATA_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
3	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_DTAG_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
2	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_B0TCM_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_B1TCM_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.

Table 2-393. MSS_CTRL_R5SS0_CORE0_ECC_UNCORR_ERRAGG_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU0_AT_CM_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register. Write 0x1 to clear this interrupt.

2.3.2.112 MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_MASK Register

2.3.2.112.1 MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_MASK Register (Offset = 18030h) [reset = 0h]

Register to Mask Correctable error from R5SS0 CORE1 Memories.

Return to [Summary Table](#)

Table 2-394. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8030h

Figure 2-196. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	R5SS0_CPU1_ECC_CORR_ERRAGG_MASK_R5SS0_CPU1_IDATA_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERR
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-395. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	R5SS0_CPU1_ECC_CORR_ERRAGG_MASK_R5SS0_CPU1_IDATA_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
5	R5SS0_CPU1_ECC_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
4	R5SS0_CPU1_ECC_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
3	R5SS0_CPU1_ECC_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

**Table 2-395. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	R5SS0_CPU1_ECC_CORR_ERRAGG_MASK_R5SS0_CPU1_B0TCM_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
1	R5SS0_CPU1_ECC_CORR_ERRAGG_MASK_R5SS0_CPU1_B1TCM_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
0	R5SS0_CPU1_ECC_CORR_ERRAGG_MASK_R5SS0_CPU1_ATCM_CORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

2.3.2.113 MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS Register

2.3.2.113.1 MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS Register (Offset = 18034h) [reset = 0h]

Status register based on mask for correctable error R5SS0 CORE1 Memories.

Return to [Summary Table](#)

Table 2-396. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8034h

Figure 2-197. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_IDATA_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_ITAG_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_DDATA_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_DTAG_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_B0TCM_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_B1TCM_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_ATCM_CORR_ERR
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-397. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_IDATA_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
5	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_ITAG_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
4	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_DDATA_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
3	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_DTAG_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU} *_ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.

**Table 2-397. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_B0TCM_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.
1	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_B1TCM_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.
0	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_R5SS0_CPU1_ATCM_CORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.

2.3.2.114 MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS_RAW Register

2.3.2.114.1 MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS_RAW Register (Offset = 18038h) [reset = 0h]

Raw status for correctable error from R5SS0 CORE1 Memories.

Return to [Summary Table](#)

Table 2-398. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8038h

Figure 2-198. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_IDATA_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_ITAG_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_DDATA_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_DTAG_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_B0T_CM_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_B1T_CM_CORR_ERR	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_ATCM_CORR_ERR
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-399. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_IDATA_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU*} _ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
5	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_ITAG_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU*} _ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
4	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_DDATA_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU*} _ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
3	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_DTAG_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS* _{CPU*} _ECC_CORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.

Table 2-399. MSS_CTRL_R5SS0_CORE1_ECC_CORR_ERRAGG_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_B0TCM_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register. Wrie 0x1 to clear this interrupt.
1	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_B1TCM_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register. Wrie 0x1 to clear this interrupt.
0	R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_ATCM_CORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK register. Wrie 0x1 to clear this interrupt.

2.3.2.115 MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_MASK Register

**2.3.2.115.1 MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_MASK Register (Offset = 1803Ch)
[reset = 0h]**

Register to Mask Uncorrectable error from R5SS0 CORE1 Memories.

Return to [Summary Table](#)

Table 2-400. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 803Ch

Figure 2-199. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_DDATA_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_DTAG_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_B0TCM_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_B1TCM_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_ATCM_UNCORR_ERR
NONE			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h

Table 2-401. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_DDATA_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
3	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_DTAG_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
2	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_B0TCM_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
1	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_B1TCM_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

**Table 2-401. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_MASK Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
0	R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK_R5SS0_CPU1_ATCM_UNCORR_ERR	R/W	0h	Mask Interrupt for correctable errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

2.3.2.116 MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS Register

2.3.2.116.1 MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS Register (Offset = 18040h) [reset = 0h]

Status register based on mask for uncorrectable error R5SS0 CORE1 Memories.

Return to [Summary Table](#)

Table 2-402. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8040h

Figure 2-200. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_DDATA_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_DTAG_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_B0TCM_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_B1TCM_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_ATCM_UNCORR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 2-403. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_DDATA_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0* CPU* ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
3	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_DTAG_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0* CPU* ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
2	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_B0TCM_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0* CPU* ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_B1TCM_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS0* CPU* ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.

**Table 2-403. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
0	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_R5SS0_CPU1_ATCM_UNCORR_ERR	R/W1TC	0h	Status of Interrupt from correctable error of corresponding CPU Set only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Wrie 0x1 to clear this interrupt.

2.3.2.117 MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS_RAW Register

2.3.2.117.1 MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS_RAW Register (Offset = 18044h) [reset = 0h]

Raw status for uncorrectable error from R5SS0 CORE1 Memories.

Return to [Summary Table](#)

Table 2-404. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8044h

Figure 2-201. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_DATA_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_TAG_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_OTCM_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_TCM_UNCORR_ERR	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_A_TCM_UNCORR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 2-405. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_DDATA_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
3	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_DTAG_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
2	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_B0TCM_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_B1TCM_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register Write 0x1 to clear this interrupt.

Table 2-405. MSS_CTRL_R5SS0_CORE1_ECC_UNCORR_ERRAGG_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW_R5SS0_CPU1_AT_CM_UNCORR_ERR	R/W1TC	0h	Raw Status of Interrupt from correctable error of corresponding CPU. Set only if Interrupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK register. Write 0x1 to clear this interrupt.

2.3.2.118 MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_MASK Register

2.3.2.118.1 MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_MASK Register (Offset = 18078h) [reset = 0h]

Register to Mask TCM address parity errors from R5SS0 CORE0.

Return to [Summary Table](#)

Table 2-406. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8078h

Figure 2-202. MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU0_B1TCM0_PARITY_ERR	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU0_B0TCM0_PARITY_ERR	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU0_ATCM0_PARITY_ERR
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 2-407. MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU0_B1TCM0_PARITY_ERR	R/W	0h	Mask Interrupt for address parity errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
1	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU0_B0TCM0_PARITY_ERR	R/W	0h	Mask Interrupt for address parity errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
0	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU0_ATCM0_PARITY_ERR	R/W	0h	Mask Interrupt for address parity errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

2.3.2.119 MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS Register

2.3.2.119.1 MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS Register (Offset = 1807Ch) [reset = 0h]

Status register based on mask for TCM address parity errors from R5SS0 CORE0.

Return to [Summary Table](#)

Table 2-408. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 807Ch

Figure 2-203. MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU0_B1T_CM0_PARITY_ERR	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU0_B0T_CM0_PARITY_ERR	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU0_ATC_M0_PARITY_ERR
NONE					R/W1TC	R/W1TC	R/W1TC
0h					0h	0h	0h

Table 2-409. MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU0_B1T_CM0_PARITY_ERR	R/W1TC	0h	Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU0_B0T_CM0_PARITY_ERR	R/W1TC	0h	Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
0	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU0_ATC_M0_PARITY_ERR	R/W1TC	0h	Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.

2.3.2.120 MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Register

2.3.2.120.1 MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Register (Offset = 18080h) [reset = 0h]

Raw status for TCM address parity errors from R5SS0 CORE0.

Return to [Summary Table](#)

Table 2-410. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8080h

Figure 2-204. MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU0_B1TCM0_PARITY_ERR	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU0_B0TCM0_PARITY_ERR	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU0_ATCM0_PARITY_ERR	
NONE				R/W1TC	R/W1TC	R/W1TC	
0h				0h	0h	0h	

Table 2-411. MSS_CTRL_R5SS0_CORE0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU0_B1TCM0_PARITY_ERR	R/W1TC	0h	Raw Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU0_B0TCM0_PARITY_ERR	R/W1TC	0h	Raw Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
0	R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU0_ATCM0_PARITY_ERR	R/W1TC	0h	Raw Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.

2.3.2.121 MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_MASK Register

2.3.2.121.1 MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_MASK Register (Offset = 18084h) [reset = 0h]

Register to Mask TCM address parity errors from R5SS0 CORE1.

Return to [Summary Table](#)

Table 2-412. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8084h

Figure 2-205. MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_MASK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU1_B1TCM1_PARITY_ERR	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU1_B1TCM0_PARITY_ERR	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU1_ATCM1_PARITY_ERR
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 2-413. MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU1_B1TCM1_PARITY_ERR	R/W	0h	Mask Interrupt for address parity errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
1	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU1_B1TCM0_PARITY_ERR	R/W	0h	Mask Interrupt for address parity errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked
0	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK_R5SS0_CPU1_ATCM1_PARITY_ERR	R/W	0h	Mask Interrupt for address parity errors to aggregated Interrupt of corresponding CPU 1 : Interrupt is Masked 0 : Interrupt is Unmasked

2.3.2.122 MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS Register

2.3.2.122.1 MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS Register (Offset = 18088h) [reset = 0h]

Status register based on mask for TCM address parity errors from R5SS0 CORE1.

Return to [Summary Table](#)

Table 2-414. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8088h

Figure 2-206. MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU1_B1T_CM1_PARITY_ERR	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU1_B0T_CM1_PARITY_ERR	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU1_ATC_M1_PARITY_ERR	
NONE				R/W1TC	R/W1TC	R/W1TC	
0h				0h	0h	0h	

Table 2-415. MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU1_B1T_CM1_PARITY_ERR	R/W1TC	0h	Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU1_B0T_CM1_PARITY_ERR	R/W1TC	0h	Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
0	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_R5SS0_CPU1_ATC_M1_PARITY_ERR	R/W1TC	0h	Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.

2.3.2.123 MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Register

2.3.2.123.1 MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Register (Offset = 1808Ch) [reset = 0h]

Raw status for TCM address parity errors from R5SS0 CORE1.

Return to [Summary Table](#)

Table 2-416. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 808Ch

Figure 2-207. MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU1_B1TCM1_PARITY_ERR	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU1_B0TCM1_PARITY_ERR	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU1_ATCM1_PARITY_ERR	
NONE				R/W1TC	R/W1TC	R/W1TC	
0h				0h	0h	0h	

Table 2-417. MSS_CTRL_R5SS0_CORE1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU1_B1TCM1_PARITY_ERR	R/W1TC	0h	Raw Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
1	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU1_B0TCM1_PARITY_ERR	R/W1TC	0h	Raw Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.
0	R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW_R5SS0_CPU1_ATCM1_PARITY_ERR	R/W1TC	0h	Raw Status of Interrupt from address parity error of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK register Write 0x1 to clear this interrupt.

2.3.2.124 MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT Register

2.3.2.124.1 MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT Register (Offset = 18210h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of R5SS0 CORE0 AXI RD Initiator Port.

Return to [Summary Table](#)

Table 2-418. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8210h

Figure 2-208. MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED						R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_R_BRDG	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_AR_BRDG
NONE						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
RESERVED						R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG
NONE						R	R
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ_INT	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD_INT
NONE						R	R
0h						0h	0h

Table 2-419. MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_R_BRDG	R	0h	Read this bitfield for comaparator status for axi read data bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
24	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_AR_BRDG	R	0h	Read this bitfield for comparator status for axi read command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
23:18	RESERVED	NONE	0h	Reserved
17	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	R	0h	Read this bitfield for comaparator status for vbusm read bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.

**Table 2-419. MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
16	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:2	RESERVED	NONE	0h	Reserved
1	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals from interconnect at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus from interconnect for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.125 MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT Register

2.3.2.125.1 MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT Register (Offset = 18224h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of R5SS0 CORE1 AXI RD Initiator Port.

Return to [Summary Table](#)

Table 2-420. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8224h

Figure 2-209. MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED						R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_R_BRDG	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_AR_BRDG
NONE						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
RESERVED						R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG
NONE						R	R
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ_INT	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD_INT
NONE						R	R
0h						0h	0h

Table 2-421. MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_R_BRDG	R	0h	Read this bitfield for comaparator status for axi read data bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
24	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_AXI_AR_BRDG	R	0h	Read this bitfield for comparator status for axi read command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
23:18	RESERVED	NONE	0h	Reserved
17	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	R	0h	Read this bitfield for comaparator status for vbusm read bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.

**Table 2-421. MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
16	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:2	RESERVED	NONE	0h	Reserved
1	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.126 MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT Register

2.3.2.126.1 MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT Register (Offset = 18238h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of R5SS0 CORE0 AXI WR Initiator Port.

Return to [Summary Table](#)

Table 2-422. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8238h

Figure 2-210. MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED			R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_B_BRDG	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_W_BRDG	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_AW_BRDG	RESERVED	
NONE			R	R	R	NONE	
0h			0h	0h	0h	0h	
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	RESERVED	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG
NONE				R	R	NONE	R
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	RESERVED	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 2-423. MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_B_BRDG	R	0h	Read this bitfield for comparator status for axi write response bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
27	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_W_BRDG	R	0h	Read this bitfield for comparator status for axi write data bus from R5SS for this port. 1'b1 on any of the bits indicates an error on write Bus
26	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_AW_BRDG	R	0h	Read this bitfield for comparator status for axi write command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on write Bus
25:20	RESERVED	NONE	0h	Reserved

**Table 2-423. MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
19	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
18	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
17	RESERVED	NONE	0h	Reserved
16	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:4	RESERVED	NONE	0h	Reserved
3	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.127 MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT Register

2.3.2.127.1 MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT Register (Offset = 1824Ch) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of R5SS0 CORE1 AXI WR Initiator Port.

Return to [Summary Table](#)

Table 2-424. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 824Ch

Figure 2-211. MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED			R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_B_BRDG	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_W_BRDG	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_AW_BRDG	RESERVED	
NONE			R	R	R	NONE	
0h			0h	0h	0h	0h	
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	RESERVED	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG
NONE				R	R	NONE	R
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	RESERVED	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 2-425. MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_B_BRDG	R	0h	Read this bitfield for comparator status for axi write response bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
27	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_W_BRDG	R	0h	Read this bitfield for comparator status for axi write data bus from R5SS for this port. 1'b1 on any of the bits indicates an error on write Bus
26	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_AXI_AW_BRDG	R	0h	Read this bitfield for comparator status for axi write command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
25:20	RESERVED	NONE	0h	Reserved

**Table 2-425. MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
19	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
18	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
17	RESERVED	NONE	0h	Reserved
16	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:4	RESERVED	NONE	0h	Reserved
3	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	RESERVED	NONE	0h	Reserved
0	R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.128 MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT Register

2.3.2.128.1 MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT Register (Offset = 18260h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of R5SS0 CORE0 AXI Target Port.

Return to [Summary Table](#)

Table 2-426. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8260h

Figure 2-212. MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED			R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_B_BRDGDG	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_W_BRDGRDG	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_AW_BRDGBRDG	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_R_BRDGDG	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_AR_BRDGRDG
NONE			R	R	R	R	R
0h			0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDGDG	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDGDG	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDGDG	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDGDG
NONE				R	R	R	R
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE_INT	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ_INT	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-427. MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_B_BRDGDG	R	0h	Read this bitfield for comparator status for axi write response bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
27	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_W_BRDGDG	R	0h	Read this bitfield for comparator status for axi write data bus from R5SS for this port. 1'b1 on any of the bits indicates an error on write Bus
26	R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_AXI_AW_BRDGDG	R	0h	Read this bitfield for comparator status for axi write command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus

**Table 2-427. MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
25	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _AXI_R_BRDG	R	0h	Read this bitfield for comparator status for axi read data bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
24	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _AXI_AR_BRDG	R	0h	Read this bitfield for comparator status for axi read command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
23:20	RESERVED	NONE	0h	Reserved
19	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_WS_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
18	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_WR_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
17	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_RD_BRDG	R	0h	Read this bitfield for comparator status for vbusm read bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
16	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:4	RESERVED	NONE	0h	Reserved
3	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	R5SS0_CORE0_AXI_S_B US_SAFETY_ERR_STAT _CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.129 MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT Register

2.3.2.129.1 MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT Register (Offset = 18274h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of R5SS0 CORE1 AXI Target Port.

Return to [Summary Table](#)

Table 2-428. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8274h

Figure 2-213. MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED			R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_B_BRDGDG	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_W_BRDGDG	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_AW_BRDGDG	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_R_BRDGDG	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_AR_BRDGDG
NONE			R	R	R	R	R
0h			0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDGDG	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDGDG	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDGDG	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_VBUSM_CD_BRDGDG
NONE				R	R	R	R
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE_INT	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ_INT	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-429. MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_B_BRDGDG	R	0h	Read this bitfield for comparator status for axi write response bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
27	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_W_BRDGDG	R	0h	Read this bitfield for comparator status for axi write data bus from R5SS for this port. 1'b1 on any of the bits indicates an error on write Bus
26	R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_AXI_AW_BRDGDG	R	0h	Read this bitfield for comparator status for axi write command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus

**Table 2-429. MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
25	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _AXI_R_BRDG	R	0h	Read this bitfield for comparator status for axi read data bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
24	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _AXI_AR_BRDG	R	0h	Read this bitfield for comparator status for axi read command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
23:20	RESERVED	NONE	0h	Reserved
19	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_WS_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
18	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_WR_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
17	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_RD_BRDG	R	0h	Read this bitfield for comparator status for vbusm read bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
16	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:4	RESERVED	NONE	0h	Reserved
3	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	R5SS0_CORE1_AXI_S_B US_SAFETY_ERR_STAT _CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.130 MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT Register

2.3.2.130.1 MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT Register (Offset = 18288h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of TPTC00_RD Initiator Port.

Return to [Summary Table](#)

Table 2-430. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8288h

Figure 2-214. MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						TPTC00_RD_B US_SAFETY_E RR_STAT_REA D_INT	TPTC00_RD_B US_SAFETY_E RR_STAT_CMD _INT			
						NONE	R	R		
						0h	0h	0h		

Table 2-431. MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TPTC00_RD_BUS_SAFE TY_ERR_STAT_READ_IN T	R	0h	Read this bitfield for comaparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	TPTC00_RD_BUS_SAFE TY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.131 MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT Register

2.3.2.131.1 MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT Register (Offset = 1829Ch) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of TPTC01_RD Initiator Port.

Return to [Summary Table](#)

Table 2-432. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 829Ch

Figure 2-215. MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						TPTC01_RD_B US_SAFETY_E RR_STAT_REA D_INT	TPTC01_RD_B US_SAFETY_E RR_STAT_CMD _INT			
						NONE	R	R		
						0h	0h	0h		

Table 2-433. MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TPTC01_RD_BUS_SAFE TY_ERR_STAT_READ_IN T	R	0h	Read this bitfield for comaparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	TPTC01_RD_BUS_SAFE TY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.132 MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT Register

2.3.2.132.1 MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT Register (Offset = 182B0h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of TPTC00_WR Initiator Port.

Return to [Summary Table](#)

Table 2-434. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 82B0h

Figure 2-216. MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TPTC00_WR_B US_SAFETY_E RR_STAT_WRI TERESP_INT	TPTC00_WR_B US_SAFETY_E RR_STAT_WRI TE_INT	RESERVED	TPTC00_WR_B US_SAFETY_E RR_STAT_CMD _INT
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 2-435. MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	TPTC00_WR_BUS_SAFE TY_ERR_STAT_WRITER ESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	TPTC00_WR_BUS_SAFE TY_ERR_STAT_WRITE_I NT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	RESERVED	NONE	0h	Reserved
0	TPTC00_WR_BUS_SAFE TY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.133 MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT Register

2.3.2.133.1 MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT Register (Offset = 182C4h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of TPTC01_WR Initiator Port.

Return to [Summary Table](#)

Table 2-436. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 82C4h

Figure 2-217. MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TPTC01_WR_B US_SAFETY_E RR_STAT_WRI TERESP_INT	TPTC01_WR_B US_SAFETY_E RR_STAT_WRI TE_INT	RESERVED	TPTC01_WR_B US_SAFETY_E RR_STAT_CMD _INT
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 2-437. MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	TPTC01_WR_BUS_SAFE TY_ERR_STAT_WRITER ESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	TPTC01_WR_BUS_SAFE TY_ERR_STAT_WRITE_I NT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	RESERVED	NONE	0h	Reserved
0	TPTC01_WR_BUS_SAFE TY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.134 MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT Register

2.3.2.134.1 MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT Register (Offset = 182D8h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of CPSW Initiator Port.

Return to [Summary Table](#)

Table 2-438. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 82D8h

Figure 2-218. MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MSS_CPSW_B US_SAFETY_E RR_STAT_WRI TERESP_INT	MSS_CPSW_B US_SAFETY_E RR_STAT_WRI TE_INT	MSS_CPSW_B US_SAFETY_E RR_STAT_REA D_INT	MSS_CPSW_B US_SAFETY_E RR_STAT_CMD _INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-439. MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MSS_CPSW_BUS_SAFE TY_ERR_STAT_WRITER ESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	MSS_CPSW_BUS_SAFE TY_ERR_STAT_WRITE_I NT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	MSS_CPSW_BUS_SAFE TY_ERR_STAT_READ_IN T	R	0h	Read this bitfield for comaparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	MSS_CPSW_BUS_SAFE TY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.135 MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT Register

2.3.2.135.1 MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT Register (Offset = 182ECh) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of DAP Initiator Port.

Return to [Summary Table](#)

Table 2-440. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 82ECh

Figure 2-219. MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DAP_BUS_SAFETY_ERR_STAT_WRITERESP_INT	DAP_BUS_SAFETY_ERR_STAT_WRITE_INT	DAP_BUS_SAFETY_ERR_STAT_READ_INT	DAP_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-441. MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	DAP_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	DAP_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	DAP_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	DAP_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.136 MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT Register

2.3.2.136.1 MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT Register (Offset = 18300h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of L2 BANK0 Target Port.

Return to [Summary Table](#)

Table 2-442. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8300h

Figure 2-220. MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED						L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_SRAM_CMD_BRDG	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_SRAM_WR_BRDG
NONE						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
RESERVED				L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG
NONE				R	R	R	R
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITE_INT	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_READ_INT	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-443. MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_SRAM_CMD_BRDG	R	0h	Read this bitfield for comparator status for SRAM command bus from L2 RAM for this port. 1'b1 indicates error on command Bus.
24	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_SRAM_WR_BRDG	R	0h	Read this bitfield for comparator status for SRAM write bus from L2 RAM for this port. 1'b1 indicates error on Write Bus.
23:20	RESERVED	NONE	0h	Reserved
19	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus

**Table 2-443. MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
18	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
17	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	R	0h	Read this bitfield for comparator status for vbusm read bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
16	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:4	RESERVED	NONE	0h	Reserved
3	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_COMMAND_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.137 MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT Register

2.3.2.137.1 MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT Register (Offset = 18314h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of L2 BANK1 Target Port.

Return to [Summary Table](#)

Table 2-444. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8314h

Figure 2-221. MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED						L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_SRAM_CMD_BRDG	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_SRAM_WR_BRDG
NONE						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
RESERVED				L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG
NONE				R	R	R	R
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITERESP_INT	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITE_INT	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_READ_INT	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-445. MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_SRAM_CMD_BRDG	R	0h	Read this bitfield for comparator status for SRAM command bus from L2 RAM for this port. 1'b1 indicates error on command Bus.
24	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_SRAM_WR_BRDG	R	0h	Read this bitfield for comparator status for SRAM write bus from L2 RAM for this port. 1'b1 indicates error on Write Bus.
23:20	RESERVED	NONE	0h	Reserved
19	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus

**Table 2-445. MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
18	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
17	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	R	0h	Read this bitfield for comparator status for vbusm read bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
16	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:4	RESERVED	NONE	0h	Reserved
3	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_COMMAND_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.138 MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT Register

2.3.2.138.1 MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT Register (Offset = 18328h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of L2 BANK2 Target Port.

Return to [Summary Table](#)

Table 2-446. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8328h

Figure 2-222. MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED						L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_SRAM_CMD_BRDG	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_SRAM_WR_BRDG
NONE						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
RESERVED				L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG
NONE				R	R	R	R
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITERESP_INT	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITE_INT	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_READ_INT	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-447. MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_SRAM_CMD_BRDG	R	0h	Read this bitfield for comparator status for SRAM command bus from L2 RAM for this port. 1'b1 indicates error on command Bus.
24	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_SRAM_WR_BRDG	R	0h	Read this bitfield for comparator status for SRAM write bus from L2 RAM for this port. 1'b1 indicates error on Write Bus.
23:20	RESERVED	NONE	0h	Reserved
19	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_WS_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus

**Table 2-447. MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
18	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_WR_BRDG	R	0h	Read this bitfield for comparator status for vbusm write bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Write Bus
17	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_RD_BRDG	R	0h	Read this bitfield for comparator status for vbusm read bus from R5SS at this port. 1'b1 on any of the bits indicates an error on Read bus.
16	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_VBUSM_CMD_BRDG	R	0h	Read this bitfield for comparator status for vbusm command bus from R5SS for this port. 1'b1 on any of the bits indicates an error on Command Bus
15:4	RESERVED	NONE	0h	Reserved
3	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_COMMAND_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.139 MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT Register

2.3.2.139.1 MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT Register (Offset = 1833Ch) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of MBOX SRAM Target Port.

Return to [Summary Table](#)

Table 2-448. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 833Ch

Figure 2-223. MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE_INT	MBOX_SRAM_BUS_SAFETY_ERR_STAT_READ_INT	MBOX_SRAM_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-449. MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE_RESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	MBOX_SRAM_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	MBOX_SRAM_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.140 MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT Register

2.3.2.140.1 MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT Register (Offset = 18350h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of STM Target Port.

Return to [Summary Table](#)

Table 2-450. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8350h

Figure 2-224. MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				STM_STIM_BU S_SAFETY_ER R_STAT_WRIT ERESP_INT	STM_STIM_BU S_SAFETY_ER R_STAT_WRIT E_INT	STM_STIM_BU S_SAFETY_ER R_STAT_READ _INT	STM_STIM_BU S_SAFETY_ER R_STAT_CMD_ INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-451. MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	STM_STIM_BUS_SAFETY_ERR_STAT_WRITE_RESPONSE_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	STM_STIM_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	STM_STIM_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	STM_STIM_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.141 MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT Register

2.3.2.141.1 MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT Register (Offset = 18430h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of HSM_TPTC0_RD Initiator Port.

Return to [Summary Table](#)

Table 2-452. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8430h

Figure 2-225. MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_READ_INT	HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_CMD_INT			
						NONE	R	R		
						0h	0h	0h		

Table 2-453. MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.142 MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT Register

2.3.2.142.1 MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT Register (Offset = 18450h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of HSM_TPTC1_RD Initiator Port.

Return to [Summary Table](#)

Table 2-454. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8450h

Figure 2-226. MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_READ_INT	HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_CMD_INT
NONE						R	R
0h						0h	0h

Table 2-455. MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.143 MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT Register

2.3.2.143.1 MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT Register (Offset = 18470h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of HSM_TPTC0_WR Initiator Port.

Return to [Summary Table](#)

Table 2-456. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8470h

Figure 2-227. MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITERESP_INT	HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	RESERVED	HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 2-457. MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	RESERVED	NONE	0h	Reserved
0	HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.144 MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT Register

2.3.2.144.1 MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT Register (Offset = 18490h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of HSM_TPTC1_WR Initiator Port.

Return to [Summary Table](#)

Table 2-458. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8490h

Figure 2-228. MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITERESP_INT	HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	RESERVED	HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 2-459. MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	RESERVED	NONE	0h	Reserved
0	HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.145 MSS_CTRL_OSPI0_BUS_SAFETY_CTRL Register

2.3.2.145.1 MSS_CTRL_OSPI0_BUS_SAFETY_CTRL Register (Offset = 184A0h) [reset = 7h]

This register is used to Control and Configure the Interconnect Safety Behaviour of OSPI Target Port.

Return to [Summary Table](#)

Table 2-460. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 84A0h

Figure 2-229. MSS_CTRL_OSPI0_BUS_SAFETY_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OSPI0_BUS_SAFETY_CTRL_TYPE							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							OSPI0_BUS_SAFETY_CTRL_ERR_CLEAR
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED					OSPI0_BUS_SAFETY_CTRL_ENABLE		
NONE					R/W		
0h					7h		

Table 2-461. MSS_CTRL_OSPI0_BUS_SAFETY_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	OSPI0_BUS_SAFETY_CTRL_TYPE	R	0h	This bitfield gives a top level idea of the available bus [cmd,wr,ws,rd] for the particular Target/Initiator and whether it follows the VBUS protocol or not. Bit 0 - 1'b1 indicates the Command bus is implemented to this target/initiator else it is set to 1'b0. Bit 1 - 1'b1 indicates the write bus is implemented to this target/initiator else it is set to 1'b0. Bit 2 - 1'b1 indicates the write status bus is implemented to this target/initiator else it is set to 1'b0. Bit 3 - 1'b1 indicates the read bus is implemented to this target/initiator else it is set to 1'b0. Bit 4 - 1'b0 indicates the port follows the VBUS protocol else it is set to 1'b1. Bits 5-7 are set to 3'b000.
15:9	RESERVED	NONE	0h	Reserved
8	OSPI0_BUS_SAFETY_CTRL_ERR_CLEAR	R/W	0h	Set this bit to 1'b1 to clear the error status for this port
7:3	RESERVED	NONE	0h	Reserved
2:0	OSPI0_BUS_SAFETY_CTRL_ENABLE	R/W	7h	Set this bit to 3'b111 to enable the safety configuration for this port. Set this bit to 3'b000 to disable the safety configuration for this port.

2.3.2.146 MSS_CTRL_OSPI0_BUS_SAFETY_FI Register

2.3.2.146.1 MSS_CTRL_OSPI0_BUS_SAFETY_FI Register (Offset = 184A4h) [reset = 0h]

This register is used to Inject fault on the Interconnect Safety comparator of OSPI Target Port.

Return to [Summary Table](#)

Table 2-462. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 84A4h

Figure 2-230. MSS_CTRL_OSPI0_BUS_SAFETY_FI Name Register

31	30	29	28	27	26	25	24
OSPI0_BUS_SAFETY_FI_SAFE							
R/W							
0h							
23	22	21	20	19	18	17	16
OSPI0_BUS_SAFETY_FI_MAIN							
R/W							
0h							
15	14	13	12	11	10	9	8
OSPI0_BUS_SAFETY_FI_DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED	OSPI0_BUS_SAFETY_FI_DED	OSPI0_BUS_SAFETY_FI_SEC	OSPI0_BUS_SAFETY_FI_GL_OBAL_SAFE_REQ	OSPI0_BUS_SAFETY_FI_GL_OBAL_MAIN_REQ	OSPI0_BUS_SAFETY_FI_GL_OBAL_SAFE	OSPI0_BUS_SAFETY_FI_GL_OBAL_MAIN	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-463. MSS_CTRL_OSPI0_BUS_SAFETY_FI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	OSPI0_BUS_SAFETY_FI_SAFE	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the safe Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
23:16	OSPI0_BUS_SAFETY_FI_MAIN	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the main Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
15:8	OSPI0_BUS_SAFETY_FI_DATA	R/W	0h	Set bit 0 to 1'b1 to inject sec and ded faults on [31:0] bits of data bus. Set bit 1 to 1'b1 to inject sec and ded faults on [64:32] bits of data bus.
7:6	RESERVED	NONE	0h	Reserved
5	OSPI0_BUS_SAFETY_FI_DED	R/W	0h	Set this bit to 1'b1 inject ded error on data at this port
4	OSPI0_BUS_SAFETY_FI_SEC	R/W	0h	Set this bit to 1'b1 to inject sec error on data at this port

Table 2-463. MSS_CTRL_OSPI0_BUS_SAFETY_FI Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	OSPI0_BUS_SAFETY_FI_GLOBAL_SAFE_REQ	R/W	0h	Set this bit 1'b1 to inject fault for request signals on Safe Interconnect. This is enabled only when the 7th bit of safe bitfield of this register and particular bit corresponding to this port on the safe bitfield of this register is set HIGH
2	OSPI0_BUS_SAFETY_FI_GLOBAL_MAIN_REQ	R/W	0h	Set this bit to 1'b1 to inject fault for request signals on main Interconnect. This is enabled only when the 7th bit of main bitfield of this register and particular bit corresponding to this port on the main bitfield of this register is set HIGH
1	OSPI0_BUS_SAFETY_FI_GLOBAL_SAFE	R/W	0h	This is a global safe Fault injection signal. Set this bit to inject fault on all the safety buses of the safe interconnect except req signal. Writing a 1'b1 injects fault on interconnect.
0	OSPI0_BUS_SAFETY_FI_GLOBAL_MAIN	R/W	0h	This is a global main Fault injection signal. Set this bit to inject fault on all the buses of the main interconnect except req signal. Writing a 1'b1 injects fault on interconnect.

2.3.2.147 MSS_CTRL_OSPI0_BUS_SAFETY_ERR Register

2.3.2.147.1 MSS_CTRL_OSPI0_BUS_SAFETY_ERR Register (Offset = 184A8h) [reset = 0h]

This Register provides the Error Status of Bus Safety Comparator of OSPI Target Port.

Return to [Summary Table](#)

Table 2-464. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 84A8h

Figure 2-231. MSS_CTRL_OSPI0_BUS_SAFETY_ERR Name Register

31	30	29	28	27	26	25	24
OSPI0_BUS_SAFETY_ERR_DED							
R							
0h							
23	22	21	20	19	18	17	16
OSPI0_BUS_SAFETY_ERR_SEC							
R							
0h							
15	14	13	12	11	10	9	8
OSPI0_BUS_SAFETY_ERR_COMP_CHECK							
R							
0h							
7	6	5	4	3	2	1	0
OSPI0_BUS_SAFETY_ERR_COMP_ERR							
R							
0h							

Table 2-465. MSS_CTRL_OSPI0_BUS_SAFETY_ERR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	OSPI0_BUS_SAFETY_ERR_DED	R	0h	This flag signals detection of dual error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates ded on [31:0] bit of Data bus Bit 1 - 1'b1 indicates ded on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
23:16	OSPI0_BUS_SAFETY_ERR_SEC	R	0h	This flag signals detection of single error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates sec on [31:0] bit of Data bus Bit 1 - 1'b1 indicates sec on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
15:8	OSPI0_BUS_SAFETY_ERR_COMP_CHECK	R	0h	This is used to verify the proper functioning of fault Injection on all the buses. 1'b1 indicates error in the corresponding Bus has been injected successfully. Bit 0 - This is a Bitwise AND of error compares of all command bus signals. Bit 1 - This is a Bitwise AND of error compares of all write bus signals. Bit 2 - This is a Bitwise AND of error compares of all write status bus signals. Bit 3 - This is a Bitwise AND of error compares of all read bus signals. Bits [7:4] are unused.

Table 2-465. MSS_CTRL_OSPI0_BUS_SAFETY_ERR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:0	OSPI0_BUS_SAFETY_ERR_COMP_ERR	R	0h	<p>1'b1 indicates error in the corresponding Bus whenever a fault is detected at any bus signal</p> <p>Bit 0 - This is a Bitwise OR of error compares of all command bus signals.</p> <p>Bit 1 - This is a Bitwise OR of error compares of all write bus signals.</p> <p>Bit 2 - This is a Bitwise OR of error compares of all write status bus signals.</p> <p>Bit 3 - This is a Bitwise OR of error compares of all read bus signals.</p> <p>Bits [7:4] are unused.</p>

2.3.2.148 MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT_DATA0 Register

2.3.2.148.1 MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT_DATA0 Register (Offset = 184ACh) [reset = 0h]

This register Indicates the Error Syndrome of Data errors in Bus Safety Comparator of OSPI Target Port.

Return to [Summary Table](#)

Table 2-466. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 84ACh

Figure 2-232. MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT_DATA0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OSPI0_BUS_SAFETY_ERR_STAT_DATA0_D1							
R							
0h							
7	6	5	4	3	2	1	0
OSPI0_BUS_SAFETY_ERR_STAT_DATA0_D0							
R							
0h							

Table 2-467. MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	OSPI0_BUS_SAFETY_ERR_STAT_DATA0_D1	R	0h	Read this bitfield for Comparator status for Higher 32 bits [63:32] of data bus at this port. It represent the position of the flipped bit in case of SEC.
7:0	OSPI0_BUS_SAFETY_ERR_STAT_DATA0_D0	R	0h	Read this bitfield for Comparator status for lower 32 bits [31:0] of data bus at this port. It represent the position of the flipped bit in case of SEC.

2.3.2.149 MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT Register

2.3.2.149.1 MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT Register (Offset = 184B0h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of OSPI Target Port.

Return to [Summary Table](#)

Table 2-468. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 84B0h

Figure 2-233. MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OSPI0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	OSPI0_BUS_SAFETY_ERR_STAT_WRITE_INT	OSPI0_BUS_SAFETY_ERR_STAT_READ_INT	OSPI0_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-469. MSS_CTRL_OSPI0_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	OSPI0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	OSPI0_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	OSPI0_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	OSPI0_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.150 MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT Register

2.3.2.150.1 MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT Register (Offset = 184F0h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of MMC0 Target Port.

Return to [Summary Table](#)

Table 2-470. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 84F0h

Figure 2-234. MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MMC0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	MMC0_BUS_SAFETY_ERR_STAT_WRITE_INT	MMC0_BUS_SAFETY_ERR_STAT_READ_INT	MMC0_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-471. MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MMC0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	MMC0_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	MMC0_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	MMC0_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.151 MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT Register

2.3.2.151.1 MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT Register (Offset = 1852Ch) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of MCRC Target Port.

Return to [Summary Table](#)

Table 2-472. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 852Ch

Figure 2-235. MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCRC0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	MCRC0_BUS_SAFETY_ERR_STAT_WRITE_INT	MCRC0_BUS_SAFETY_ERR_STAT_READ_INT	MCRC0_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-473. MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MCRC0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	MCRC0_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	MCRC0_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	MCRC0_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.152 MSS_CTRL_USBSS_RD_BUS_SAFETY_CTRL Register

2.3.2.152.1 MSS_CTRL_USBSS_RD_BUS_SAFETY_CTRL Register (Offset = 18658h) [reset = 7h]

This register is used to Control and Configure the Interconnect Safety Behaviour of USBSS_RD Target Port.

Return to [Summary Table](#)

Table 2-474. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8658h

Figure 2-236. MSS_CTRL_USBSS_RD_BUS_SAFETY_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
USBSS_RD_BUS_SAFETY_CTRL_TYPE							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							USBSS_RD_B US_SAFETY_C TRL_ERR_CLE AR
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED					USBSS_RD_BUS_SAFETY_CTRL_ENABLE		
NONE					R/W		
0h					7h		

Table 2-475. MSS_CTRL_USBSS_RD_BUS_SAFETY_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	USBSS_RD_BUS_SAFETY_CTRL_TYPE	R	0h	This bitfield gives a top level idea of the available bus [cmd,wr,ws,rd] for the particular Target/Initiator and whether it follows the VBUS protocol or not. Bit 0 - 1'b1 indicates the Command bus is implemented to this target/initiator else it is set to 1'b0. Bit 1 - 1'b1 indicates the write bus is implemented to this target/initiator else it is set to 1'b0. Bit 2 - 1'b1 indicates the write status bus is implemented to this target/initiator else it is set to 1'b0. Bit 3 - 1'b1 indicates the read bus is implemented to this target/initiator else it is set to 1'b0. Bit 4 - 1'b0 indicates the port follows the VBUS protocol else it is set to 1'b1. Bits 5-7 are set to 3'b000.
15:9	RESERVED	NONE	0h	Reserved
8	USBSS_RD_BUS_SAFETY_CTRL_ERR_CLEAR	R/W	0h	Set this bit to 1'b1 to clear the error status for this port
7:3	RESERVED	NONE	0h	Reserved
2:0	USBSS_RD_BUS_SAFETY_CTRL_ENABLE	R/W	7h	Set this bit to 3'b111 to enable the safety configuration for this port. Set this bit to 3'b000 to disable the safety configuration for this port.

2.3.2.153 MSS_CTRL_USBSS_RD_BUS_SAFETY_FI Register

2.3.2.153.1 MSS_CTRL_USBSS_RD_BUS_SAFETY_FI Register (Offset = 1865Ch) [reset = 0h]

This register is used to Inject fault on the Interconnect Safety comparator of USBSS RD Target Port.

Return to [Summary Table](#)

Table 2-476. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 865Ch

Figure 2-237. MSS_CTRL_USBSS_RD_BUS_SAFETY_FI Name Register

31	30	29	28	27	26	25	24
USBSS_RD_BUS_SAFETY_FI_SAFE							
R/W							
0h							
23	22	21	20	19	18	17	16
USBSS_RD_BUS_SAFETY_FI_MAIN							
R/W							
0h							
15	14	13	12	11	10	9	8
USBSS_RD_BUS_SAFETY_FI_DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED	USBSS_RD_B US_SAFETY_F I_DED	USBSS_RD_B US_SAFETY_F I_SEC	USBSS_RD_B US_SAFETY_F I_GLOBAL_SA FE_REQ	USBSS_RD_B US_SAFETY_F I_GLOBAL_MAI N_REQ	USBSS_RD_B US_SAFETY_F I_GLOBAL_SA FE	USBSS_RD_B US_SAFETY_F I_GLOBAL_MAI N	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-477. MSS_CTRL_USBSS_RD_BUS_SAFETY_FI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	USBSS_RD_BUS_SAFETY_FI_SAFE	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the safe Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
23:16	USBSS_RD_BUS_SAFETY_FI_MAIN	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the main Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
15:8	USBSS_RD_BUS_SAFETY_FI_DATA	R/W	0h	Set bit 0 to 1'b1 to inject sec and ded faults on [31:0] bits of data bus. Set bit 1 to 1'b1 to inject sec and ded faults on [64:32] bits of data bus.
7:6	RESERVED	NONE	0h	Reserved
5	USBSS_RD_BUS_SAFETY_FI_DED	R/W	0h	Set this bit to 1'b1 inject ded error on data at this port
4	USBSS_RD_BUS_SAFETY_FI_SEC	R/W	0h	Set this bit to 1'b1 to inject sec error on data at this port

Table 2-477. MSS_CTRL_USBSS_RD_BUS_SAFETY_FI Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	USBSS_RD_BUS_SAFETY_FI_GLOBAL_SAFE_REQ	R/W	0h	Set this bit 1'b1 to inject fault for request signals on Safe Interconnect. This is enabled only when the 7th bit of safe bitfield of this register and particular bit corresponding to this port on the safe bitfield of this register is set HIGH
2	USBSS_RD_BUS_SAFETY_FI_GLOBAL_MAIN_REQ	R/W	0h	Set this bit to 1'b1 to inject fault for request signals on main Interconnect. This is enabled only when the 7th bit of main bitfield of this register and particular bit corresponding to this port on the main bitfield of this register is set HIGH
1	USBSS_RD_BUS_SAFETY_FI_GLOBAL_SAFE	R/W	0h	This is a global safe Fault injection signal. Set this bit to inject fault on all the safety buses of the safe interconnect except req signal. Writing a 1'b1 injects fault on interconnect.
0	USBSS_RD_BUS_SAFETY_FI_GLOBAL_MAIN	R/W	0h	This is a global main Fault injection signal. Set this bit to inject fault on all the buses of the main interconnect except req signal. Writing a 1'b1 injects fault on interconnect.

2.3.2.154 MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR Register

2.3.2.154.1 MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR Register (Offset = 18660h) [reset = 0h]

This Register provides the Error Status of Bus Safety Comparator of USBSS RD Target Port.

Return to [Summary Table](#)

Table 2-478. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8660h

Figure 2-238. MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR Name Register

31	30	29	28	27	26	25	24
USBSS_RD_BUS_SAFETY_ERR_DED							
R							
0h							
23	22	21	20	19	18	17	16
USBSS_RD_BUS_SAFETY_ERR_SEC							
R							
0h							
15	14	13	12	11	10	9	8
USBSS_RD_BUS_SAFETY_ERR_COMP_CHECK							
R							
0h							
7	6	5	4	3	2	1	0
USBSS_RD_BUS_SAFETY_ERR_COMP_ERR							
R							
0h							

Table 2-479. MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	USBSS_RD_BUS_SAFETY_ERR_DED	R	0h	This flag signals detection of dual error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates ded on [31:0] bit of Data bus Bit 1 - 1'b1 indicates ded on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
23:16	USBSS_RD_BUS_SAFETY_ERR_SEC	R	0h	This flag signals detection of single error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates sec on [31:0] bit of Data bus Bit 1 - 1'b1 indicates sec on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
15:8	USBSS_RD_BUS_SAFETY_ERR_COMP_CHECK	R	0h	This is used to verify the proper functioning of fault Injection on all the buses. 1'b1 indicates error in the corresponding Bus has been injected successfully. Bit 0 - This is a Bitwise AND of error compares of all command bus signals. Bit 1 - This is a Bitwise AND of error compares of all write bus signals. Bit 2 - This is a Bitwise AND of error compares of all write status bus signals. Bit 3 - This is a Bitwise AND of error compares of all read bus signals. Bits [7:4] are unused.

Table 2-479. MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:0	USBSS_RD_BUS_SAFETY_ERR_COMP_ERR	R	0h	1'b1 indicates error in the corresponding Bus whenever a fault is detected at any bus signal Bit 0 - This is a Bitwise OR of error compares of all command bus signals. Bit 1 - This is a Bitwise OR of error compares of all write bus signals. Bit 2 - This is a Bitwise OR of error compares of all write status bus signals. Bit 3 - This is a Bitwise OR of error compares of all read bus signals. Bits [7:4] are unused.

2.3.2.155 MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0 Register

2.3.2.155.1 MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0 Register (Offset = 18664h) [reset = 0h]

This register Indicates the Error Syndrome of Data errors in Bus Safety Comparator of USBSS RD Target Port.

Return to [Summary Table](#)

Table 2-480. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8664h

Figure 2-239. MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0_D1							
R							
0h							
7	6	5	4	3	2	1	0
USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0_D0							
R							
0h							

Table 2-481. MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0_D1	R	0h	Read this bitfield for Comparator status for Higher 32 bits [63:32] of data bus at this port. It represent the position of the flipped bit in case of SEC.
7:0	USBSS_RD_BUS_SAFETY_ERR_STAT_DATA0_D0	R	0h	Read this bitfield for Comparator status for lower 32 bits [31:0] of data bus at this port. It represent the position of the flipped bit in case of SEC.

2.3.2.156 MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT Register

2.3.2.156.1 MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT Register (Offset = 18668h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of USBSS RD Target Port.

Return to [Summary Table](#)

Table 2-482. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8668h

Figure 2-240. MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						USBSS_RD_B US_SAFETY_E RR_STAT_REA D_INT	USBSS_RD_B US_SAFETY_E RR_STAT_CMD _INT			
						NONE	R	R		
						0h	0h	0h		

Table 2-483. MSS_CTRL_USBSS_RD_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	USBSS_RD_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	USBSS_RD_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.157 MSS_CTRL_USBSS_WR_BUS_SAFETY_CTRL Register

2.3.2.157.1 MSS_CTRL_USBSS_WR_BUS_SAFETY_CTRL Register (Offset = 1866Ch) [reset = 7h]

This register is used to Control and Configure the Interconnect Safety Behaviour of USBSS_WR Target Port.

Return to [Summary Table](#)

Table 2-484. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 866Ch

Figure 2-241. MSS_CTRL_USBSS_WR_BUS_SAFETY_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
USBSS_WR_BUS_SAFETY_CTRL_TYPE							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							USBSS_WR_BUS_SAFETY_CTRL_ERR_CLEAR
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED					USBSS_WR_BUS_SAFETY_CTRL_ENABLE		
NONE					R/W		
0h					7h		

Table 2-485. MSS_CTRL_USBSS_WR_BUS_SAFETY_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	USBSS_WR_BUS_SAFETY_CTRL_TYPE	R	0h	This bitfield gives a top level idea of the available bus [cmd,wr,ws,rd] for the particular Target/Initiator and whether it follows the VBUS protocol or not. Bit 0 - 1'b1 indicates the Command bus is implemented to this target/initiator else it is set to 1'b0. Bit 1 - 1'b1 indicates the write bus is implemented to this target/initiator else it is set to 1'b0. Bit 2 - 1'b1 indicates the write status bus is implemented to this target/initiator else it is set to 1'b0. Bit 3 - 1'b1 indicates the read bus is implemented to this target/initiator else it is set to 1'b0. Bit 4 - 1'b0 indicates the port follows the VBUS protocol else it is set to 1'b1. Bits 5-7 are set to 3'b000.
15:9	RESERVED	NONE	0h	Reserved
8	USBSS_WR_BUS_SAFETY_CTRL_ERR_CLEAR	R/W	0h	Set this bit to 1'b1 to clear the error status for this port
7:3	RESERVED	NONE	0h	Reserved
2:0	USBSS_WR_BUS_SAFETY_CTRL_ENABLE	R/W	7h	Set this bit to 3'b111 to enable the safety configuration for this port. Set this bit to 3'b000 to disable the safety configuration for this port.

2.3.2.158 MSS_CTRL_USBSS_WR_BUS_SAFETY_FI Register

2.3.2.158.1 MSS_CTRL_USBSS_WR_BUS_SAFETY_FI Register (Offset = 18670h) [reset = 0h]

This register is used to Inject fault on the Interconnect Safety comparator of USBSS WR Target Port.

Return to [Summary Table](#)

Table 2-486. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8670h

Figure 2-242. MSS_CTRL_USBSS_WR_BUS_SAFETY_FI Name Register

31	30	29	28	27	26	25	24
USBSS_WR_BUS_SAFETY_FI_SAFE							
R/W							
0h							
23	22	21	20	19	18	17	16
USBSS_WR_BUS_SAFETY_FI_MAIN							
R/W							
0h							
15	14	13	12	11	10	9	8
USBSS_WR_BUS_SAFETY_FI_DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED	USBSS_WR_B US_SAFETY_F I_DED	USBSS_WR_B US_SAFETY_F I_SEC	USBSS_WR_B US_SAFETY_F I_GLOBAL_SA FE_REQ	USBSS_WR_B US_SAFETY_F I_GLOBAL_MAI N_REQ	USBSS_WR_B US_SAFETY_F I_GLOBAL_SA FE	USBSS_WR_B US_SAFETY_F I_GLOBAL_MAI N	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-487. MSS_CTRL_USBSS_WR_BUS_SAFETY_FI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	USBSS_WR_BUS_SAFETY_FI_SAFE	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the safe Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
23:16	USBSS_WR_BUS_SAFETY_FI_MAIN	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the main Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
15:8	USBSS_WR_BUS_SAFETY_FI_DATA	R/W	0h	Set bit 0 to 1'b1 to inject sec and ded faults on [31:0] bits of data bus. Set bit 1 to 1'b1 to inject sec and ded faults on [64:32] bits of data bus.
7:6	RESERVED	NONE	0h	Reserved
5	USBSS_WR_BUS_SAFETY_FI_DED	R/W	0h	Set this bit to 1'b1 inject ded error on data at this port
4	USBSS_WR_BUS_SAFETY_FI_SEC	R/W	0h	Set this bit to 1'b1 to inject sec error on data at this port

Table 2-487. MSS_CTRL_USBSS_WR_BUS_SAFETY_FI Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	USBSS_WR_BUS_SAFETY_FI_GLOBAL_SAFE_REQ	R/W	0h	Set this bit 1'b1 to inject fault for request signals on Safe Interconnect. This is enabled only when the 7th bit of safe bitfield of this register and particular bit corresponding to this port on the safe bitfield of this register is set HIGH
2	USBSS_WR_BUS_SAFETY_FI_GLOBAL_MAIN_REQ	R/W	0h	Set this bit to 1'b1 to inject fault for request signals on main Interconnect. This is enabled only when the 7th bit of main bitfield of this register and particular bit corresponding to this port on the main bitfield of this register is set HIGH
1	USBSS_WR_BUS_SAFETY_FI_GLOBAL_SAFE	R/W	0h	This is a global safe Fault injection signal. Set this bit to inject fault on all the safety buses of the safe interconnect except req signal. Writing a 1'b1 injects fault on interconnect.
0	USBSS_WR_BUS_SAFETY_FI_GLOBAL_MAIN	R/W	0h	This is a global main Fault injection signal. Set this bit to inject fault on all the buses of the main interconnect except req signal. Writing a 1'b1 injects fault on interconnect.

2.3.2.159 MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR Register

2.3.2.159.1 MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR Register (Offset = 18674h) [reset = 0h]

This Register provides the Error Status of Bus Safety Comparator of USBSS WR Target Port.

Return to [Summary Table](#)

Table 2-488. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8674h

Figure 2-243. MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR Name Register

31	30	29	28	27	26	25	24
USBSS_WR_BUS_SAFETY_ERR_DED							
R							
0h							
23	22	21	20	19	18	17	16
USBSS_WR_BUS_SAFETY_ERR_SEC							
R							
0h							
15	14	13	12	11	10	9	8
USBSS_WR_BUS_SAFETY_ERR_COMP_CHECK							
R							
0h							
7	6	5	4	3	2	1	0
USBSS_WR_BUS_SAFETY_ERR_COMP_ERR							
R							
0h							

Table 2-489. MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	USBSS_WR_BUS_SAFETY_ERR_DED	R	0h	This flag signals detection of dual error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates ded on [31:0] bit of Data bus Bit 1 - 1'b1 indicates ded on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
23:16	USBSS_WR_BUS_SAFETY_ERR_SEC	R	0h	This flag signals detection of single error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates sec on [31:0] bit of Data bus Bit 1 - 1'b1 indicates sec on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
15:8	USBSS_WR_BUS_SAFETY_ERR_COMP_CHECK	R	0h	This is used to verify the proper functioning of fault Injection on all the buses. 1'b1 indicates error in the corresponding Bus has been injected successfully. Bit 0 - This is a Bitwise AND of error compares of all command bus signals. Bit 1 - This is a Bitwise AND of error compares of all write bus signals. Bit 2 - This is a Bitwise AND of error compares of all write status bus signals. Bit 3 - This is a Bitwise AND of error compares of all read bus signals. Bits [7:4] are unused.

Table 2-489. MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:0	USBSS_WR_BUS_SAFETY_ERR_COMP_ERR	R	0h	<p>1'b1 indicates error in the corresponding Bus whenever a fault is detected at any bus signal</p> <p>Bit 0 - This is a Bitwise OR of error compares of all command bus signals.</p> <p>Bit 1 - This is a Bitwise OR of error compares of all write bus signals.</p> <p>Bit 2 - This is a Bitwise OR of error compares of all write status bus signals.</p> <p>Bit 3 - This is a Bitwise OR of error compares of all read bus signals.</p> <p>Bits [7:4] are unused.</p>

2.3.2.160 MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0 Register

2.3.2.160.1 MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0 Register (Offset = 18678h) [reset = 0h]

This register Indicates the Error Syndrome of Data errors in Bus Safety Comparator of USBSS WR Target Port.

Return to [Summary Table](#)

Table 2-490. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8678h

Figure 2-244. MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0_D1							
R							
0h							
7	6	5	4	3	2	1	0
USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0_D0							
R							
0h							

Table 2-491. MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0_D1	R	0h	Read this bitfield for Comparator status for Higher 32 bits [63:32] of data bus at this port. It represent the position of the flipped bit in case of SEC.
7:0	USBSS_WR_BUS_SAFETY_ERR_STAT_DATA0_D0	R	0h	Read this bitfield for Comparator status for lower 32 bits [31:0] of data bus at this port. It represent the position of the flipped bit in case of SEC.

2.3.2.161 MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT Register

2.3.2.161.1 MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT Register (Offset = 1867Ch) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of USBSS WR Target Port.

Return to [Summary Table](#)

Table 2-492. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 867Ch

Figure 2-245. MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				USBSS_WR_B US_SAFETY_E RR_STAT_WRI TERESP_INT	USBSS_WR_B US_SAFETY_E RR_STAT_WRI TE_INT	RESERVED	USBSS_WR_B US_SAFETY_E RR_STAT_CMD _INT
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 2-493. MSS_CTRL_USBSS_WR_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	USBSS_WR_BUS_SAFE TY_ERR_STAT_WRITER ESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	USBSS_WR_BUS_SAFE TY_ERR_STAT_WRITE_I NT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	RESERVED	NONE	0h	Reserved
0	USBSS_WR_BUS_SAFE TY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.162 MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT Register

2.3.2.162.1 MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT Register (Offset = 18690h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of GPMC0 Target Port.

Return to [Summary Table](#)

Table 2-494. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8690h

Figure 2-246. MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				GPMC0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	GPMC0_BUS_SAFETY_ERR_STAT_WRITE_INT	GPMC0_BUS_SAFETY_ERR_STAT_READ_INT	GPMC0_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-495. MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	GPMC0_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	GPMC0_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	GPMC0_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	GPMC0_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.163 MSS_CTRL_OSPI1_BUS_SAFETY_CTRL Register

2.3.2.163.1 MSS_CTRL_OSPI1_BUS_SAFETY_CTRL Register (Offset = 18694h) [reset = 7h]

This register is used to Control and Configure the Interconnect Safety Behaviour of OSPI1 Target Port.

Return to [Summary Table](#)

Table 2-496. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8694h

Figure 2-247. MSS_CTRL_OSPI1_BUS_SAFETY_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OSPI1_BUS_SAFETY_CTRL_TYPE							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							OSPI1_BUS_SAFETY_CTRL_ERR_CLEAR
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED					OSPI1_BUS_SAFETY_CTRL_ENABLE		
NONE					R/W		
0h					7h		

Table 2-497. MSS_CTRL_OSPI1_BUS_SAFETY_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	OSPI1_BUS_SAFETY_CTRL_TYPE	R	0h	This bitfield gives a top level idea of the available bus [cmd,wr,ws,rd] for the particular Target/Initiator and whether it follows the VBUS protocol or not. Bit 0 - 1'b1 indicates the Command bus is implemented to this target/initiator else it is set to 1'b0. Bit 1 - 1'b1 indicates the write bus is implemented to this target/initiator else it is set to 1'b0. Bit 2 - 1'b1 indicates the write status bus is implemented to this target/initiator else it is set to 1'b0. Bit 3 - 1'b1 indicates the read bus is implemented to this target/initiator else it is set to 1'b0. Bit 4 - 1'b0 indicates the port follows the VBUS protocol else it is set to 1'b1. Bits 5-7 are set to 3'b000.
15:9	RESERVED	NONE	0h	Reserved
8	OSPI1_BUS_SAFETY_CTRL_ERR_CLEAR	R/W	0h	Set this bit to 1'b1 to clear the error status for this port
7:3	RESERVED	NONE	0h	Reserved
2:0	OSPI1_BUS_SAFETY_CTRL_ENABLE	R/W	7h	Set this bit to 3'b111 to enable the safety configuration for this port. Set this bit to 3'b000 to disable the safety configuration for this port.

2.3.2.164 MSS_CTRL_OSPI1_BUS_SAFETY_FI Register

2.3.2.164.1 MSS_CTRL_OSPI1_BUS_SAFETY_FI Register (Offset = 18698h) [reset = 0h]

This register is used to Inject fault on the Interconnect Safety comparator of OSP11 Target Port.

Return to [Summary Table](#)

Table 2-498. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8698h

Figure 2-248. MSS_CTRL_OSPI1_BUS_SAFETY_FI Name Register

31	30	29	28	27	26	25	24
OSPI1_BUS_SAFETY_FI_SAFE							
R/W							
0h							
23	22	21	20	19	18	17	16
OSPI1_BUS_SAFETY_FI_MAIN							
R/W							
0h							
15	14	13	12	11	10	9	8
OSPI1_BUS_SAFETY_FI_DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED	OSPI1_BUS_SAFETY_FI_DED	OSPI1_BUS_SAFETY_FI_SEC	OSPI1_BUS_SAFETY_FI_GL_OBAL_SAFE_REQ	OSPI1_BUS_SAFETY_FI_GL_OBAL_MAIN_REQ	OSPI1_BUS_SAFETY_FI_GL_OBAL_SAFE	OSPI1_BUS_SAFETY_FI_GL_OBAL_MAIN	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-499. MSS_CTRL_OSPI1_BUS_SAFETY_FI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	OSPI1_BUS_SAFETY_FI_SAFE	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the safe Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
23:16	OSPI1_BUS_SAFETY_FI_MAIN	R/W	0h	This bitfield is used to inject fault on Read, write, command and request bus on the main Interconnect. Bit 0 - Set this bit to inject fault on the Command bus. Bit 1 - Set this bit to inject fault on the Write bus. Bit 2 - Set this bit to inject fault on the Write Status bus. Bit 3 - Set this bit to inject fault on the Read bus. Bit 7- Set this bit to inject fault on the corresponding request bus.
15:8	OSPI1_BUS_SAFETY_FI_DATA	R/W	0h	Set bit 0 to 1'b1 to inject sec and ded faults on [31:0] bits of data bus. Set bit 1 to 1'b1 to inject sec and ded faults on [64:32] bits of data bus.
7:6	RESERVED	NONE	0h	Reserved
5	OSPI1_BUS_SAFETY_FI_DED	R/W	0h	Set this bit to 1'b1 inject ded error on data at this port
4	OSPI1_BUS_SAFETY_FI_SEC	R/W	0h	Set this bit to 1'b1 to inject sec error on data at this port

Table 2-499. MSS_CTRL_OSPI1_BUS_SAFETY_FI Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	OSPI1_BUS_SAFETY_FI_GLOBAL_SAFE_REQ	R/W	0h	Set this bit 1'b1 to inject fault for request signals on Safe Interconnect. This is enabled only when the 7th bit of safe bitfield of this register and particular bit coresponding to this port on the safe bitfield of this register is set HIGH
2	OSPI1_BUS_SAFETY_FI_GLOBAL_MAIN_REQ	R/W	0h	Set this bit to 1'b1 to inject fault for request signals on main Interconnect. This is enabled only when the 7th bit of main bitfield of this register and particular bit coresponding to this port on the main bitfield of this register is set HIGH
1	OSPI1_BUS_SAFETY_FI_GLOBAL_SAFE	R/W	0h	This is a global safe Fault injection signal. Set this bit to inject fault on all the safety buses of the safe interconnect except req signal. Writing a 1'b1 injects fault on interconnect.
0	OSPI1_BUS_SAFETY_FI_GLOBAL_MAIN	R/W	0h	This is a global main Fault injection signal. Set this bit to inject fault on all the buses of the main interconnect except req signal. Writing a 1'b1 injects fault on interconnect.

2.3.2.165 MSS_CTRL_OSPI1_BUS_SAFETY_ERR Register

2.3.2.165.1 MSS_CTRL_OSPI1_BUS_SAFETY_ERR Register (Offset = 1869Ch) [reset = 0h]

This Register provides the Error Status of Bus Safety Comparator of OSPI1 Target Port.

Return to [Summary Table](#)

Table 2-500. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 869Ch

Figure 2-249. MSS_CTRL_OSPI1_BUS_SAFETY_ERR Name Register

31	30	29	28	27	26	25	24
OSPI1_BUS_SAFETY_ERR_DED							
R							
0h							
23	22	21	20	19	18	17	16
OSPI1_BUS_SAFETY_ERR_SEC							
R							
0h							
15	14	13	12	11	10	9	8
OSPI1_BUS_SAFETY_ERR_COMP_CHECK							
R							
0h							
7	6	5	4	3	2	1	0
OSPI1_BUS_SAFETY_ERR_COMP_ERR							
R							
0h							

Table 2-501. MSS_CTRL_OSPI1_BUS_SAFETY_ERR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	OSPI1_BUS_SAFETY_ERR_DED	R	0h	This flag signals detection of dual error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates ded on [31:0] bit of Data bus Bit 1 - 1'b1 indicates ded on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
23:16	OSPI1_BUS_SAFETY_ERR_SEC	R	0h	This flag signals detection of single error in Data at this port. Flag is generated for 32 bit segment of Data Bus Bit 0 - 1'b1 indicates sec on [31:0] bit of Data bus Bit 1 - 1'b1 indicates sec on [63:32] bit of Data bus Bit [7:2] - Unused. Set to 1'b0
15:8	OSPI1_BUS_SAFETY_ERR_COMP_CHECK	R	0h	This is used to verify the proper functioning of fault Injection on all the buses. 1'b1 indicates error in the corresponding Bus has been injected successfully. Bit 0 - This is a Bitwise AND of error compares of all command bus signals. Bit 1 - This is a Bitwise AND of error compares of all write bus signals. Bit 2 - This is a Bitwise AND of error compares of all write status bus signals. Bit 3 - This is a Bitwise AND of error compares of all read bus signals. Bits [7:4] are unused.

Table 2-501. MSS_CTRL_OSPI1_BUS_SAFETY_ERR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:0	OSPI1_BUS_SAFETY_ERR_COMP_ERR	R	0h	<p>1'b1 indicates error in the corresponding Bus whenever a fault is detected at any bus signal</p> <p>Bit 0 - This is a Bitwise OR of error compares of all command bus signals.</p> <p>Bit 1 - This is a Bitwise OR of error compares of all write bus signals.</p> <p>Bit 2 - This is a Bitwise OR of error compares of all write status bus signals.</p> <p>Bit 3 - This is a Bitwise OR of error compares of all read bus signals.</p> <p>Bits [7:4] are unused.</p>

2.3.2.166 MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT_DATA0 Register

2.3.2.166.1 MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT_DATA0 Register (Offset = 186A0h) [reset = 0h]

This register Indicates the Error Syndrome of Data errors in Bus Safety Comparator of OSPI1 Target Port.

Return to [Summary Table](#)

Table 2-502. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 86A0h

Figure 2-250. MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT_DATA0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OSPI1_BUS_SAFETY_ERR_STAT_DATA0_D1							
R							
0h							
7	6	5	4	3	2	1	0
OSPI1_BUS_SAFETY_ERR_STAT_DATA0_D0							
R							
0h							

Table 2-503. MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	OSPI1_BUS_SAFETY_ERR_STAT_DATA0_D1	R	0h	Read this bitfield for Comparator status for Higher 32 bits [63:32] of data bus at this port. It represent the position of the flipped bit in case of SEC.
7:0	OSPI1_BUS_SAFETY_ERR_STAT_DATA0_D0	R	0h	Read this bitfield for Comparator status for lower 32 bits [31:0] of data bus at this port. It represent the position of the flipped bit in case of SEC.

2.3.2.167 MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT Register

2.3.2.167.1 MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT Register (Offset = 186A4h) [reset = 0h]

This register Indicates the Error Syndrome of Command errors in Bus Safety Comparator of OSP11 Target Port.

Return to [Summary Table](#)

Table 2-504. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 86A4h

Figure 2-251. MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OSPI1_BUS_SAFETY_ERR_STAT_WRITERESP_INT	OSPI1_BUS_SAFETY_ERR_STAT_WRITE_INT	OSPI1_BUS_SAFETY_ERR_STAT_READ_INT	OSPI1_BUS_SAFETY_ERR_STAT_CMD_INT
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 2-505. MSS_CTRL_OSPI1_BUS_SAFETY_ERR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	OSPI1_BUS_SAFETY_ERR_STAT_WRITERESP_INT	R	0h	Read this bitfield for comparator status for Write response bus from interconnect for this port. 1'b1 indicates error on Write Response Bus.
2	OSPI1_BUS_SAFETY_ERR_STAT_WRITE_INT	R	0h	Read this bitfield for comparator status for Write bus from interconnect for this port. 1'b1 at any bit indicates error on Write Bus
1	OSPI1_BUS_SAFETY_ERR_STAT_READ_INT	R	0h	Read this bitfield for comparator status for read signals at this port. 1'b1 on any of the bits indicates an error on Read bus.
0	OSPI1_BUS_SAFETY_ERR_STAT_CMD_INT	R	0h	Read this bitfield for comparator status for command bus for this port. 1'b1 on any of the bits indicates an error on Command Bus

2.3.2.168 MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR Register

2.3.2.168.1 MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR Register (Offset = 18800h) [reset = 0h]

This register clears the TCM Address Parity Errors of R5SS0.

Return to [Summary Table](#)

Table 2-506. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8800h

Figure 2-252. MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	R5SS0_TCM_ADDRPARITY_CLR_B1TCM1_ERR ADDR_CLR			RESERVED	R5SS0_TCM_ADDRPARITY_CLR_B1TCM0_ERR ADDR_CLR		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
15	14	13	12	11	10	9	8
RESERVED	R5SS0_TCM_ADDRPARITY_CLR_B0CM1_ERR DDR_CLR			RESERVED	R5SS0_TCM_ADDRPARITY_CLR_B0TCM0_ERR ADDR_CLR		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
7	6	5	4	3	2	1	0
RESERVED	R5SS0_TCM_ADDRPARITY_CLR_ATCM1_ERR DDR_CLR			RESERVED	R5SS0_TCM_ADDRPARITY_CLR_ATCM0_ERR DDR_CLR		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-507. MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:20	R5SS0_TCM_ADDRPARITY_CLR_B1TCM1_ERR DDR_CLR	R/W	0h	Write pulse bit field: Writing 3'b111 clears the Address latched after parity error for B1TCM of CR5B
19	RESERVED	NONE	0h	Reserved
18:16	R5SS0_TCM_ADDRPARITY_CLR_B1TCM0_ERR DDR_CLR	R/W	0h	Write pulse bit field: Writing 3'b111 clears the Address latched after parity error for B1TCM of CR5A
15	RESERVED	NONE	0h	Reserved
14:12	R5SS0_TCM_ADDRPARITY_CLR_B0CM1_ERR DDR_CLR	R/W	0h	Write pulse bit field: Writing 3'b111 clears the Address latched after parity error for B0TCM of CR5B
11	RESERVED	NONE	0h	Reserved
10:8	R5SS0_TCM_ADDRPARITY_CLR_B0TCM0_ERR DDR_CLR	R/W	0h	Write pulse bit field: Writing 3'b111 clears the Address latched after parity error for B0TCM of CR5A
7	RESERVED	NONE	0h	Reserved
6:4	R5SS0_TCM_ADDRPARITY_CLR_ATCM1_ERR DDR_CLR	R/W	0h	Write pulse bit field: Writing 3'b111 clears the Address latched after parity error for ATCM of CR5B
3	RESERVED	NONE	0h	Reserved

Table 2-507. MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	R5SS0_TCM_ADDRPARITY_CLR_ATCM0_ERRADR_CLR	R/W	0h	Pulse bit-field Writing 3'b111 clears the Address latched after parity error for ATCM of CR5A

2.3.2.169 MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM Register

2.3.2.169.1 MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM Register (Offset = 18804h) [reset = 0h]

This register latches the ATCM Address where the Address Parity Error occurred in R5SS0 CORE0.

Return to [Summary Table](#)

Table 2-508. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8804h

Figure 2-253. MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE0_ADDRPARITY_ERR_ATCM_ADDR			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
R5SS0_CORE0_ADDRPARITY_ERR_ATCM_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
R5SS0_CORE0_ADDRPARITY_ERR_ATCM_ADDR							
R							
0h							

Table 2-509. MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R5SS0_CORE0_ADDRPARITY_ERR_ATCM_ADDR	R	0h	Address latched when parity error is occurred for ATCM of CR5A

2.3.2.170 MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM Register

2.3.2.170.1 MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM Register (Offset = 18808h) [reset = 0h]

This register latches the ATCM Address where the Address Parity Error occurred in R5SS0 CORE1.

Return to [Summary Table](#)

Table 2-510. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8808h

Figure 2-254. MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE1_ADDRPARITY_ERR_ATCM_ADDR			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
R5SS0_CORE1_ADDRPARITY_ERR_ATCM_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
R5SS0_CORE1_ADDRPARITY_ERR_ATCM_ADDR							
R							
0h							

Table 2-511. MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R5SS0_CORE1_ADDRPARITY_ERR_ATCM_ADDR	R	0h	Address latched when parity error is occurred for ATCM of CR5B

2.3.2.171 MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM Register

2.3.2.171.1 MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM Register (Offset = 1880Ch) [reset = 0h]

This register latches the B0TCM Address where the Address Parity Error occurred in R5SS0 CORE0.

Return to [Summary Table](#)

Table 2-512. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 880Ch

Figure 2-255. MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE0_ERR_ADDRPARITY_B0TCM_ADDR			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
R5SS0_CORE0_ERR_ADDRPARITY_B0TCM_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
R5SS0_CORE0_ERR_ADDRPARITY_B0TCM_ADDR							
R							
0h							

Table 2-513. MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R5SS0_CORE0_ERR_ADDRPARITY_B0TCM_ADDR	R	0h	Address latched when parity error is occurred for B0TCM of CR5A

2.3.2.172 MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM Register

2.3.2.172.1 MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM Register (Offset = 18810h) [reset = 0h]

This register latches the B0TCM Address where the Address Parity Error occurred in R5SS0 CORE1.

Return to [Summary Table](#)

Table 2-514. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8810h

Figure 2-256. MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE1_ERR_ADDRPARITY_B0TCM_ADDR			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
R5SS0_CORE1_ERR_ADDRPARITY_B0TCM_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
R5SS0_CORE1_ERR_ADDRPARITY_B0TCM_ADDR							
R							
0h							

Table 2-515. MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R5SS0_CORE1_ERR_ADDRPARITY_B0TCM_ADDR	R	0h	Address latched when parity error is occurred for B0TCM of CR5B

2.3.2.173 MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM Register

2.3.2.173.1 MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM Register (Offset = 18814h) [reset = 0h]

This register latches the B1TCM Address where the Address Parity Error occurred in R5SS0 CORE0.

Return to [Summary Table](#)

Table 2-516. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8814h

Figure 2-257. MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE0_ERR_ADDRPARITY_B1TCM_ADDR			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
R5SS0_CORE0_ERR_ADDRPARITY_B1TCM_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
R5SS0_CORE0_ERR_ADDRPARITY_B1TCM_ADDR							
R							
0h							

Table 2-517. MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R5SS0_CORE0_ERR_ADDRPARITY_B1TCM_ADDR	R	0h	Address latched when parity error is occurred for B1TCM of CR5A

2.3.2.174 MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM Register

2.3.2.174.1 MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM Register (Offset = 18818h) [reset = 0h]

This register latches the B1TCM Address where the Address Parity Error occurred in R5SS0 CORE1.

Return to [Summary Table](#)

Table 2-518. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8818h

Figure 2-258. MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R5SS0_CORE1_ERR_ADDRPARITY_B1TCM_ADDR			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
R5SS0_CORE1_ERR_ADDRPARITY_B1TCM_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
R5SS0_CORE1_ERR_ADDRPARITY_B1TCM_ADDR							
R							
0h							

Table 2-519. MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R5SS0_CORE1_ERR_ADDRPARITY_B1TCM_ADDR	R	0h	Address latched when parity error is occurred for B1TCM of CR5B

2.3.2.175 MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE Register

2.3.2.175.1 MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE Register (Offset = 18834h) [reset = 0h]

This register is used to Inject fault in the TCM Address Parity Error detection logic of R5SS0 .

Return to [Summary Table](#)

Table 2-520. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8834h

Figure 2-259. MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	R5SS0_TCM_ADDRPARITY_ERRFORCE_B1TC M1			RESERVED	R5SS0_TCM_ADDRPARITY_ERRFORCE_B1TC M0		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
15	14	13	12	11	10	9	8
RESERVED	R5SS0_TCM_ADDRPARITY_ERRFORCE_B0TC M1			RESERVED	R5SS0_TCM_ADDRPARITY_ERRFORCE_B0TC M0		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
7	6	5	4	3	2	1	0
RESERVED	R5SS0_TCM_ADDRPARITY_ERRFORCE_ATCM 1			RESERVED	R5SS0_TCM_ADDRPARITY_ERRFORCE_ATCM 0		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-521. MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:20	R5SS0_TCM_ADDRPARITY_ERRFORCE_B1TCM1	R/W	0h	Write pulse bit field: Writing 3'b111 forces a parity error for B1TCM of CR5B
19	RESERVED	NONE	0h	Reserved
18:16	R5SS0_TCM_ADDRPARITY_ERRFORCE_B1TCM0	R/W	0h	Write pulse bit field: Writing 3'b111 forces a parity error for B1TCM of CR5A
15	RESERVED	NONE	0h	Reserved
14:12	R5SS0_TCM_ADDRPARITY_ERRFORCE_B0TCM1	R/W	0h	Write pulse bit field: Writing 3'b111 forces a parity error for B0TCM of CR5B
11	RESERVED	NONE	0h	Reserved
10:8	R5SS0_TCM_ADDRPARITY_ERRFORCE_B0TCM0	R/W	0h	Write pulse bit field: Writing 3'b111 forces a parity error for B0TCM of CR5A
7	RESERVED	NONE	0h	Reserved
6:4	R5SS0_TCM_ADDRPARITY_ERRFORCE_ATCM1	R/W	0h	Write pulse bit field: Writing 3'b111 forces a parity error for ATCM of CR5B
3	RESERVED	NONE	0h	Reserved

**Table 2-521. MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
2:0	R5SS0_TCM_ADDRPARITY_ERRFORCE_ATCM0	R/W	0h	Write pulse bit field: Writing 3'b111 forces a parity error for ATCM of CR5A

2.3.2.176 MSS_CTRL_TPCC0_PARITY_CTRL Register

2.3.2.176.1 MSS_CTRL_TPCC0_PARITY_CTRL Register (Offset = 18840h) [reset = 0h]

This register Controls the Parity Error detection logic of EDMA TPCC0 Memories.

Return to [Summary Table](#)

Table 2-522. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8840h

Figure 2-260. MSS_CTRL_TPCC0_PARITY_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							TPCC0_PARITY_CTRL_TPCC_A_PARITY_ERR_CLR
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			TPCC0_PARITY_CTRL_TPCC_A_PARITY_TESTEN	RESERVED			TPCC0_PARITY_CTRL_TPCC_A_PARITY_ENABLE
NONE			R/W	NONE			R/W
0h			0h	0h			0h

Table 2-523. MSS_CTRL_TPCC0_PARITY_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	TPCC0_PARITY_CTRL_TPCC_A_PARITY_ERR_CLR	R/W	0h	Write pulse bit field: parity clear bit. Writing 1'b1 will clear the tpcc_a_parity_addr
15:5	RESERVED	NONE	0h	Reserved
4	TPCC0_PARITY_CTRL_TPCC_A_PARITY_TESTEN	R/W	0h	parity test enable for tpcc a
3:1	RESERVED	NONE	0h	Reserved
0	TPCC0_PARITY_CTRL_TPCC_A_PARITY_EN	R/W	0h	Writing 1'b1 enables parity for TPCC_A

2.3.2.177 MSS_CTRL_TPCC0_PARITY_STATUS Register

2.3.2.177.1 MSS_CTRL_TPCC0_PARITY_STATUS Register (Offset = 18844h) [reset = 0h]

This register indicates the Address where the Parity Error occurred in TPCC0 Memory.

Return to [Summary Table](#)

Table 2-524. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8844h

Figure 2-261. MSS_CTRL_TPCC0_PARITY_STATUS Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
								TPCC0_PARITY_STATUS_TPCC_A_PARITY_ADDR	
								R	
								0h	
7	6	5	4	3	2	1	0	TPCC0_PARITY_STATUS_TPCC_A_PARITY_ADDR	
R									
0h									

Table 2-525. MSS_CTRL_TPCC0_PARITY_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8:0	TPCC0_PARITY_STATUS_TPCC_A_PARITY_ADDR	R	0h	Address where parity error happened for tpcca

2.3.2.178 MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_CTRL Register

2.3.2.178.1 MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_CTRL Register (Offset = 18848h) [reset = 0h]

This register Controls the Parity Error detection logic of TMU R5SS0 CORE0 Memories.

Return to [Summary Table](#)

Table 2-526. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8848h

Figure 2-262. MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_CTRL Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
								TMU_R5SS0_C ORE0_ROM_P ARITY_CTRL_ TMU0_ROM_P ARITY_ERR_C LR	
								NONE	R/W
								0h	0h
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
						TMU_R5SS0_C ORE0_ROM_P ARITY_CTRL_ TMU0_ROM_P ARITY_FORCE _ERR	TMU_R5SS0_C ORE0_ROM_P ARITY_CTRL_ TMU0_ROM_P ARITY_EN		
						NONE	R/W	R/W	
						0h	0h	0h	

Table 2-527. MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	TMU_R5SS0_CORE0_R OM_PARITY_CTRL_TM U0_ROM_PARITY_ERR_C LR	R/W	0h	Write pulse bit field: parity clear bit. Writing 1'b1 will clear the tmu0_rom_parity_err_addr
15:2	RESERVED	NONE	0h	Reserved
1	TMU_R5SS0_CORE0_R OM_PARITY_CTRL_TM U0_ROM_PARITY_FORCE _ERR	R/W	0h	Force parity error on the read interface
0	TMU_R5SS0_CORE0_R OM_PARITY_CTRL_TM U0_ROM_PARITY_EN	R/W	0h	Writing 1'b1 enables parity for TMU0

2.3.2.179 MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_STATUS Register

2.3.2.179.1 MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_STATUS Register (Offset = 1884Ch) [reset = 0h]

This register indicates the Address where the Parity Error occurred in TMU R5SS0 CORE0 ROM.

Return to [Summary Table](#)

Table 2-528. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 884Ch

Figure 2-263. MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					TMU_R5SS0_CORE0_ROM_PARITY_STATUS_TMU0_ROM_PARITY_ERR_ADDR		
NONE					R		
0h					0h		
7	6	5	4	3	2	1	0
TMU_R5SS0_CORE0_ROM_PARITY_STATUS_TMU0_ROM_PARITY_ERR_ADDR							
R							
0h							

Table 2-529. MSS_CTRL_TMU_R5SS0_CORE0_ROM_PARITY_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	TMU_R5SS0_CORE0_ROM_PARITY_STATUS_TMU0_ROM_PARITY_ERR_ADDR	R	0h	Address where parity error happened for tmu0

2.3.2.180 MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_CTRL Register

2.3.2.180.1 MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_CTRL Register (Offset = 18850h) [reset = 0h]

This register Controls the Parity Error detection logic of TMU R5SS0 CORE1 Memories.

Return to [Summary Table](#)

Table 2-530. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8850h

Figure 2-264. MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_CTRL Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
								TMU_R5SS0_C ORE1_ROM_P ARITY_CTRL TMU1_ROM_P ARITY_ERR_C LR	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
						TMU_R5SS0_C ORE1_ROM_P ARITY_CTRL TMU1_ROM_P ARITY_FORCE _ERR	TMU_R5SS0_C ORE1_ROM_P ARITY_CTRL TMU1_ROM_P ARITY_EN		
NONE									
0h									
						R/W	R/W		
						0h	0h		

Table 2-531. MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	TMU_R5SS0_CORE1_ROM_PARITY_CTRL_TMU1_ROM_PARITY_ERR_CLR	R/W	0h	Write pulse bit field: parity clear bit. Writing 1'b1 will clear the tmu1_rom_parity_err_addr
15:2	RESERVED	NONE	0h	Reserved
1	TMU_R5SS0_CORE1_ROM_PARITY_CTRL_TMU1_ROM_PARITY_FORCE_ERR	R/W	0h	Force parity error on the read interface
0	TMU_R5SS0_CORE1_ROM_PARITY_CTRL_TMU1_ROM_PARITY_EN	R/W	0h	Writing 1'b1 enables parity for TMU1

2.3.2.181 MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_STATUS Register

2.3.2.181.1 MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_STATUS Register (Offset = 18854h) [reset = 0h]

This register indicates the Address where the Parity Error occurred in TMU R5SS0 CORE1 ROM.

Return to [Summary Table](#)

Table 2-532. Instance Table

Instance Name	Physical Address
MSS_CTRL	50D1 8854h

Figure 2-265. MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					TMU_R5SS0_CORE1_ROM_PARITY_STATUS_TMU1_ROM_PARITY_ERR_ADDR		
NONE					R		
0h					0h		
7	6	5	4	3	2	1	0
TMU_R5SS0_CORE1_ROM_PARITY_STATUS_TMU1_ROM_PARITY_ERR_ADDR							
R							
0h							

Table 2-533. MSS_CTRL_TMU_R5SS0_CORE1_ROM_PARITY_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	TMU_R5SS0_CORE1_ROM_PARITY_STATUS_TMU1_ROM_PARITY_ERR_ADDR	R	0h	Address where parity error happened for tmu1

2.4 TOP_RCM

TOP_RCM

2.4.1 TOP_RCM Summaries

TOP_RCM Summaries

Table 2-534. TOP_RCM Registers, Base Address=5320 0000h, Length=4096

Offset	Length	Register Name	TOP_RCM Physical Address
4h	32	TOP_RCM_SYS_RST_CAUSE	5320 0004h
8h	32	TOP_RCM_SYS_RST_CAUSE_CLR	5320 0008h
Ch	32	TOP_RCM_WARM_RESET_REQ	5320 000Ch
10h	32	TOP_RCM_WARM_RSTTIME1	5320 0010h
14h	32	TOP_RCM_WARM_RSTTIME2	5320 0014h
18h	32	TOP_RCM_WARM_RSTTIME3	5320 0018h
1Ch	32	TOP_RCM_WARM_RESET_CONFIG_OV	5320 001Ch
20h	32	TOP_RCM_WARM_RESET_CONFIG_UV	5320 0020h
24h	32	TOP_RCM_WARM_RESET_CONFIG_MISC	5320 0024h
28h	32	TOP_RCM_WARM_RESET_CONFIG	5320 0028h
2Ch	32	TOP_RCM_SW_POR	5320 002Ch
90h	32	TOP_RCM_LIMP_MODE_EN	5320 0090h
94h	32	TOP_RCM_CLK_LOSS_STATUS	5320 0094h
100h	32	TOP_RCM_RCOSC32K_CTRL	5320 0100h
104h	32	TOP_RCM_PLL_REF_CLK_SRC_SEL	5320 0104h
10Ch	32	TOP_RCM_SOP_MODE_VALUE	5320 010Ch
114h	32	TOP_RCM_VMON_CLK_GATE	5320 0114h
400h	32	TOP_RCM_PLL_CORE_PWRCTRL	5320 0400h
404h	32	TOP_RCM_PLL_CORE_CLKCTRL	5320 0404h
408h	32	TOP_RCM_PLL_CORE_TENABLE	5320 0408h
40Ch	32	TOP_RCM_PLL_CORE_TENABLEDIV	5320 040Ch
410h	32	TOP_RCM_PLL_CORE_M2NDIV	5320 0410h
414h	32	TOP_RCM_PLL_CORE_MN2DIV	5320 0414h
418h	32	TOP_RCM_PLL_CORE_FRACDIV	5320 0418h
41Ch	32	TOP_RCM_PLL_CORE_BWCTRL	5320 041Ch
420h	32	TOP_RCM_PLL_CORE_FRACCTRL	5320 0420h
424h	32	TOP_RCM_PLL_CORE_STATUS	5320 0424h
428h	32	TOP_RCM_PLL_CORE_HSDIVIDER	5320 0428h
42Ch	32	TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0	5320 042Ch
430h	32	TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1	5320 0430h
434h	32	TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2	5320 0434h
438h	32	TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT3	5320 0438h
43Ch	32	TOP_RCM_PLL_CORE_RSTCTRL	5320 043Ch
440h	32	TOP_RCM_PLL_CORE_HSDIVIDER_RSTCTRL	5320 0440h
500h	32	TOP_RCM_R5SS_CLK_SRC_SEL	5320 0500h
504h	32	TOP_RCM_R5SS_CLK_STATUS	5320 0504h
510h	32	TOP_RCM_R5SS0_CLK_DIV_SEL	5320 0510h
518h	32	TOP_RCM_R5SS0_CLK_GATE	5320 0518h
520h	32	TOP_RCM_SYS_CLK_DIV_VAL	5320 0520h
524h	32	TOP_RCM_SYS_CLK_GATE	5320 0524h

Table 2-534. TOP_RCM Registers, Base Address=5320 0000h, Length=4096 (continued)

Offset	Length	Register Name	TOP_RCM Physical Address
528h	32	TOP_RCM_SYS_CLK_STATUS	5320 0528h
800h	32	TOP_RCM_PLL_PER_PWRCTRL	5320 0800h
804h	32	TOP_RCM_PLL_PER_CLKCTRL	5320 0804h
808h	32	TOP_RCM_PLL_PER_TENABLE	5320 0808h
80Ch	32	TOP_RCM_PLL_PER_TENABLEDIV	5320 080Ch
810h	32	TOP_RCM_PLL_PER_M2NDIV	5320 0810h
814h	32	TOP_RCM_PLL_PER_MN2DIV	5320 0814h
818h	32	TOP_RCM_PLL_PER_FRACDIV	5320 0818h
81Ch	32	TOP_RCM_PLL_PER_BWCTRL	5320 081Ch
820h	32	TOP_RCM_PLL_PER_FRACCTRL	5320 0820h
824h	32	TOP_RCM_PLL_PER_STATUS	5320 0824h
828h	32	TOP_RCM_PLL_PER_HSDIVIDER	5320 0828h
82Ch	32	TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0	5320 082Ch
830h	32	TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1	5320 0830h
834h	32	TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT2	5320 0834h
838h	32	TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT3	5320 0838h
83Ch	32	TOP_RCM_PLL_PER_RSTCTRL	5320 083Ch
840h	32	TOP_RCM_PLL_PER_HSDIVIDER_RSTCTRL	5320 0840h
900h	32	TOP_RCM_PLL_ETH_PWRCTRL	5320 0900h
904h	32	TOP_RCM_PLL_ETH_CLKCTRL	5320 0904h
908h	32	TOP_RCM_PLL_ETH_TENABLE	5320 0908h
90Ch	32	TOP_RCM_PLL_ETH_TENABLEDIV	5320 090Ch
910h	32	TOP_RCM_PLL_ETH_M2NDIV	5320 0910h
914h	32	TOP_RCM_PLL_ETH_MN2DIV	5320 0914h
918h	32	TOP_RCM_PLL_ETH_FRACDIV	5320 0918h
91Ch	32	TOP_RCM_PLL_ETH_BWCTRL	5320 091Ch
920h	32	TOP_RCM_PLL_ETH_FRACCTRL	5320 0920h
924h	32	TOP_RCM_PLL_ETH_STATUS	5320 0924h
928h	32	TOP_RCM_PLL_ETH_HSDIVIDER	5320 0928h
92Ch	32	TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT0	5320 092Ch
934h	32	TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT2	5320 0934h
93Ch	32	TOP_RCM_PLL_ETH_RSTCTRL	5320 093Ch
940h	32	TOP_RCM_PLL_ETH_HSDIVIDER_RSTCTRL	5320 0940h
C00h	32	TOP_RCM_CLKOUT0_CLK_SRC_SEL	5320 0C00h
C04h	32	TOP_RCM_CLKOUT1_CLK_SRC_SEL	5320 0C04h
C08h	32	TOP_RCM_CLKOUT0_DIV_VAL	5320 0C08h
C0Ch	32	TOP_RCM_CLKOUT1_DIV_VAL	5320 0C0Ch
C10h	32	TOP_RCM_CLKOUT0_CLK_GATE	5320 0C10h
C14h	32	TOP_RCM_CLKOUT1_CLK_GATE	5320 0C14h
C18h	32	TOP_RCM_CLKOUT0_CLK_STATUS	5320 0C18h
C1Ch	32	TOP_RCM_CLKOUT1_CLK_STATUS	5320 0C1Ch
C20h	32	TOP_RCM_TRCLKOUT_CLK_SRC_SEL	5320 0C20h
C24h	32	TOP_RCM_TRCLKOUT_DIV_VAL	5320 0C24h
C28h	32	TOP_RCM_TRCLKOUT_CLK_GATE	5320 0C28h
C2Ch	32	TOP_RCM_TRCLKOUT_CLK_STATUS	5320 0C2Ch
C30h	32	TOP_RCM_VMON_CLK_DIV_VAL	5320 0C30h
C34h	32	TOP_RCM_VMON_CLK_STATUS	5320 0C34h

Table 2-534. TOP_RCM Registers, Base Address=5320 0000h, Length=4096 (continued)

Offset	Length	Register Name	TOP_RCM Physical Address
1008h	32	TOP_RCM_LOCK0_KICK0	5320 1008h
100Ch	32	TOP_RCM_LOCK0_KICK1	5320 100Ch
1010h	32	TOP_RCM_INTR_RAW_STATUS	5320 1010h
1014h	32	TOP_RCM_INTR_ENABLED_STATUS_CLEAR	5320 1014h
1018h	32	TOP_RCM_INTR_ENABLE	5320 1018h
101Ch	32	TOP_RCM_INTR_ENABLE_CLEAR	5320 101Ch
1020h	32	TOP_RCM_EOI	5320 1020h
1024h	32	TOP_RCM_FAULT_ADDRESS	5320 1024h
1028h	32	TOP_RCM_FAULT_TYPE_STATUS	5320 1028h
102Ch	32	TOP_RCM_FAULT_ATTR_STATUS	5320 102Ch
1030h	32	TOP_RCM_FAULT_CLEAR	5320 1030h

2.4.2 TOP_RCM Registers

TOP_RCM Registers

2.4.2.1 TOP_RCM_SYS_RST_CAUSE Register

2.4.2.1.1 TOP_RCM_SYS_RST_CAUSE Register (Offset = 4h) [reset = 41h]

Warm Reset Cause Register.

Return to [Summary Table](#)

Table 2-535. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0004h

Figure 2-266. TOP_RCM_SYS_RST_CAUSE Name Register

31	30	29	28	27	26	25	24
RESERVED				SYS_RST_CAUSE_CAUSE			
NONE				R			
0h				41h			
23	22	21	20	19	18	17	16
SYS_RST_CAUSE_CAUSE							
R							
41h							
15	14	13	12	11	10	9	8
SYS_RST_CAUSE_CAUSE							
R							
41h							
7	6	5	4	3	2	1	0
SYS_RST_CAUSE_CAUSE							
R							
41h							

Table 2-536. TOP_RCM_SYS_RST_CAUSE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	NONE	0h	Reserved

Table 2-536. TOP_RCM_SYS_RST_CAUSE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26:0	SYS_RST_CAUSE_CAUSE	R	41h	Warm Reset Cause register 27'h0000041 - POR reset 27'h0000042 - Warm reset due to MSS_WDT0 27'h0000044 - Warm reset due to MSS_WDT1 27'h0000060 - Warm reset due to TOP_RMC:WARM_RESET_REQ 27'h0000040 - External Pad reset 27'h00000c0 - Warm reset due to HSM_WDT 27'h0000140 - Warm Reset due to Debugger reset 27'h0000240 - Warm Reset due to Temp Sense0 Reset 27'h0000440 - Warm Reset due to Temp Sense1 Reset 27'h0000840 - Warm Reset due to vmon_cmp1_ov 27'h0001040 - Warm Reset due to vmon_cmp2_ov 27'h0002040 - Warm Reset due to vmon_cmp3_ov 27'h0004040 - Warm Reset due to vmon_cmp5_ov 27'h0008040 - Warm Reset due to vmon_cmp0_uv 27'h0010040 - Warm Reset due to vmon_cmp1_uv 27'h0020040 - Warm Reset due to vmon_cmp2_uv 27'h0040040 - Warm Reset due to vmon_cmp3_uv 27'h0080040 - Warm Reset due to vmon_cmp5_uv 27'h0100040 - Warm Reset due to vmon_cmp7_uv 27'h0200040 - Warm Reset due to vmon_cmp8_uv 27'h0400040 - Warm Reset due to clk_loss on sys_clk 27'h0800040 - Warm Reset due to esm critical priority interrupt 27'h1000040 - Warm Reset due to esm high priority watchdog interrupt 27'h2000040 - Warm Reset due to esm error pin monitor interrupt 27'h4000040 - POR assert from SW

2.4.2.2 TOP_RCM_SYS_RST_CAUSE_CLR Register

2.4.2.2.1 TOP_RCM_SYS_RST_CAUSE_CLR Register (Offset = 8h) [reset = 0h]

Warm Reset Cause Register Clear.

Return to [Summary Table](#)

Table 2-537. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0008h

Figure 2-267. TOP_RCM_SYS_RST_CAUSE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SYS_RST_CAUSE_CLR_CLEAR			
NONE				R/W			
0h				0h			

Table 2-538. TOP_RCM_SYS_RST_CAUSE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SYS_RST_CAUSE_CLR_CLEAR	R/W	0h	Write pulse bit field to 3'b111: Data should be loaded as multibit. Warm Reset Cause register Clear

2.4.2.3 TOP_RCM_WARM_RESET_REQ Register

2.4.2.3.1 TOP_RCM_WARM_RESET_REQ Register (Offset = Ch) [reset = 7h]

Warm Reset Config options.

Return to [Summary Table](#)

Table 2-539. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 000Ch

Figure 2-268. TOP_RCM_WARM_RESET_REQ Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				WARM_RESET_REQ_SW_RST			
NONE				R/W			
0h				7h			

Table 2-540. TOP_RCM_WARM_RESET_REQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	WARM_RESET_REQ_SW_RST	R/W	7h	Data should be loaded as multibit. Write 3'b000 to assert warm reset from SW Write 3'b111 to deassert warm reset from SW if this is the only source of warm reset

2.4.2.4 TOP_RCM_WARM_RSTTIME1 Register

2.4.2.4.1 TOP_RCM_WARM_RSTTIME1 Register (Offset = 10h) [reset = 888h]

programming Output delay: time between internal warm reset source assert to warm reset pad deassert.

Return to [Summary Table](#)

Table 2-541. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0010h

Figure 2-269. TOP_RCM_WARM_RSTTIME1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WARM_RSTTIME1_DELAY			
NONE				R/W			
0h				888h			
7	6	5	4	3	2	1	0
WARM_RSTTIME1_DELAY							
R/W							
888h							

Table 2-542. TOP_RCM_WARM_RSTTIME1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	WARM_RSTTIME1_DELAY	R/W	888h	Program sufficient delay using this bitfield to keep the WARMRSTn pad active for any external devices relying on the reset signal. Refer to Reset Details Section in TRM for more details. Data should be loaded as multibit. For example: if value of 0x5 should be selected then 0x555 should be configured to the register. **Note: This bit will only be reset by PORz.

2.4.2.5 TOP_RCM_WARM_RSTTIME2 Register

2.4.2.5.1 TOP_RCM_WARM_RSTTIME2 Register (Offset = 14h) [reset = 888h]

programming input Rise delay : time between warm reset pad deassert to chip warm reset deassert.

Return to [Summary Table](#)

Table 2-543. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0014h

Figure 2-270. TOP_RCM_WARM_RSTTIME2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WARM_RSTTIME2_DELAY			
NONE				R/W			
0h				888h			
7	6	5	4	3	2	1	0
WARM_RSTTIME2_DELAY							
R/W							
888h							

Table 2-544. TOP_RCM_WARM_RSTTIME2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	WARM_RSTTIME2_DELAY	R/W	888h	Program the deassertion delay with this bitfield to control internal system reset deassertion which is relative to the deassertion of WARMRSTn pad. Data should be loaded as multibit. For example: if value of 0x5 should be selected then 0x555 should be configured to the register. **Note: This bit will only be reset by PORz.

2.4.2.6 TOP_RCM_WARM_RSTTIME3 Register

2.4.2.6.1 TOP_RCM_WARM_RSTTIME3 Register (Offset = 18h) [reset = 111h]

programming Input Fall delay : time between warm reset pad assert to chip warm reset assert.

Return to [Summary Table](#)

Table 2-545. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0018h

Figure 2-271. TOP_RCM_WARM_RSTTIME3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WARM_RSTTIME3_DELAY			
NONE				R/W			
0h				111h			
7	6	5	4	3	2	1	0
WARM_RSTTIME3_DELAY							
R/W							
111h							

Table 2-546. TOP_RCM_WARM_RSTTIME3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	WARM_RSTTIME3_DELAY	R/W	111h	The glitch filter logic will filter any input pad signal which is LOW for any time less than the delay programmed with this bit. This parameter also programmes the delay from external Warmrestn assertion to Internal system warm resetn assertion. Data should be loaded as multibit. For example: if value of 0x5 should be selected then 0x555 should be configured to the register. **Note: This bit will only be reset by PORz.

2.4.2.7 TOP_RCM_WARM_RESET_CONFIG_OV Register

2.4.2.7.1 TOP_RCM_WARM_RESET_CONFIG_OV Register (Offset = 1Ch) [reset = 0h]

VMON OverVoltage triggering Warm Reset Config.

Return to [Summary Table](#)

Table 2-547. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 001Ch

Figure 2-272. TOP_RCM_WARM_RESET_CONFIG_OV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WARM_RESET_CONFIG_OV_VMON_CMP5_OV_RST_EN		WARM_RESET_CONFIG_OV_VMON_CMP3_OV_RST_EN	
NONE				R/W		R/W	
0h				0h		0h	
7	6	5	4	3	2	1	0
WARM_RESET_CONFIG_OV_VMON_CMP3_OV_RST_EN		WARM_RESET_CONFIG_OV_VMON_CMP2_OV_RST_EN		WARM_RESET_CONFIG_OV_VMON_CMP1_OV_RST_EN			
R/W		R/W		R/W			
0h		0h		0h			

Table 2-548. TOP_RCM_WARM_RESET_CONFIG_OV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:9	WARM_RESET_CONFIG_OV_VMON_CMP5_OV_RST_EN	R/W	0h	Enable/Disable VMON Overvoltage CMP5 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_ov rst_en Write 3'b111 to enable vmon_ov rst_en **Note: This bit will only be reset by PORz.
8:6	WARM_RESET_CONFIG_OV_VMON_CMP3_OV_RST_EN	R/W	0h	Enable/Disable VMON Overvoltage CMP3 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_ov rst_en Write 3'b111 to enable vmon_ov rst_en **Note: This bit will only be reset by PORz.
5:3	WARM_RESET_CONFIG_OV_VMON_CMP2_OV_RST_EN	R/W	0h	Enable/Disable VMON Overvoltage CMP2 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_ov rst_en Write 3'b111 to enable vmon_ov rst_en **Note: This bit will only be reset by PORz.
2:0	WARM_RESET_CONFIG_OV_VMON_CMP1_OV_RST_EN	R/W	0h	Enable/Disable VMON Overvoltage CMP1 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_ov rst_en Write 3'b111 to enable vmon_ov rst_en **Note: This bit will only be reset by PORz.

2.4.2.8 TOP_RCM_WARM_RESET_CONFIG_UV Register

2.4.2.8.1 TOP_RCM_WARM_RESET_CONFIG_UV Register (Offset = 20h) [reset = 0h]

VMON UnderVoltage triggering Warm Reset Config.

Return to [Summary Table](#)

Table 2-549. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0020h

Figure 2-273. TOP_RCM_WARM_RESET_CONFIG_UV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED			WARM_RESET_CONFIG_UV_VMON_CMP8_UV_RST_EN		WARM_RESET_CONFIG_UV_VMON_CMP7_UV_RST_EN		
NONE			R/W		R/W		
0h			0h		0h		
15	14	13	12	11	10	9	8
WARM_RESET_CONFIG_UV_VMON_CMP7_UV_RST_EN	WARM_RESET_CONFIG_UV_VMON_CMP5_UV_RST_EN		WARM_RESET_CONFIG_UV_VMON_CMP3_UV_RST_EN		WARM_RESET_CONFIG_UV_VMON_CMP2_UV_RST_EN		
R/W	R/W		R/W		R/W		
0h	0h		0h		0h		
7	6	5	4	3	2	1	0
WARM_RESET_CONFIG_UV_VMON_CMP2_UV_RST_EN	WARM_RESET_CONFIG_UV_VMON_CMP1_UV_RST_EN		WARM_RESET_CONFIG_UV_VMON_CMP0_UV_RST_EN				
R/W	R/W		R/W				
0h	0h		0h				

Table 2-550. TOP_RCM_WARM_RESET_CONFIG_UV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:21	RESERVED	NONE	0h	Reserved
20:18	WARM_RESET_CONFIG_UV_VMON_CMP8_UV_RST_EN	R/W	0h	Enable/Disable VMON Undervoltage CMP8 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_uv rst_en Write 3'b111 to enable vmon_uv rst_en **Note: This bit will only be reset by PORz.
17:15	WARM_RESET_CONFIG_UV_VMON_CMP7_UV_RST_EN	R/W	0h	Enable/Disable VMON Undervoltage CMP7 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_uv rst_en Write 3'b111 to enable vmon_uv rst_en **Note: This bit will only be reset by PORz.
14:12	WARM_RESET_CONFIG_UV_VMON_CMP5_UV_RST_EN	R/W	0h	Enable/Disable VMON Undervoltage CMP5 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_uv rst_en Write 3'b111 to enable vmon_uv rst_en **Note: This bit will only be reset by PORz.
11:9	WARM_RESET_CONFIG_UV_VMON_CMP3_UV_RST_EN	R/W	0h	Enable/Disable VMON Undervoltage CMP3 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_uv rst_en Write 3'b111 to enable vmon_uv rst_en **Note: This bit will only be reset by PORz.

Table 2-550. TOP_RCM_WARM_RESET_CONFIG_UV Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8:6	WARM_RESET_CONFIG_UV_VMON_CMP2_UV_RST_EN	R/W	0h	Enable/Disable VMON Undervoltage CMP2 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_uv rst_en Write 3'b111 to enable vmon_uv rst_en **Note: This bit will only be reset by PORz.
5:3	WARM_RESET_CONFIG_UV_VMON_CMP1_UV_RST_EN	R/W	0h	Enable/Disable VMON Undervoltage CMP1 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_uv rst_en Write 3'b111 to enable vmon_uv rst_en **Note: This bit will only be reset by PORz.
2:0	WARM_RESET_CONFIG_UV_VMON_CMP0_UV_RST_EN	R/W	0h	Enable/Disable VMON Undervoltage CMP0 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable vmon_uv rst_en Write 3'b111 to enable vmon_uv rst_en **Note: This bit will only be reset by PORz.

2.4.2.9 TOP_RCM_WARM_RESET_CONFIG_MISC Register

2.4.2.9.1 TOP_RCM_WARM_RESET_CONFIG_MISC Register (Offset = 24h) [reset = 0h]

ESM and Clk Loss on SYS_CLK triggering Warm Reset Config.

Return to [Summary Table](#)

Table 2-551. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0024h

Figure 2-274. TOP_RCM_WARM_RESET_CONFIG_MISC Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WARM_RESET_CONFIG_MISC_ESM_ERR_PIN_INTR_RST_EN		WARM_RESET_CONFIG_MISC_ESM_HIGH_PRI_WD_INTR_RST_EN	
NONE				R/W		R/W	
0h				0h		0h	
7	6	5	4	3	2	1	0
WARM_RESET_CONFIG_MISC_ESM_HIGH_PRI_WD_INTR_RST_EN		WARM_RESET_CONFIG_MISC_CLK_LOSS_SYS_CLK_RST_EN			WARM_RESET_CONFIG_MISC_ESM_CRI_INTR_RST_EN		
R/W		R/W			R/W		
0h		0h			0h		

Table 2-552. TOP_RCM_WARM_RESET_CONFIG_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:9	WARM_RESET_CONFIG_MISC_ESM_ERR_PIN_INTR_RST_EN	R/W	0h	Enable/Disable ESM triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable esm rst_en Write 3'b111 to enable esm rst_en
8:6	WARM_RESET_CONFIG_MISC_ESM_HIGH_PRI_WD_INTR_RST_EN	R/W	0h	Enable/Disable ESM triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable esm rst_en Write 3'b111 to enable esm rst_en
5:3	WARM_RESET_CONFIG_MISC_CLK_LOSS_SYS_CLK_RST_EN	R/W	0h	Enable/Disable Clock loss on SYS_CLK triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable clk_loss on sys_clk rst_en Write 3'b111 to enable clk_loss on sys_clk rst_en
2:0	WARM_RESET_CONFIG_MISC_ESM_CRI_INTR_RST_EN	R/W	0h	Enable/Disable ESM triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable esm rst_en Write 3'b111 to enable esm rst_en

2.4.2.10 TOP_RCM_WARM_RESET_CONFIG Register

2.4.2.10.1 TOP_RCM_WARM_RESET_CONFIG Register (Offset = 28h) [reset = 770077h]

Warm Reset Config options.

Return to [Summary Table](#)

Table 2-553. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0028h

Figure 2-275. TOP_RCM_WARM_RESET_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	WARM_RESET_CONFIG_WDOG1_RST_EN			RESERVED	WARM_RESET_CONFIG_WDOG0_RST_EN		
NONE	R/W			NONE	R/W		
0h	7h			0h	7h		
15	14	13	12	11	10	9	8
RESERVED	WARM_RESET_CONFIG_TSENSE1_RST_EN			RESERVED	WARM_RESET_CONFIG_TSENSE0_RST_EN		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
7	6	5	4	3	2	1	0
RESERVED	WARM_RESET_CONFIG_RST_EN			RESERVED	WARM_RESET_CONFIG_PAD_BYPASS		
NONE	R/W			NONE	R/W		
0h	7h			0h	7h		

Table 2-554. TOP_RCM_WARM_RESET_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:20	WARM_RESET_CONFIG_WDOG1_RST_EN	R/W	7h	Enable/Disable WATCHDOG1 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable corresponding Watchdog Write 3'b111 enable corresponding Watchdog
19	RESERVED	NONE	0h	Reserved
18:16	WARM_RESET_CONFIG_WDOG0_RST_EN	R/W	7h	Enable/Disable WATCHDOG0 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable corresponding Watchdog Write 3'b111 enable corresponding Watchdog
15	RESERVED	NONE	0h	Reserved
14:12	WARM_RESET_CONFIG_TSENSE1_RST_EN	R/W	0h	Enable/Disable TEMPSENSE1 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable temperature sensor 1 Write 3'b111 to enable temperature sensor 1 **Note: This bit will only be reset by PORz.
11	RESERVED	NONE	0h	Reserved
10:8	WARM_RESET_CONFIG_TSENSE0_RST_EN	R/W	0h	Enable/Disable TEMPSENSE0 triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable temperature sensor 0 Write 3'b111 to enable temperature sensor 0 **Note: This bit will only be reset by PORz.
7	RESERVED	NONE	0h	Reserved

Table 2-554. TOP_RCM_WARM_RESET_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:4	WARM_RESET_CONFIG_RST_EN	R/W	7h	Enable/Disable DEBUGSS triggering Warm Reset Data should be loaded as multibit. Write 3'b000 to disable debugger control on Warm Reset Write 3'b111 enable debugger control on Warm Reset
3	RESERVED	NONE	0h	Reserved
2:0	WARM_RESET_CONFIG_PAD_BYPASS	R/W	7h	Bypass the Warm reset from Pad Input Data should be loaded as multibit. Write 3'b000 : Pad Warm Reset pin has control over warm reset Write 3'b111 : Pad warm reset pin has no control on warm reset **Note: This bit will only be reset by PORz.

2.4.2.11 TOP_RCM_SW_POR Register

2.4.2.11.1 TOP_RCM_SW_POR Register (Offset = 2Ch) [reset = 0h]

To trigger POR through software .

Return to [Summary Table](#)

Table 2-555. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 002Ch

Figure 2-276. TOP_RCM_SW_POR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					SW_POR_ASSERT		
NONE					R/W		
0h					0h		

Table 2-556. TOP_RCM_SW_POR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SW_POR_ASSERT	R/W	0h	Software POR trigger Data should be loaded as multibit Write 3'b000: Reset is not asserted by SW Write 3'b111: Reset is asserted by SW

2.4.2.12 TOP_RCM_LIMP_MODE_EN Register

2.4.2.12.1 TOP_RCM_LIMP_MODE_EN Register (Offset = 90h) [reset = 0h]

LIMP_MODE_EN.

Return to [Summary Table](#)

Table 2-557. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0090h

Figure 2-277. TOP_RCM_LIMP_MODE_EN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					LIMP_MODE_EN_COREPLL_LOSS_EN		
NONE					R/W		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED	LIMP_MODE_EN_XTALCLK_LOSS_EN			RESERVED	LIMP_MODE_EN_DCC0_ERROR_EN		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-558. TOP_RCM_LIMP_MODE_EN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:8	LIMP_MODE_EN_COREPLL_LOSS_EN	R/W	0h	Enable for core pll phase lock loss to generate Limp mode 3'b000: will not generate Limp mode [multibit 000] 3'b111 : will generate Limp mode [multibit 111]
7	RESERVED	NONE	0h	Reserved
6:4	LIMP_MODE_EN_XTALCLK_LOSS_EN	R/W	0h	Enable for crystal_clock_loss to generate Limp mode 3'b000: will not generate Limp mode [multibit 000] 3'b111 : will generate Limp mode [multibit 111]
3	RESERVED	NONE	0h	Reserved
2:0	LIMP_MODE_EN_DCC0_ERROR_EN	R/W	0h	Enable DCC0 Error to generate Limp mode 3'b000: DCC0 Error will not generate Limp mode [multibit 000] 3'b111 : DCC0 Error will generate Limp mode [multibit 111]

2.4.2.13 TOP_RCM_CLK_LOSS_STATUS Register

2.4.2.13.1 TOP_RCM_CLK_LOSS_STATUS Register (Offset = 94h) [reset = 100h]

Coarse detection clock loss status for RC and Crystal.

Return to [Summary Table](#)

Table 2-559. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0094h

Figure 2-278. TOP_RCM_CLK_LOSS_STATUS Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
								CLK_LOSS_ST ATUS_RC_GO OD_BOOT	
NONE									
								R	
0h									
1h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED			CLK_LOSS_ST ATUS_RC_CLO CK_LOSS	RESERVED			CLK_LOSS_ST ATUS_CRYSTA L_CLOCK_LOSS		
NONE			R	NONE			R		
0h			0h	0h			0h		

Table 2-560. TOP_RCM_CLK_LOSS_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	CLK_LOSS_STATUS_RC_GOOD_BOOT	R	1h	Clock status of RC clock at boot. Reset value will reflect the actual status 1 --> clock present at boot 0 --> clock not present at boot
7:5	RESERVED	NONE	0h	Reserved
4	CLK_LOSS_STATUS_RC_CLOCK_LOSS	R	0h	Coarse detection clock loss status for RC clock. Reset value will reflect the actual status 1 --> clock lost 0 --> clock good
3:1	RESERVED	NONE	0h	Reserved
0	CLK_LOSS_STATUS_CRYSTAL_CLOCK_LOSS	R	0h	Coarse detection clock loss status for Crystal clock. Reset value will reflect the actual status 1 --> clock lost 0 --> clock good

2.4.2.14 TOP_RCM_RCOSC32K_CTRL Register

2.4.2.14.1 TOP_RCM_RCOSC32K_CTRL Register (Offset = 100h) [reset = 0h]

RCOSC32K_CTRL.

Return to [Summary Table](#)

Table 2-561. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0100h

Figure 2-279. TOP_RCM_RCOSC32K_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RCOSC32K_CTRL_STOPOSC			
NONE				R/W			
0h				0h			

Table 2-562. TOP_RCM_RCOSC32K_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RCOSC32K_CTRL_STOP OSC	R/W	0h	Stop 32KHz RCOSC. Write 3'b111 to stop clock

2.4.2.15 TOP_RCM_PLL_REF_CLK_SRC_SEL Register

2.4.2.15.1 TOP_RCM_PLL_REF_CLK_SRC_SEL Register (Offset = 104h) [reset = 0h]

CORE PLL and PERI PLL reference clock select.

Return to [Summary Table](#)

Table 2-563. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0104h

Figure 2-280. TOP_RCM_PLL_REF_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					PLL_REF_CLK_SRC_SEL_PLL_ETH_REF_CLK_SRC_SEL		
NONE					R/W		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED	PLL_REF_CLK_SRC_SEL_PLL_PERI_REF_CLK_SRC_SEL			RESERVED	PLL_REF_CLK_SRC_SEL_PLL_CORE_REF_CLK_SRC_SEL		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-564. TOP_RCM_PLL_REF_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:8	PLL_REF_CLK_SRC_SEL_PLL_ETH_REF_CLK_SRC_SEL	R/W	0h	Mux selct for PERI PLL1 REF clock Write 3'b111 : to select external reference clock as PLL reference clock Write 3'b000 : to select on-die clock as PLL reference clock
7	RESERVED	NONE	0h	Reserved
6:4	PLL_REF_CLK_SRC_SEL_PLL_PERI_REF_CLK_SRC_SEL	R/W	0h	Mux selct for PERI PLL REF clock Write 3'b111 : to select external reference clock as PLL reference clock Write 3'b000 : to select on-die clock as PLL reference clock
3	RESERVED	NONE	0h	Reserved
2:0	PLL_REF_CLK_SRC_SEL_PLL_CORE_REF_CLK_SRC_SEL	R/W	0h	Mux selct for CORE PLL REF clock Write 3'b111 : to select external reference clock as PLL reference clock Write 3'b000 : to select on-die clock as PLL reference clock

2.4.2.16 TOP_RCM_SOP_MODE_VALUE Register

2.4.2.16.1 TOP_RCM_SOP_MODE_VALUE Register (Offset = 10Ch) [reset = 0h]

SOP_MODE_VALUE.

Return to [Summary Table](#)

Table 2-565. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 010Ch

Figure 2-281. TOP_RCM_SOP_MODE_VALUE Name Register

31	30	29	28	27	26	25	24
SOP_MODE_VALUE_VAL							
R							
0h							
23	22	21	20	19	18	17	16
SOP_MODE_VALUE_VAL							
R							
0h							
15	14	13	12	11	10	9	8
SOP_MODE_VALUE_VAL							
R							
0h							
7	6	5	4	3	2	1	0
SOP_MODE_VALUE_VAL							
R							
0h							

Table 2-566. TOP_RCM_SOP_MODE_VALUE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SOP_MODE_VALUE_VAL	R	0h	Bootmode (SOP_MODE) values and their corresponding mapping SOP3 SOP2 SOP1 SOP0 Bootmode 0 0 0 0 OSPI Functional Mode[4S] 0 0 0 1 UART Functional Mode 0 0 1 0 OSPI Functional Mode[1S] 0 0 1 1 OSPI Functional Mode[8S] 0 1 1 0 OSPI Serial NAND Functional Mode[1S] 0 1 1 1 OSPI Serial NAND Functional Mode[4S] 1 0 1 1 DevBoot mode 1 1 0 0 xSPI 8D (SFDP)mode 1 1 0 1 OSPI Serial NAND (8S) mode 1 1 1 0 USB DFU mode Any undefined values are reserved for future use. Note: Reset value of MMR is 0, but true SOP pin values will latch immediately after PORz reset is released. CPU reads to the MMR will only reflect the SOP mode values latched at reset.

2.4.2.17 TOP_RCM_VMON_CLK_GATE Register

2.4.2.17.1 TOP_RCM_VMON_CLK_GATE Register (Offset = 114h) [reset = 0h]

VMON_CLK_GATE.

Return to [Summary Table](#)

Table 2-567. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0114h

Figure 2-282. TOP_RCM_VMON_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				VMON_CLK_GATE_ENABLE			
NONE				R/W			
0h				0h			

Table 2-568. TOP_RCM_VMON_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	VMON_CLK_GATE_ENABLE	R/W	0h	Clock gating config for VMON clock Data should be loaded as multibit. Write 3'b000 : Clock is ungated [multibit 000] Write 3'b111 : Clock is gated [multibit 111]

2.4.2.18 TOP_RCM_PLL_CORE_PWRCTRL Register

2.4.2.18.1 TOP_RCM_PLL_CORE_PWRCTRL Register (Offset = 400h) [reset = 30h]

PLL_CORE_PWRCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-569. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0400h

Figure 2-283. TOP_RCM_PLL_CORE_PWRCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	PLL_CORE_PWRCTRL_PONIN	PLL_CORE_PWRCTRL_PGOODIN	PLL_CORE_PWRCTRL_RET	PLL_CORE_PWRCTRL_ISO_RET	PLL_CORE_PWRCTRL_ISOSCAN	PLL_CORE_PWRCTRL_OFFMODE	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	1h	1h	0h	0h	0h	0h	0h

Table 2-570. TOP_RCM_PLL_CORE_PWRCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5	PLL_CORE_PWRCTRL_PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1'b1
4	PLL_CORE_PWRCTRL_PGOODIN	R/W	1h	ON/OFF control of the strong power switch digital. For functional mode it should be 1'b1
3	PLL_CORE_PWRCTRL_RET	R/W	0h	Save/Restore control for Retention mode. For functional mode it should be 1'b0
2	PLL_CORE_PWRCTRL_ISO_RET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 1'b0
1	PLL_CORE_PWRCTRL_ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins. For functional mode it should be 1'b0
0	PLL_CORE_PWRCTRL_OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 1'b0

2.4.2.19 TOP_RCM_PLL_CORE_CLKCTRL Register

2.4.2.19.1 TOP_RCM_PLL_CORE_CLKCTRL Register (Offset = 404h) [reset = 895000h]

PLL_CORE_CLKCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-571. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0404h

Figure 2-284. TOP_RCM_PLL_CORE_CLKCTRL Name Register

31	30	29	28	27	26	25	24
PLL_CORE_CLKCTRL_CYCLESLIPEN	PLL_CORE_CLKCTRL_ENSSC	PLL_CORE_CLKCTRL_CLKDCOLDOEN	RESERVED				
R/W	R/W	R/W	NONE				
0h	0h	0h	0h				
23	22	21	20	19	18	17	16
PLL_CORE_CLKCTRL_IDLE	PLL_CORE_CLKCTRL_BYPASSACKZ	PLL_CORE_CLKCTRL_STBYRESET	PLL_CORE_CLKCTRL_CLKOUTEN	PLL_CORE_CLKCTRL_CLKOUTDOEN	PLL_CORE_CLKCTRL_ULOWCLKEN	PLL_CORE_CLKCTRL_CLKDCOLDOPWDNZ	PLL_CORE_CLKCTRL_M2PWDNZ
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	1h	0h	0h	1h
15	14	13	12	11	10	9	8
RESERVED	PLL_CORE_CLKCTRL_STOPMODE	RESERVED	PLL_CORE_CLKCTRL_SELFREQDCO			RESERVED	PLL_CORE_CLKCTRL_RELAXED_LOCK
NONE	R/W	NONE	R/W			NONE	R/W
0h	1h	0h	4h			0h	0h
7	6	5	4	3	2	1	0
RESERVED						PLL_CORE_CLKCTRL_SSCTYPE	PLL_CORE_CLKCTRL_TINTZ
NONE						R/W	R/W
0h						0h	0h

Table 2-572. TOP_RCM_PLL_CORE_CLKCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_CORE_CLKCTRL_CYCLESLIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK. Cycleslip could be caused if loop is not able to track input clock. Default = 1'b0 recommended
30	PLL_CORE_CLKCTRL_ENSSC	R/W	0h	Controls Clock SpReading. SSC is not supported. Should be set to 0x0 to disable clock spReading.
29	PLL_CORE_CLKCTRL_CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO 0x0 : synchronously disables CLKDCOLDO 0x1 : synchronously enables CLKDCOLDO
28:24	RESERVED	NONE	0h	Reserved
23	PLL_CORE_CLKCTRL_IDLE	R/W	1h	Sets PLL to Idle mode 0x0 : When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked 0x1 : When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power

Table 2-572. TOP_RCM_PLL_CORE_CLKCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22	PLL_CORE_CLKCTRL_BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	PLL_CORE_CLKCTRL_STBYRET	R/W	0h	Standby retention control 0x0 : prepares ADPLLLJ for relock when out of retention by removing the gating on all internal clocks. 0x1 : prepares ADPLLLJ for retention by gating all the internal clocks.
20	PLL_CORE_CLKCTRL_CLKOUTEN	R/W	0h	CLKOUT enable or disable 0x0 : synchronously disables CLKOUT 0x1 : synchronously enables CLKOUT
19	PLL_CORE_CLKCTRL_CLKOUTLDOEN	R/W	1h	Synchronously enables/disables CLKOUTLDO 0x0 : synchronously disables CLKOUTLDO 0x1 : synchronously enables CLKOUTLDO
18	PLL_CORE_CLKCTRL_LOWCLKEN	R/W	0h	Select CLKOUT source in bypass 0x0: When ADPLLLJ in bypass mode, CLKOUT = CLKINP/[N2+1] 0x1: When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	PLL_CORE_CLKCTRL_CLKDCOLDOPWDNZ	R/W	0h	0 Asynchronous power down for CLKDCOLDO o/p.
16	PLL_CORE_CLKCTRL_M2PWDNZ	R/W	1h	M2 divider power down mode 0x0: Asynchronous power down for M2 divider 0x1 : M2 divider is functional
15	RESERVED	NONE	0h	Reserved
14	PLL_CORE_CLKCTRL_STOPMODE	R/W	1h	When in Lossclk/Stbyret 0x0 : Limp mode 0x1 : Stopmode
13	RESERVED	NONE	0h	Reserved
12:10	PLL_CORE_CLKCTRL_DCOCLKSEL	R/W	4h	DCO Clock [DCOCLK = CLKINP * [M/[N+1]]] frequency range selector. 0x0: Reserved 0x2: HS2 : DCOCLK range is from 500 MHz to 1000MHz 0x3: Reserved 0x4: HS1: DCOCLK range is from 1000MHz to 2000MHz 0x5: Reserved
9	RESERVED	NONE	0h	Reserved
8	PLL_CORE_CLKCTRL_RELAXED_LOCK	R/W	0h	Decides when FREQLOCK asserted 0x0: FREQLOCK asserted when DC frequency error less than 1% 0x1: FREQLOCK asserted when DC frequency error less than 2%
7:2	RESERVED	NONE	0h	Reserved
1	PLL_CORE_CLKCTRL_SSC_TYPE	R/W	0h	SSC Type - This should be configured as 1'b0. The module supports spread spectrum clocking [SSC] on its output clocks.
0	PLL_CORE_CLKCTRL_TININTZ	R/W	0h	PLL core soft reset. TININTZ activation [Low] gives softreset to ADPLLLJ. TININTZ does not reset the entire digital control logic; it forces the FSM into RESET State so that ADPLLLJ could restart.

2.4.2.20 TOP_RCM_PLL_CORE_TENABLE Register

2.4.2.20.1 TOP_RCM_PLL_CORE_TENABLE Register (Offset = 408h) [reset = 0h]

PLL_CORE_TENABLE refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-573. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0408h

Figure 2-285. TOP_RCM_PLL_CORE_TENABLE Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED								PLL_CORE_TENABLE_TENABLE	
NONE								R/W	
0h								0h	

Table 2-574. TOP_RCM_PLL_CORE_TENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PLL_CORE_TENABLE_TENABLE	R/W	0h	Signal TENABLE loads REGM, REGN, REGSD and SELFREQDCO data. M, N, SD and SELFREQDCO latch [active rise edge]

2.4.2.21 TOP_RCM_PLL_CORE_TENABLEDIV Register

2.4.2.21.1 TOP_RCM_PLL_CORE_TENABLEDIV Register (Offset = 40Ch) [reset = 0h]

PLL_CORE_TENABLEDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-575. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 040Ch

Figure 2-286. TOP_RCM_PLL_CORE_TENABLEDIV Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED								PLL_CORE_TENABLEDIV_TENABLEDIV	
NONE								R/W	
0h								0h	

Table 2-576. TOP_RCM_PLL_CORE_TENABLEDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PLL_CORE_TENABLEDIV_TENABLEDIV	R/W	0h	TENABLEDIV rising edge loads the values of M2REG and N2REG into ADPLLLJ register. TENABLEDIV could be activated anytime when the DPLL digital is in power-up condition. M2 and N2 latch [active rise edge]

2.4.2.22 TOP_RCM_PLL_CORE_M2NDIV Register

2.4.2.22.1 TOP_RCM_PLL_CORE_M2NDIV Register (Offset = 410h) [reset = 13h]

PLL_CORE_M2NDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-577. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0410h

Figure 2-287. TOP_RCM_PLL_CORE_M2NDIV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PLL_CORE_M2NDIV_M2						
NONE	R/W						
0h	0h						
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PLL_CORE_M2NDIV_N							
R/W							
13h							

Table 2-578. TOP_RCM_PLL_CORE_M2NDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:16	PLL_CORE_M2NDIV_M2	R/W	0h	Post-divider is REGM2
15:8	RESERVED	NONE	0h	Reserved
7:0	PLL_CORE_M2NDIV_N	R/W	13h	Pre-divider is REGN+1

2.4.2.23 TOP_RCM_PLL_CORE_MN2DIV Register

2.4.2.23.1 TOP_RCM_PLL_CORE_MN2DIV Register (Offset = 414h) [reset = 640h]

PLL_CORE_MN2DIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-579. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0414h

Figure 2-288. TOP_RCM_PLL_CORE_MN2DIV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				PLL_CORE_MN2DIV_N2			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				PLL_CORE_MN2DIV_M			
NONE				R/W			
0h				640h			
7	6	5	4	3	2	1	0
PLL_CORE_MN2DIV_M							
R/W							
640h							

Table 2-580. TOP_RCM_PLL_CORE_MN2DIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:16	PLL_CORE_MN2DIV_N2	R/W	0h	Bypass divider is REGN2+1
15:12	RESERVED	NONE	0h	Reserved
11:0	PLL_CORE_MN2DIV_M	R/W	640h	Feedback Multiplier is REGM

2.4.2.24 TOP_RCM_PLL_CORE_FRACDIV Register

2.4.2.24.1 TOP_RCM_PLL_CORE_FRACDIV Register (Offset = 418h) [reset = 8000000h]

PLL_CORE_FRACDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-581. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0418h

Figure 2-289. TOP_RCM_PLL_CORE_FRACDIV Name Register

31	30	29	28	27	26	25	24
PLL_CORE_FRACDIV_REGSD							
R/W							
8h							
23	22	21	20	19	18	17	16
RESERVED						PLL_CORE_FRACDIV_FRACTIONALM	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PLL_CORE_FRACDIV_FRACTIONALM							
R/W							
0h							
7	6	5	4	3	2	1	0
PLL_CORE_FRACDIV_FRACTIONALM							
R/W							
0h							

Table 2-582. TOP_RCM_PLL_CORE_FRACDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PLL_CORE_FRACDIV_REGSD	R/W	8h	Sigma-Delta Divider Should be set by s/w to provide optimum jitter performance. $DPLL_SD_DIV = \text{CEILING} \left[\frac{DPLL_MULT}{DPLL_DIV+1} \right] * \text{CLKINP} / 250$, where CLKINP is the input clock of the DPLL in MHz
23:18	RESERVED	NONE	0h	Reserved
17:0	PLL_CORE_FRACDIV_FRACTIONALM	R/W	0h	Fractional part of the M divider. The 18bit FractionalM value is loaded into DPLL on the rising edge of TENABLE signal. To enable Integer only division FractionalM should be set to 18'b0.

2.4.2.25 TOP_RCM_PLL_CORE_BWCTRL Register

2.4.2.25.1 TOP_RCM_PLL_CORE_BWCTRL Register (Offset = 41Ch) [reset = 0h]

PLL_CORE_BWCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-583. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 041Ch

Figure 2-290. TOP_RCM_PLL_CORE_BWCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_CORE_BWCTRL_BWCONTROL	PLL_CORE_BWCTRL_BW_INCREMENT_DECRZ	
NONE					R/W	R/W	
0h					0h	0h	

Table 2-584. TOP_RCM_PLL_CORE_BWCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:1	PLL_CORE_BWCTRL_BWCONTROL	R/W	0h	Change Loop Bandwidth
0	PLL_CORE_BWCTRL_BW_INCREMENT_DECRZ	R/W	0h	Direction of Loop Bandwidth 0x0 : decrease BW 0x1 : increase BW

2.4.2.26 TOP_RCM_PLL_CORE_FRACCTRL Register

2.4.2.26.1 TOP_RCM_PLL_CORE_FRACCTRL Register (Offset = 420h) [reset = 0h]

PLL_CORE_FRACCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-585. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0420h

Figure 2-291. TOP_RCM_PLL_CORE_FRACCTRL Name Register

31	30	29	28	27	26	25	24
PLL_CORE_FRACCTRL_DOWNSPREAD	PLL_CORE_FRACCTRL_MODFREQDIVIDEREXPONENT		PLL_CORE_FRACCTRL_MODFREQDIVIDERMANTISSA				
R/W	R/W		R/W				
0h	0h		0h				
23	22	21	20	19	18	17	16
PLL_CORE_FRACCTRL_MODFREQDIVIDERMANTISSA		PLL_CORE_FRACCTRL_DELTAMSTEPINTEGER			PLL_CORE_FRACCTRL_DELTAMSTEPFRACTION		
R/W		R/W			R/W		
0h		0h			0h		
15	14	13	12	11	10	9	8
PLL_CORE_FRACCTRL_DELTAMSTEPFRACTION							
R/W							
0h							
7	6	5	4	3	2	1	0
PLL_CORE_FRACCTRL_DELTAMSTEPFRACTION							
R/W							
0h							

Table 2-586. TOP_RCM_PLL_CORE_FRACCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_CORE_FRACCTRL_DOWNSPREAD	R/W	0h	Controls frequency spread 0x0 : enables both side frequency spread about the programmed frequency. 0x1 : enables low frequency spread only
30:28	PLL_CORE_FRACCTRL_MODFREQDIVIDEREXPONENT	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27:21	PLL_CORE_FRACCTRL_MODFREQDIVIDERMANTISSA	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20:18	PLL_CORE_FRACCTRL_DELTAMSTEPINTEGER	R/W	0h	Integer part of Frequency Spread control
17:0	PLL_CORE_FRACCTRL_DELTAMSTEPFRACTION	R/W	0h	The fraction part of Frequency Spread control

2.4.2.27 TOP_RCM_PLL_CORE_STATUS Register

2.4.2.27.1 TOP_RCM_PLL_CORE_STATUS Register (Offset = 424h) [reset = E0001141h]

PLL_CORE_STATUS refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-587. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0424h

Figure 2-292. TOP_RCM_PLL_CORE_STATUS Name Register

31	30	29	28	27	26	25	24
PLL_CORE_STATUS_PONOUT	PLL_CORE_STATUS_PGOODOUT	PLL_CORE_STATUS_LDOPWDN	PLL_CORE_STATUS_RECAL_BSTATUS3	PLL_CORE_STATUS_RECAL_OPPIN	RESERVED		
R	R	R	R	R	NONE		
1h	1h	1h	0h	0h	0h		
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_CORE_STATUS_CLKOUTLDOENACK	PLL_CORE_STATUS_CLKDCOLDOACK	PLL_CORE_STATUS_PHASELOCK	PLL_CORE_STATUS_FREQLOCK	PLL_CORE_STATUS_BYPASSACK
NONE			R	R	R	R	R
0h			1h	0h	0h	0h	1h
7	6	5	4	3	2	1	0
PLL_CORE_STATUS_STBYRETTACK	PLL_CORE_STATUS_LOSSREFF	PLL_CORE_STATUS_CLKOUTENACK	PLL_CORE_STATUS_LOCK2	PLL_CORE_STATUS_M2CHANGACK	PLL_CORE_STATUS_SSCACK	PLL_CORE_STATUS_HIGHJITTER	PLL_CORE_STATUS_BYPASS
R	R	R	R	R	R	R	R
0h	1h	0h	0h	0h	0h	0h	1h

Table 2-588. TOP_RCM_PLL_CORE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_CORE_STATUS_PONOUT	R	1h	Status of the weak power-switch 0x0 : indicates the/OFF status of the weak power-switch in digital to SOC. 0x1 : indicates the ON status of the weak power-switch in digital to SOC.
30	PLL_CORE_STATUS_PGOODOUT	R	1h	Status of the strong power-switch 0x0 : indicates the/OFF status of the strong power-switch in digital to SOC. 0x1 : indicates the ON status of the strong power-switch in digital to SOC.
29	PLL_CORE_STATUS_LDOPWDN	R	1h	1'b1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition
28	PLL_CORE_STATUS_RECAL_BSTATUS3	R	0h	Recalibration status flag. 1'b1 ADPLLLJ requires recalibration
27	PLL_CORE_STATUS_RECAL_OPPIN	R	0h	Recalibration status flag. 1'b1 ADPLLLJ requires recalibration
26:13	RESERVED	NONE	0h	Reserved

Table 2-588. TOP_RCM_PLL_CORE_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	PLL_CORE_STATUS_CLKOUTLDOENACK	R	1h	Indicates the enable/disable condition of CLKOUTLDOEN 0x0 = CLKOUTLDO gating completed 0x1 = CLKOUTLDO enabling completed
11	PLL_CORE_STATUS_CLKDCOLDOACK	R	0h	Indicates the enable/disable condition of CLKDCOLDOEN 0x0 = CLKDCOLDO gating completed 0x1 = CLKDCOLDO enabling completed
10	PLL_CORE_STATUS_PHASELOCK	R	0h	Status on PHASELOCK output pin
9	PLL_CORE_STATUS_FREQLOCK	R	0h	Status on FREQLOCK output pin
8	PLL_CORE_STATUS_BYPASSACK	R	1h	Status of BYPASSACK output pin
7	PLL_CORE_STATUS_STBYRETACK	R	0h	Standby and retention status 0x0: indicates to SOC that all internal clocks in ADPLLJ are active and it is starting the relock process. 0x1: indicates to SOC that all internal clocks in ADPLLJ are gated and it is ready for retention.
6	PLL_CORE_STATUS_LOSSREF	R	1h	Reference input loss is indicated by 1'b0.
5	PLL_CORE_STATUS_CLKOUTENACK	R	0h	Indicates the enable/disable condition of CLKOUTEN 0x0 = CLKOUT gating completed 0x1 = CLKOUT enabling completed
4	PLL_CORE_STATUS_LOOPLOCK2	R	0h	ADPLL internal loop lock status
3	PLL_CORE_STATUS_M2CHANGEACK	R	0h	Acknowledge for change to M2 divider. Toggles from 1-0 or 0-1 [depending on current value] once CLKOUT frequency change has completed.
2	PLL_CORE_STATUS_SSCLK	R	0h	Spread Spectrum status 0x0 : Spread-spectrum Clocking is disabled on output clocks 0x1 : Spread-spectrum Clocking is enabled on output clocks
1	PLL_CORE_STATUS_HIGHJITTER	R	0h	1'b1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	PLL_CORE_STATUS_BYPASS	R	1h	Bypass status signal. 1'b1 CLKOUT in bypass

2.4.2.28 TOP_RCM_PLL_CORE_HSDIVIDER Register

2.4.2.28.1 TOP_RCM_PLL_CORE_HSDIVIDER Register (Offset = 428h) [reset = 0h]

PLL_CORE_HSDIVIDER refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-589. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0428h

Figure 2-293. TOP_RCM_PLL_CORE_HSDIVIDER Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PLL_CORE_HS DIVIDER_LDO PWDNACK	PLL_CORE_HS DIVIDER_BYPA SSACKZ
NONE						R	R
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_CORE_HS DIVIDER_TEN ABLEDIV	PLL_CORE_HS DIVIDER_LDO PWDN	PLL_CORE_HS DIVIDER_BYPA SS
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 2-590. TOP_RCM_PLL_CORE_HSDIVIDER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	PLL_CORE_HSDIVIDER_LDOPWDNACK	R	0h	LDO Power Down Ack
16	PLL_CORE_HSDIVIDER_BYPASSACKZ	R	0h	HSDIVIDER Bypass Ack
15:3	RESERVED	NONE	0h	Reserved
2	PLL_CORE_HSDIVIDER_TENABLEDIV	R/W	0h	TENABLEDIV rising edge loads the values of M2REG and N2REG into ADPLLLJ register. TENABLEDIV could be activated anytime when the DPPLL digital is in power-up condition. M2 and N2 latch [active rise edge]
1	PLL_CORE_HSDIVIDER_LDOPWDN	R/W	0h	1'b1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition
0	PLL_CORE_HSDIVIDER_BYPASS	R/W	0h	HSDIVIDER Bypass. Set it to 1'b1 to bypass the HSDIVIDER.

2.4.2.29 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0 Register

2.4.2.29.1 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0 Register (Offset = 42Ch) [reset = 4h]

PLL_CORE_HSDIVIDER_CLKOUT0 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-591. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 042Ch

Figure 2-294. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_CORE_HS DIVIDER_CLK OUT0_PWDN	RESERVED		PLL_CORE_HS DIVIDER_CLK OUT0_STATUS	PLL_CORE_HS DIVIDER_CLK OUT0_GATE_C TRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_CORE_HS DIVIDER_CLK OUT0_DIVCHA CK	PLL_CORE_HSDIVIDER_CLKOUT0_DIV				
NONE		R	R/W				
0h		0h	4h				

Table 2-592. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_CORE_HSDIVIDER_CLKOUT0_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT0 divider and hence CLKOUT0 output 0h[R/W] = CLKOUT0 divider active 1h[R/W] = CLKOUT0 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_CORE_HSDIVIDER_CLKOUT0_STATUS	R	0h	HSDIVIDER CLKOUT0 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_CORE_HSDIVIDER_CLKOUT0_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT0 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_CORE_HSDIVIDER_CLKOUT0_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT0_DIV indicates that the change in divider value has taken effect

Table 2-592. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_CORE_HSDIVIDER_CLKOUT0_DIV	R/W	4h	DPLL post-divider factor, HSDIVIDER CLKOUT0, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.30 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1 Register

2.4.2.30.1 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1 Register (Offset = 430h) [reset = 3h]

PLL_CORE_HSDIVIDER_CLKOUT1 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-593. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0430h

Figure 2-295. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_CORE_HS DIVIDER_CLK OUT1_PWDN	RESERVED		PLL_CORE_HS DIVIDER_CLK OUT1_STATUS	PLL_CORE_HS DIVIDER_CLK OUT1_GATE_C TRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_CORE_HS DIVIDER_CLK OUT1_DIVCHA CK	PLL_CORE_HSDIVIDER_CLKOUT1_DIV				
NONE		R	R/W				
0h		0h	3h				

Table 2-594. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_CORE_HSDIVIDER_CLKOUT1_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT1 divider and hence CLKOUT1 output 0h[R/W] = CLKOUT1 divider active 1h[R/W] = CLKOUT1 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_CORE_HSDIVIDER_CLKOUT1_STATUS	R	0h	HSDIVIDER CLKOUT1 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_CORE_HSDIVIDER_CLKOUT1_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT1 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_CORE_HSDIVIDER_CLKOUT1_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIV indicates that the change in divider value has taken effect

Table 2-594. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_CORE_HSDIVIDER_CLKOUT1_DIV	R/W	3h	DPLL post-divider factor, HSDIVIDER CLKOUT1, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.31 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2 Register

2.4.2.31.1 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2 Register (Offset = 434h) [reset = 4h]

PLL_CORE_HSDIVIDER_CLKOUT2 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-595. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0434h

Figure 2-296. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_CORE_HS DIVIDER_CLK OUT2_PWDN	RESERVED		PLL_CORE_HS DIVIDER_CLK OUT2_STATUS	PLL_CORE_HS DIVIDER_CLK OUT2_GATE_C TRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_CORE_HS DIVIDER_CLK OUT2_DIVCHA CK	PLL_CORE_HSDIVIDER_CLKOUT2_DIV				
NONE		R	R/W				
0h		0h	4h				

Table 2-596. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_CORE_HSDIVIDER_CLKOUT2_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT2 divider and hence CLKOUT2 output 0h[R/W] = CLKOUT2 divider active 1h[R/W] = CLKOUT2 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_CORE_HSDIVIDER_CLKOUT2_STATUS	R	0h	HSDIVIDER CLKOUT2 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_CORE_HSDIVIDER_CLKOUT2_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT2 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_CORE_HSDIVIDER_CLKOUT2_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIV indicates that the change in divider value has taken effect

Table 2-596. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_CORE_HSDIVIDER_CLKOUT2_DIV	R/W	4h	DPLL post-divider factor, HSDIVIDER CLKOUT2, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.32 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT3 Register

2.4.2.32.1 TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT3 Register (Offset = 438h) [reset = 14h]

PLL_CORE_HSDIVIDER_CLKOUT3 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-597. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0438h

Figure 2-297. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_CORE_HS DIVIDER_CLK OUT3_PWDN	RESERVED		PLL_CORE_HS DIVIDER_CLK OUT3_STATUS	PLL_CORE_HS DIVIDER_CLK OUT3_GATE_C TRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_CORE_HS DIVIDER_CLK OUT3_DIVCHA CK	PLL_CORE_HSDIVIDER_CLKOUT3_DIV				
NONE		R	R/W				
0h		0h	14h				

Table 2-598. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_CORE_HSDIVIDER_CLKOUT3_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT3 divider and hence CLKOUT3 output 0h[R/W] = CLKOUT3 divider active 1h[R/W] = CLKOUT3 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_CORE_HSDIVIDER_CLKOUT3_STATUS	R	0h	HSDIVIDER CLKOUT3 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_CORE_HSDIVIDER_CLKOUT3_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT3 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_CORE_HSDIVIDER_CLKOUT3_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT3_DIV indicates that the change in divider value has taken effect

Table 2-598. TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_CORE_HSDIVIDER_CLKOUT3_DIV	R/W	14h	DPLL post-divider factor, M7, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.33 TOP_RCM_PLL_CORE_RSTCTRL Register

2.4.2.33.1 TOP_RCM_PLL_CORE_RSTCTRL Register (Offset = 43Ch) [reset = 0h]

PLL_CORE_RSTCTRL .

Return to [Summary Table](#)

Table 2-599. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 043Ch

Figure 2-298. TOP_RCM_PLL_CORE_RSTCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PLL_CORE_RSTCTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-600. TOP_RCM_PLL_CORE_RSTCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PLL_CORE_RSTCTRL_ASSERT	R/W	0h	SW Reset override for the PLL Write 3'b111 : Override is enabled and Reset is asserted

2.4.2.34 TOP_RCM_PLL_CORE_HSDIVIDER_RSTCTRL Register

2.4.2.34.1 TOP_RCM_PLL_CORE_HSDIVIDER_RSTCTRL Register (Offset = 440h) [reset = 0h]

PLL_CORE_HSDIVIDER_RSTCTRL .

Return to [Summary Table](#)

Table 2-601. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0440h

Figure 2-299. TOP_RCM_PLL_CORE_HSDIVIDER_RSTCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_CORE_HSDIVIDER_RSTCTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-602. TOP_RCM_PLL_CORE_HSDIVIDER_RSTCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PLL_CORE_HSDIVIDER_RSTCTRL_ASSERT	R/W	0h	SW Reset override for the HSDIVIDER Write 3'b111 : Override is enabled and Reset is asserted

2.4.2.35 TOP_RCM_R5SS_CLK_SRC_SEL Register

2.4.2.35.1 TOP_RCM_R5SS_CLK_SRC_SEL Register (Offset = 500h) [reset = 0h]

Clock Source select register for MSS CortexR5 clock.

Return to [Summary Table](#)

Table 2-603. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0500h

Figure 2-300. TOP_RCM_R5SS_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				R5SS_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
R5SS_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-604. TOP_RCM_R5SS_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	R5SS_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for MSS Cortex R5 and System bus Clock. Data should be loaded as multibit. For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - DPLL_CORE_HSDIV0_CLKOUT0 0x333 - DPLL_ETH_HSDIV0_CLKOUT0 0x444 - RCCLK10M 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.4.2.36 TOP_RCM_R5SS_CLK_STATUS Register

2.4.2.36.1 TOP_RCM_R5SS_CLK_STATUS Register (Offset = 504h) [reset = 1h]

Clock Status register for MSS Root clock for CortexR5 and SYS clock.

Return to [Summary Table](#)

Table 2-605. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0504h

Figure 2-301. TOP_RCM_R5SS_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
R5SS_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-606. TOP_RCM_R5SS_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	R5SS_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Root clock for CortexR5 and Sysclk

2.4.2.37 TOP_RCM_R5SS0_CLK_DIV_SEL Register

2.4.2.37.1 TOP_RCM_R5SS0_CLK_DIV_SEL Register (Offset = 510h) [reset = 0h]

Clock Divider register for Respective R5SS clock .

Return to [Summary Table](#)

Table 2-607. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0510h

Figure 2-302. TOP_RCM_R5SS0_CLK_DIV_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CLK_DIV_SEL_CLKSRCSEL		
NONE					R/W		
0h					0h		

Table 2-608. TOP_RCM_R5SS0_CLK_DIV_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CLK_DIV_SEL_C LKSRCSEL	R/W	0h	Writing 3'b000 Sets R5 clock = R5SS Root clock Writing 3'b111 Sets R5 Clock = SYSCLK

2.4.2.38 TOP_RCM_R5SS0_CLK_GATE Register

2.4.2.38.1 TOP_RCM_R5SS0_CLK_GATE Register (Offset = 518h) [reset = 0h]

Clock Gating register for Respective R5SS clock.

Return to [Summary Table](#)

Table 2-609. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0518h

Figure 2-303. TOP_RCM_R5SS0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-610. TOP_RCM_R5SS0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CLK_GATE_GATED	R/W	0h	Only for debug- Functionality not guaranteed Clock gating config for MSS Coretex R5. Data should be loaded as multibit. Write 3'b000 : Clock is ungated [multibit 000] Write 3'b111 : Clock is gated [multibit 111]

2.4.2.39 TOP_RCM_SYS_CLK_DIV_VAL Register

2.4.2.39.1 TOP_RCM_SYS_CLK_DIV_VAL Register (Offset = 520h) [reset = 0h]

Clock Divider register for System Clock.

Return to [Summary Table](#)

Table 2-611. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0520h

Figure 2-304. TOP_RCM_SYS_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				SYS_CLK_DIV_VAL_CLKDIV			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
SYS_CLK_DIV_VAL_CLKDIV							
R/W							
0h							

Table 2-612. TOP_RCM_SYS_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	SYS_CLK_DIV_VAL_CLKDIV	R/W	0h	Divider value for selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.4.2.40 TOP_RCM_SYS_CLK_GATE Register

2.4.2.40.1 TOP_RCM_SYS_CLK_GATE Register (Offset = 524h) [reset = 0h]

Clock Gating register for System Clock.

Return to [Summary Table](#)

Table 2-613. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0524h

Figure 2-305. TOP_RCM_SYS_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SYS_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-614. TOP_RCM_SYS_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SYS_CLK_GATE_GATED	R/W	0h	Only for debug- Functionality not guaranteed Clock gating config for System Clock Data should be loaded as multibit. Write 3'b000 : Clock is ungated [multibit 000] Write 3'b111 : Clock is gated [multibit 111]

2.4.2.41 TOP_RCM_SYS_CLK_STATUS Register

2.4.2.41.1 TOP_RCM_SYS_CLK_STATUS Register (Offset = 528h) [reset = 0h]

Clock Status register for System Clock.

Return to [Summary Table](#)

Table 2-615. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0528h

Figure 2-306. TOP_RCM_SYS_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
SYS_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-616. TOP_RCM_SYS_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	SYS_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Sys Clock
7:0	RESERVED	NONE	0h	Reserved

2.4.2.42 TOP_RCM_PLL_PER_PWRCTRL Register

2.4.2.42.1 TOP_RCM_PLL_PER_PWRCTRL Register (Offset = 800h) [reset = 30h]

PLL_PER_PWRCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-617. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0800h

Figure 2-307. TOP_RCM_PLL_PER_PWRCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	PLL_PER_PWRCTRL_PONIN	PLL_PER_PWRCTRL_PGOODIN	PLL_PER_PWRCTRL_RET	PLL_PER_PWRCTRL_ISORET	PLL_PER_PWRCTRL_ISOSCAN	PLL_PER_PWRCTRL_OFFMODE	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	1h	1h	0h	0h	0h	0h	0h

Table 2-618. TOP_RCM_PLL_PER_PWRCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5	PLL_PER_PWRCTRL_PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PLL_PER_PWRCTRL_PGOODIN	R/W	1h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	PLL_PER_PWRCTRL_RET	R/W	0h	Save/Restore control for Retention mode. For functional mode it should be 1'b0
2	PLL_PER_PWRCTRL_ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 1'b0
1	PLL_PER_PWRCTRL_ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins. For functional mode it should be 1'b0
0	PLL_PER_PWRCTRL_OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 1'b0

2.4.2.43 TOP_RCM_PLL_PER_CLKCTRL Register

2.4.2.43.1 TOP_RCM_PLL_PER_CLKCTRL Register (Offset = 804h) [reset = 895000h]

PLL_PER_CLKCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-619. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0804h

Figure 2-308. TOP_RCM_PLL_PER_CLKCTRL Name Register

31	30	29	28	27	26	25	24
PLL_PER_CLK_CTRL_CYCLES_LIPEN	PLL_PER_CLK_CTRL_ENSSC	PLL_PER_CLK_CTRL_CLKDC_OLDOEN	RESERVED				
R/W	R/W	R/W	NONE				
0h	0h	0h	0h				
23	22	21	20	19	18	17	16
PLL_PER_CLK_CTRL_IDLE	PLL_PER_CLK_CTRL_BYPASS_ACKZ	PLL_PER_CLK_CTRL_STBYRE_T	PLL_PER_CLK_CTRL_CLKOUT_EN	PLL_PER_CLK_CTRL_CLKOUT_LDOEN	PLL_PER_CLK_CTRL_ULOWC_LKEN	PLL_PER_CLK_CTRL_CLKDC_OLDOPWDNZ	PLL_PER_CLK_CTRL_M2PWD_NZ
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	1h	0h	0h	1h
15	14	13	12	11	10	9	8
RESERVED	PLL_PER_CLK_CTRL_STOPMODE	RESERVED	PLL_PER_CLKCTRL_SELFREQDCO			RESERVED	PLL_PER_CLK_CTRL_RELAXED_LOCK
NONE	R/W	NONE	R/W			NONE	R/W
0h	1h	0h	4h			0h	0h
7	6	5	4	3	2	1	0
RESERVED						PLL_PER_CLK_CTRL_SSCTYPE	PLL_PER_CLK_CTRL_TINTZ
NONE						R/W	R/W
0h						0h	0h

Table 2-620. TOP_RCM_PLL_PER_CLKCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_PER_CLKCTRL_CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK. Cycleslip could be caused if loop is not able to track input clock. Default = 1'b0 recommended
30	PLL_PER_CLKCTRL_ENSSC	R/W	0h	Controls Clock SpReading. SSC is not supported. Should be set to 0x0 to disable clock spReading.
29	PLL_PER_CLKCTRL_CLKDC_OLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO 0x0 : synchronously disables CLKDCOLDO 0x1 : synchronously enables CLKDCOLDO
28:24	RESERVED	NONE	0h	Reserved
23	PLL_PER_CLKCTRL_IDLE	R/W	1h	Sets PLL to Idle mode 0x0 : When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked 0x1 : When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low powe

Table 2-620. TOP_RCM_PLL_PER_CLKCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22	PLL_PER_CLKCTRL_BY PASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	PLL_PER_CLKCTRL_ST BYRET	R/W	0h	Standby retention control 0x0 : prepares ADPLLLJ for relock when out of retention by removing the gating on all internal clocks. 0x1 : prepares ADPLLLJ for retention by gating all the internal clocks.
20	PLL_PER_CLKCTRL_CL KOUTEN	R/W	0h	CLKOUT enable or disable 0x0 : synchronously disables CLKOUT 0x1 : synchronously enables CLKOUT
19	PLL_PER_CLKCTRL_CL KOUTLDOEN	R/W	1h	Synchronously enables/disables CLKOUTLDO 0x0 : synchronously disables CLKOUTLDO 0x1 : synchronously enables CLKOUTLDO
18	PLL_PER_CLKCTRL_UL OWCLKEN	R/W	0h	Select CLKOUT source in bypass 0x0: When ADPLLLJ in bypass mode, CLKOUT = CLKINP/[N2+1] 0x1: When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	PLL_PER_CLKCTRL_CL KDCOLDOPWDNZ	R/W	0h	0 Asynchronous power down for CLKDCOLDO o/p.
16	PLL_PER_CLKCTRL_M2 PWDNZ	R/W	1h	M2 divider power down mode 0x0: Asynchronous power down for M2 divider 0x1 : M2 divider is functional
15	RESERVED	NONE	0h	Reserved
14	PLL_PER_CLKCTRL_ST OPMODE	R/W	1h	When in Lossclk/Stbyret 0x0 : Limp mode 0x1 : Stopmode
13	RESERVED	NONE	0h	Reserved
12:10	PLL_PER_CLKCTRL_SE LFREQDCO	R/W	4h	DCO Clock [DCOCLK = CLKINP * [M/[N+1]]] frequency range selector. 0x0: Reserved 0x2: HS2 : DCOCLK range is from 500 MHz to 1000MHz 0x3: Reserved 0x4: HS1: DCOCLK range is from 1000MHz to 2000MHz 0x5: Reserved
9	RESERVED	NONE	0h	Reserved
8	PLL_PER_CLKCTRL_RE LAXED_LOCK	R/W	0h	Decides when FREQLOCK asserted 0x0: FREQLOCK asserted when DC frequency error less than 1% 0x1: FREQLOCK asserted when DC frequency error less than 2%
7:2	RESERVED	NONE	0h	Reserved
1	PLL_PER_CLKCTRL_SS CTYPE	R/W	0h	SSC Type - This should be configured as 1'b0. The module supports spread spectrum clocking [SSC] on its output clocks.
0	PLL_PER_CLKCTRL_TIN TZ	R/W	0h	PLL core soft reset. TINITZ activation [Low] gives softreset to ADPLLLJ. TINITZ does not reset the entire digital control logic; it forces the FSM into RESET State so that ADPLLLJ could restart.

2.4.2.44 TOP_RCM_PLL_PER_TENABLE Register

2.4.2.44.1 TOP_RCM_PLL_PER_TENABLE Register (Offset = 808h) [reset = 0h]

PLL_PER_TENABLE refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-621. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0808h

Figure 2-309. TOP_RCM_PLL_PER_TENABLE Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							PLL_PER_TEN ABLE_TENABL E	
NONE							R/W	
0h							0h	

Table 2-622. TOP_RCM_PLL_PER_TENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PLL_PER_TENABLE_TENABLE	R/W	0h	Signal TENABLE loads REGM, REGN, REGSD and SELFREQDCO data. M, N, SD and SELFREQDCO latch [active rise edge]

2.4.2.45 TOP_RCM_PLL_PER_TENABLEDIV Register

2.4.2.45.1 TOP_RCM_PLL_PER_TENABLEDIV Register (Offset = 80Ch) [reset = 0h]

PLL_PER_TENABLEDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-623. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 080Ch

Figure 2-310. TOP_RCM_PLL_PER_TENABLEDIV Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED								PLL_PER_TENABLEDIV_TENABLEDIV	
NONE								R/W	
0h								0h	

Table 2-624. TOP_RCM_PLL_PER_TENABLEDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PLL_PER_TENABLEDIV_TENABLEDIV	R/W	0h	TENABLEDIV rising edge loads the values of M2REG and N2REG into ADPLLLJ register. TENABLEDIV could be activated anytime when the DPLL digital is in power-up condition. M2 and N2 latch [active rise edge]

2.4.2.46 TOP_RCM_PLL_PER_M2NDIV Register

2.4.2.46.1 TOP_RCM_PLL_PER_M2NDIV Register (Offset = 810h) [reset = 13h]

PLL_PER_M2NDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-625. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0810h

Figure 2-311. TOP_RCM_PLL_PER_M2NDIV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PLL_PER_M2NDIV_M2						
NONE	R/W						
0h	0h						
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PLL_PER_M2NDIV_N							
R/W							
13h							

Table 2-626. TOP_RCM_PLL_PER_M2NDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:16	PLL_PER_M2NDIV_M2	R/W	0h	Post-divider is REGM2
15:8	RESERVED	NONE	0h	Reserved
7:0	PLL_PER_M2NDIV_N	R/W	13h	Pre-divider is REGN+1

2.4.2.47 TOP_RCM_PLL_PER_MN2DIV Register

2.4.2.47.1 TOP_RCM_PLL_PER_MN2DIV Register (Offset = 814h) [reset = 300h]

PLL_PER_MN2DIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-627. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0814h

Figure 2-312. TOP_RCM_PLL_PER_MN2DIV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				PLL_PER_MN2DIV_N2			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				PLL_PER_MN2DIV_M			
NONE				R/W			
0h				300h			
7	6	5	4	3	2	1	0
PLL_PER_MN2DIV_M							
R/W							
300h							

Table 2-628. TOP_RCM_PLL_PER_MN2DIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:16	PLL_PER_MN2DIV_N2	R/W	0h	Bypass divider is REGN2+1
15:12	RESERVED	NONE	0h	Reserved
11:0	PLL_PER_MN2DIV_M	R/W	300h	Feedback Multiplier is REGM

2.4.2.48 TOP_RCM_PLL_PER_FRACDIV Register

2.4.2.48.1 TOP_RCM_PLL_PER_FRACDIV Register (Offset = 818h) [reset = 800000h]

PLL_PER_FRACDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-629. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0818h

Figure 2-313. TOP_RCM_PLL_PER_FRACDIV Name Register

31	30	29	28	27	26	25	24
PLL_PER_FRACDIV_REGSD							
R/W							
8h							
23	22	21	20	19	18	17	16
RESERVED						PLL_PER_FRACDIV_FRACTIONALM	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PLL_PER_FRACDIV_FRACTIONALM							
R/W							
0h							
7	6	5	4	3	2	1	0
PLL_PER_FRACDIV_FRACTIONALM							
R/W							
0h							

Table 2-630. TOP_RCM_PLL_PER_FRACDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PLL_PER_FRACDIV_REGSD	R/W	8h	Sigma-Delta Divider Should be set by s/w to provide optimum jitter performance. $DPLL_SD_DIV = CEILING \left[\frac{DPLL_MULT}{DPLL_DIV+1} \right] * CLKINP / 250$, where CLKINP is the input clock of the DPLL in MHz
23:18	RESERVED	NONE	0h	Reserved
17:0	PLL_PER_FRACDIV_FRACTIONALM	R/W	0h	Fractional part of the M divider. The 18bit FractionalM value is loaded into DPLL on the rising edge of TENABLE signal. To enable Integer only division FractionalM should be set to 18'b0.

2.4.2.49 TOP_RCM_PLL_PER_BWCTRL Register

2.4.2.49.1 TOP_RCM_PLL_PER_BWCTRL Register (Offset = 81Ch) [reset = 0h]

PLL_PER_BWCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-631. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 081Ch

Figure 2-314. TOP_RCM_PLL_PER_BWCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_PER_BWCTRL_BWCONTR OL	PLL_PER_BW CTRL_BW_INC R_DECRZ	
NONE					R/W	R/W	
0h					0h	0h	

Table 2-632. TOP_RCM_PLL_PER_BWCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:1	PLL_PER_BWCTRL_BW CONTROL	R/W	0h	Change Loop Bandwidth
0	PLL_PER_BWCTRL_BW_ INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth 0x0 : decrease BW 0x1 : increase BW

2.4.2.50 TOP_RCM_PLL_PER_FRACCTRL Register

2.4.2.50.1 TOP_RCM_PLL_PER_FRACCTRL Register (Offset = 820h) [reset = 0h]

PLL_PER_FRACCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-633. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0820h

Figure 2-315. TOP_RCM_PLL_PER_FRACCTRL Name Register

31	30	29	28	27	26	25	24
PLL_PER_FRA CTRL_DOWN SPREAD	PLL_PER_FRACCTRL_MODFREQDIVIDEREXPO NENT			PLL_PER_FRACCTRL_MODFREQDIVIDERMAN TISSA			
R/W	R/W			R/W			
0h	0h			0h			
23	22	21	20	19	18	17	16
PLL_PER_FRACCTRL_MODFREQDIVIDERMAN TISSA			PLL_PER_FRACCTRL_DELTAMSTEPINTE GGER			PLL_PER_FRACCTRL_DELTAM STEPFRACTION	
R/W			R/W			R/W	
0h			0h			0h	
15	14	13	12	11	10	9	8
PLL_PER_FRACCTRL_DELTAMSTEPFRACTION							
R/W							
0h							
7	6	5	4	3	2	1	0
PLL_PER_FRACCTRL_DELTAMSTEPFRACTION							
R/W							
0h							

Table 2-634. TOP_RCM_PLL_PER_FRACCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_PER_FRACCTRL_D OWNSPREAD	R/W	0h	Controls frequency spread 0x0 : enables both side frequency spread about the programmed frequency. 0x1 : enables low frequency spread only
30:28	PLL_PER_FRACCTRL_M ODFREQDIVIDEREXPO NENT	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27:21	PLL_PER_FRACCTRL_M ODFREQDIVIDERMAN TISSA	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20:18	PLL_PER_FRACCTRL_D ELTAMSTEPINTE GGER	R/W	0h	Integer part of Frequency Spread control
17:0	PLL_PER_FRACCTRL_D ELTAMSTEPFRACTION	R/W	0h	The fraction part of Frequency Spread control

2.4.2.51 TOP_RCM_PLL_PER_STATUS Register

2.4.2.51.1 TOP_RCM_PLL_PER_STATUS Register (Offset = 824h) [reset = E0001141h]

PLL_PER_STATUS refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-635. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0824h

Figure 2-316. TOP_RCM_PLL_PER_STATUS Name Register

31	30	29	28	27	26	25	24
PLL_PER_STATUS_PONOUT	PLL_PER_STATUS_PGOODOUT	PLL_PER_STATUS_LDOPWDN	PLL_PER_STATUS_RECAL_BSTATUS3	PLL_PER_STATUS_RECAL_OPIN	RESERVED		
R	R	R	R	R	NONE		
1h	1h	1h	0h	0h	0h		
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_PER_STATUS_CLKOUTLDOENACK	PLL_PER_STATUS_CLKDCOACK	PLL_PER_STATUS_PHASELOCK	PLL_PER_STATUS_FREQLOCK	PLL_PER_STATUS_BYPASSACK
NONE			R	R	R	R	R
0h			1h	0h	0h	0h	1h
7	6	5	4	3	2	1	0
PLL_PER_STATUS_STBYRETACK	PLL_PER_STATUS_LOSSREF	PLL_PER_STATUS_CLKOUTENACK	PLL_PER_STATUS_LOCK2	PLL_PER_STATUS_M2CHANGEACK	PLL_PER_STATUS_SSCACK	PLL_PER_STATUS_HIGHJITTER	PLL_PER_STATUS_BYPASS
R	R	R	R	R	R	R	R
0h	1h	0h	0h	0h	0h	0h	1h

Table 2-636. TOP_RCM_PLL_PER_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_PER_STATUS_PONOUT	R	1h	Status of the weak power-switch 0x0 : indicates the/OFF status of the weak power-switch in digital to SOC. 0x1 : ndicates the ON status of the weak power-switch in digital to SOC.
30	PLL_PER_STATUS_PGOODOUT	R	1h	Status of the strong power-switch 0x0 : indicates the/OFF status of the strong power-switch in digital to SOC. 0x1 : ndicates the ON status of the strong power-switch in digital to SOC.
29	PLL_PER_STATUS_LDOPWDN	R	1h	1'b1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition
28	PLL_PER_STATUS_RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration
27	PLL_PER_STATUS_RECAL_OPIN	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration
26:13	RESERVED	NONE	0h	Reserved

Table 2-636. TOP_RCM_PLL_PER_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	PLL_PER_STATUS_CLK OUTLDOENACK	R	1h	Indicates the enable/disable condition of CLKOUTLDOEN 0x0 = CLKOUTLDO gating completed 0x1 = CLKOUTLDO enabling completed
11	PLL_PER_STATUS_CLK DCOLDOACK	R	0h	Indicates the enable/disable condition of CLKDCOLDOEN 0x0 = CLKDCOLDO gating completed 0x1 = CLKDCOLDO enabling completed
10	PLL_PER_STATUS_PHA SELOCK	R	0h	Status on PHASELOCK output pin
9	PLL_PER_STATUS_FRE QLOCK	R	0h	Status on FREQLOCK output pin
8	PLL_PER_STATUS_BYPA SSACK	R	1h	Status of BYPASSACK output pin
7	PLL_PER_STATUS_STBY RETACK	R	0h	Standby and retention status 0x0: indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. 0x1: indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	PLL_PER_STATUS_LOS SREF	R	1h	Reference input loss is indicated by 1'b0.
5	PLL_PER_STATUS_CLK OUTENACK	R	0h	Indicates the enable/disable condition of CLKOUTEN 0x0 = CLKOUT gating completed 0x1 = CLKOUT enabling completed
4	PLL_PER_STATUS_LOC K2	R	0h	ADPLL internal loop lock status
3	PLL_PER_STATUS_M2C HANGEACK	R	0h	Acknowledge for change to M2 divider. Toggles from 1-0 or 0-1 [depending on current value] once CLKOUT frequency change has completed.
2	PLL_PER_STATUS_SSC ACK	R	0h	Spread Spectrum status 0x0 : Spread-spectrum Clocking is disabled on output clocks 0x1 : Spread-spectrum Clocking is enabled on output clocks
1	PLL_PER_STATUS_HIGH JITTER	R	0h	1'b1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	PLL_PER_STATUS_BYPA SS	R	1h	Bypass status signal. 1 CLKOUT in bypass

2.4.2.52 TOP_RCM_PLL_PER_HSDIVIDER Register

2.4.2.52.1 TOP_RCM_PLL_PER_HSDIVIDER Register (Offset = 828h) [reset = 0h]

PLL_PER_HSDIVIDER refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-637. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0828h

Figure 2-317. TOP_RCM_PLL_PER_HSDIVIDER Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PLL_PER_HSDIVIDER_LDOPWDNACK	PLL_PER_HSDIVIDER_BYPASSACKZ
NONE						R	R
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_PER_HSDIVIDER_TENABLEDIV	PLL_PER_HSDIVIDER_LDOPWDN	PLL_PER_HSDIVIDER_BYPASS
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 2-638. TOP_RCM_PLL_PER_HSDIVIDER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	PLL_PER_HSDIVIDER_LDOPWDNACK	R	0h	LDO Power Down Ack
16	PLL_PER_HSDIVIDER_BYPASSACKZ	R	0h	HSDIVIDER Bypass Ack
15:3	RESERVED	NONE	0h	Reserved
2	PLL_PER_HSDIVIDER_TENABLEDIV	R/W	0h	TENABLEDIV rising edge loads the values of M2REG and N2REG into ADPLLLJ register. TENABLEDIV could be activated anytime when the DPPLL digital is in power-up condition. M2 and N2 latch [active rise edge]
1	PLL_PER_HSDIVIDER_LDOPWDN	R/W	0h	1'b1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition
0	PLL_PER_HSDIVIDER_BYPASS	R/W	0h	HSDIVIDER Bypass

2.4.2.53 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0 Register

2.4.2.53.1 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0 Register (Offset = 82Ch) [reset = 4h]

PLL_PER_HSDIVIDER_CLKOUT0 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-639. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 082Ch

Figure 2-318. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_PER_HSDIVIDER_CLKOUT0_PWDN	RESERVED		PLL_PER_HSDIVIDER_CLKOUT0_STATUS	PLL_PER_HSDIVIDER_CLKOUT0_GATE_CTRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_PER_HSDIVIDER_CLKOUT0_DIVCHACK	PLL_PER_HSDIVIDER_CLKOUT0_DIV				
NONE		R	R/W				
0h		0h	4h				

Table 2-640. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_PER_HSDIVIDER_CLKOUT0_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT0 divider and hence CLKOUT0 output 0h[R/W] = CLKOUT0 divider active 1h[R/W] = CLKOUT0 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_PER_HSDIVIDER_CLKOUT0_STATUS	R	0h	HSDIVIDER CLKOUT0 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_PER_HSDIVIDER_CLKOUT0_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT0 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_PER_HSDIVIDER_CLKOUT0_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT0_DIV indicates that the change in divider value has taken effect

Table 2-640. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_PER_HSDIVIDER_C LKOUT0_DIV	R/W	4h	DPLL post-divider factor, HSDIVIDER CLKOUT0, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.54 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1 Register

2.4.2.54.1 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1 Register (Offset = 830h) [reset = 1h]

PLL_PER_HSDIVIDER_CLKOUT1 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-641. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0830h

Figure 2-319. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_PER_HSDIVIDER_CLKOUT1_PWDN	RESERVED		PLL_PER_HSDIVIDER_CLKOUT1_STATUS	PLL_PER_HSDIVIDER_CLKOUT1_GATE_CTRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_PER_HSDIVIDER_CLKOUT1_DIVCHACK	PLL_PER_HSDIVIDER_CLKOUT1_DIV				
NONE		R	R/W				
0h		0h	1h				

Table 2-642. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_PER_HSDIVIDER_CLKOUT1_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT1 divider and hence CLKOUT1 output 0h[R/W] = CLKOUT1 divider active 1h[R/W] = CLKOUT1 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_PER_HSDIVIDER_CLKOUT1_STATUS	R	0h	HSDIVIDER CLKOUT1 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_PER_HSDIVIDER_CLKOUT1_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT1 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_PER_HSDIVIDER_CLKOUT1_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIV indicates that the change in divider value has taken effect

Table 2-642. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_PER_HSDIVIDER_C LKOUT1_DIV	R/W	1h	DPLL post-divider factor, HSDIVIDER CLKOUT1, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.55 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT2 Register

2.4.2.55.1 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT2 Register (Offset = 834h) [reset = 5h]

PLL_PER_HSDIVIDER_CLKOUT2 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-643. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0834h

Figure 2-320. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_PER_HSDIVIDER_CLKOUT2_PWDN	RESERVED		PLL_PER_HSDIVIDER_CLKOUT2_STATUS	PLL_PER_HSDIVIDER_CLKOUT2_GATE_CTRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_PER_HSDIVIDER_CLKOUT2_DIVCHACK	PLL_PER_HSDIVIDER_CLKOUT2_DIV				
NONE		R	R/W				
0h		0h	5h				

Table 2-644. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_PER_HSDIVIDER_CLKOUT2_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT2 divider and hence CLKOUT2 output 0h[R/W] = CLKOUT2 divider active 1h[R/W] = CLKOUT2 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_PER_HSDIVIDER_CLKOUT2_STATUS	R	0h	HSDIVIDER CLKOUT2 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_PER_HSDIVIDER_CLKOUT2_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT2 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_PER_HSDIVIDER_CLKOUT2_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIV indicates that the change in divider value has taken effect

Table 2-644. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_PER_HSDIVIDER_C LKOUT2_DIV	R/W	5h	DPLL post-divider factor, M6, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.56 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT3 Register

2.4.2.56.1 TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT3 Register (Offset = 838h) [reset = 7h]

PLL_PER_HSDIVIDER_CLKOUT3 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-645. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0838h

Figure 2-321. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_PER_HSDIVIDER_CLKOUT3_PWDN	RESERVED		PLL_PER_HSDIVIDER_CLKOUT3_STATUS	PLL_PER_HSDIVIDER_CLKOUT3_GATE_CTRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_PER_HSDIVIDER_CLKOUT3_DIVCHACK	PLL_PER_HSDIVIDER_CLKOUT3_DIV				
NONE		R	R/W				
0h		0h	7h				

Table 2-646. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_PER_HSDIVIDER_CLKOUT3_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT3 divider and hence CLKOUT3 output 0h[R/W] = CLKOUT3 divider active 1h[R/W] = CLKOUT3 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_PER_HSDIVIDER_CLKOUT3_STATUS	R	0h	HSDIVIDER CLKOUT3 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_PER_HSDIVIDER_CLKOUT3_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT3 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_PER_HSDIVIDER_CLKOUT3_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT3_DIV indicates that the change in divider value has taken effect

Table 2-646. TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_PER_HSDIVIDER_C LKOUT3_DIV	R/W	7h	DPLL post-divider factor, HSDIVIDER CLKOUT3, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.57 TOP_RCM_PLL_PER_RSTCTRL Register

2.4.2.57.1 TOP_RCM_PLL_PER_RSTCTRL Register (Offset = 83Ch) [reset = 0h]

PLL_PER_RSTCTRL.

Return to [Summary Table](#)

Table 2-647. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 083Ch

Figure 2-322. TOP_RCM_PLL_PER_RSTCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PLL_PER_RSTCTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-648. TOP_RCM_PLL_PER_RSTCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PLL_PER_RSTCTRL_ASSERT	R/W	0h	SW Reset override for the PLL Write 3'b111 : Override is enabled and Reset is asserted

2.4.2.58 TOP_RCM_PLL_PER_HSDIVIDER_RSTCTRL Register

2.4.2.58.1 TOP_RCM_PLL_PER_HSDIVIDER_RSTCTRL Register (Offset = 840h) [reset = 0h]

PLL_PER_HSDIVIDER_RSTCTRL .

Return to [Summary Table](#)

Table 2-649. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0840h

Figure 2-323. TOP_RCM_PLL_PER_HSDIVIDER_RSTCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_PER_HSDIVIDER_RSTCTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-650. TOP_RCM_PLL_PER_HSDIVIDER_RSTCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PLL_PER_HSDIVIDER_RSTCTRL_ASSERT	R/W	0h	SW Reset override for the HSDIVIDER Write 3'b111 : Override is enabled and Reset is asserted

2.4.2.59 TOP_RCM_PLL_ETH_PWRCTRL Register

2.4.2.59.1 TOP_RCM_PLL_ETH_PWRCTRL Register (Offset = 900h) [reset = 30h]

PLL_ETH_PWRCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-651. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0900h

Figure 2-324. TOP_RCM_PLL_ETH_PWRCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	PLL_ETH_PWRCTRL_PONIN	PLL_ETH_PWRCTRL_PGOODIN	PLL_ETH_PWRCTRL_RET	PLL_ETH_PWRCTRL_ISORET	PLL_ETH_PWRCTRL_ISOSCAN	PLL_ETH_PWRCTRL_OFFMODE	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	1h	1h	0h	0h	0h	0h	0h

Table 2-652. TOP_RCM_PLL_ETH_PWRCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5	PLL_ETH_PWRCTRL_PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PLL_ETH_PWRCTRL_PGOODIN	R/W	1h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	PLL_ETH_PWRCTRL_RET	R/W	0h	Save/Restore control for Retention mode. For functional mode it should be 0
2	PLL_ETH_PWRCTRL_ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	PLL_ETH_PWRCTRL_ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins. For functional mode it should be 0
0	PLL_ETH_PWRCTRL_OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

2.4.2.60 TOP_RCM_PLL_ETH_CLKCTRL Register

2.4.2.60.1 TOP_RCM_PLL_ETH_CLKCTRL Register (Offset = 904h) [reset = 895000h]

PLL_ETH_CLKCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-653. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0904h

Figure 2-325. TOP_RCM_PLL_ETH_CLKCTRL Name Register

31	30	29	28	27	26	25	24
PLL_ETH_CLK_CTRL_CYCLES_LIPEN	PLL_ETH_CLK_CTRL_ENSSC	PLL_ETH_CLK_CTRL_CLKDC_OLDOEN	RESERVED				
R/W	R/W	R/W	NONE				
0h	0h	0h	0h				
23	22	21	20	19	18	17	16
PLL_ETH_CLK_CTRL_IDLE	PLL_ETH_CLK_CTRL_BYPASS_ACKZ	PLL_ETH_CLK_CTRL_STBYRE_T	PLL_ETH_CLK_CTRL_CLKOUT_EN	PLL_ETH_CLK_CTRL_CLKOUT_LDOEN	PLL_ETH_CLK_CTRL_ULOWC_LKEN	PLL_ETH_CLK_CTRL_CLKDC_OLDOPWDNZ	PLL_ETH_CLK_CTRL_M2PWD_NZ
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	1h	0h	0h	1h
15	14	13	12	11	10	9	8
RESERVED	PLL_ETH_CLK_CTRL_STOPMODE	RESERVED	PLL_ETH_CLKCTRL_SELFREQDCO			RESERVED	PLL_ETH_CLK_CTRL_RELAXED_LOCK
NONE	R/W	NONE	R/W			NONE	R/W
0h	1h	0h	4h			0h	0h
7	6	5	4	3	2	1	0
RESERVED						PLL_ETH_CLK_CTRL_SSCTYP_E	PLL_ETH_CLK_CTRL_TINTZ
NONE						R/W	R/W
0h						0h	0h

Table 2-654. TOP_RCM_PLL_ETH_CLKCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_ETH_CLKCTRL_CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK. Cycleslip could be caused if loop is not able to track input clock. Default = 1'b0 recommended
30	PLL_ETH_CLKCTRL_ENSSC	R/W	0h	Controls Clock SpReading. SSC is not supported. Should be set to 0x0 to disable clock spReading.
29	PLL_ETH_CLKCTRL_CLKDC_OLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO 0x0 : synchronously disables CLKDCOLDO 0x1 : synchronously enables CLKDCOLDO
28:24	RESERVED	NONE	0h	Reserved
23	PLL_ETH_CLKCTRL_IDLE	R/W	1h	Sets PLL to Idle mode 0x0 : When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked 0x1 : When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low powe

Table 2-654. TOP_RCM_PLL_ETH_CLKCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22	PLL_ETH_CLKCTRL_BY PASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	PLL_ETH_CLKCTRL_ST BYRET	R/W	0h	Standby retention control 0x0 : prepares ADPLLLJ for relock when out of retention by removing the gating on all internal clocks. 0x1 : prepares ADPLLLJ for retention by gating all the internal clocks.
20	PLL_ETH_CLKCTRL_CL KOUTEN	R/W	0h	CLKOUT enable or disable 0x0 : synchronously disables CLKOUT 0x1 : synchronously enables CLKOUT
19	PLL_ETH_CLKCTRL_CL KOUTLDOEN	R/W	1h	Synchronously enables/disables CLKOUTLDO 0x0 : synchronously disables CLKOUTLDO 0x1 : synchronously enables CLKOUTLDO
18	PLL_ETH_CLKCTRL_UL OWCLKEN	R/W	0h	Select CLKOUT source in bypass 0x0: When ADPLLLJ in bypass mode, CLKOUT = CLKINP/[N2+1] 0x1: When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	PLL_ETH_CLKCTRL_CL KDCOLDOPWDNZ	R/W	0h	0 Asynchronous power down for CLKDCOLDO o/p.
16	PLL_ETH_CLKCTRL_M2 PWDNZ	R/W	1h	M2 divider power down mode 0x0: Asynchronous power down for M2 divider 0x1 : M2 divider is functional
15	RESERVED	NONE	0h	Reserved
14	PLL_ETH_CLKCTRL_ST OPMODE	R/W	1h	When in Lossclk/Stbyret 0x0 : Limp mode 0x1 : Stopmode
13	RESERVED	NONE	0h	Reserved
12:10	PLL_ETH_CLKCTRL_SEL FREQDCO	R/W	4h	DCO Clock [DCOCLK = CLKINP * [M/[N+1]]] frequency range selector. 0x0: Reserved 0x2: HS2 : DCOCLK range is from 500 MHz to 1000MHz 0x3: Reserved 0x4: HS1: DCOCLK range is from 1000MHz to 2000MHz 0x5: Reserved
9	RESERVED	NONE	0h	Reserved
8	PLL_ETH_CLKCTRL_RE LAXED_LOCK	R/W	0h	Decides when FREQLOCK asserted 0x0: FREQLOCK asserted when DC frequency error less than 1% 0x1: FREQLOCK asserted when DC frequency error less than 2%
7:2	RESERVED	NONE	0h	Reserved
1	PLL_ETH_CLKCTRL_SS CTYPE	R/W	0h	SSC Type - This should be configured as 1'b0. The module supports spread spectrum clocking [SSC] on its output clocks.
0	PLL_ETH_CLKCTRL_TIN TZ	R/W	0h	PLL core soft reset. TINITZ activation [Low] gives softreset to ADPLLLJ. TINITZ does not reset the entire digital control logic; it forces the FSM into RESET State so that ADPLLLJ could restart.

2.4.2.61 TOP_RCM_PLL_ETH_TENABLE Register

2.4.2.61.1 TOP_RCM_PLL_ETH_TENABLE Register (Offset = 908h) [reset = 0h]

PLL_ETH_TENABLE refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-655. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0908h

Figure 2-326. TOP_RCM_PLL_ETH_TENABLE Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE								0h	
23	22	21	20	19	18	17	16	RESERVED	
NONE								0h	
15	14	13	12	11	10	9	8	RESERVED	
NONE								0h	
7	6	5	4	3	2	1	0	RESERVED	PLL_ETH_TENABLE_TENABLE
NONE								R/W	
0h								0h	

Table 2-656. TOP_RCM_PLL_ETH_TENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PLL_ETH_TENABLE_TENABLE	R/W	0h	Signal TENABLE loads REGM, REGN, REGSD and SELFREQDCO data. M, N, SD and SELFREQDCO latch [active rise edge]

2.4.2.62 TOP_RCM_PLL_ETH_TENABLEDIV Register

2.4.2.62.1 TOP_RCM_PLL_ETH_TENABLEDIV Register (Offset = 90Ch) [reset = 0h]

PLL_ETH_TENABLEDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-657. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 090Ch

Figure 2-327. TOP_RCM_PLL_ETH_TENABLEDIV Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED							PLL_ETH_TEN ABLEDIV_TEN ABLEDIV	
NONE							R/W	
0h							0h	

Table 2-658. TOP_RCM_PLL_ETH_TENABLEDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PLL_ETH_TENABLEDIV_ TENABLEDIV	R/W	0h	TENABLEDIV rising edge loads the values of M2REG and N2REG into ADPLLLJ register. TENABLEDIV could be activated anytime when the DPLL digital is in power-up condition. M2 and N2 latch [active rise edge]

2.4.2.63 TOP_RCM_PLL_ETH_M2NDIV Register

2.4.2.63.1 TOP_RCM_PLL_ETH_M2NDIV Register (Offset = 910h) [reset = 13h]

PLL_ETH_M2NDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-659. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0910h

Figure 2-328. TOP_RCM_PLL_ETH_M2NDIV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PLL_ETH_M2NDIV_M2						
NONE	R/W						
0h	0h						
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PLL_ETH_M2NDIV_N							
R/W							
13h							

Table 2-660. TOP_RCM_PLL_ETH_M2NDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:16	PLL_ETH_M2NDIV_M2	R/W	0h	Post-divider is REGM2
15:8	RESERVED	NONE	0h	Reserved
7:0	PLL_ETH_M2NDIV_N	R/W	13h	Pre-divider is REGN+1

2.4.2.64 TOP_RCM_PLL_ETH_MN2DIV Register

2.4.2.64.1 TOP_RCM_PLL_ETH_MN2DIV Register (Offset = 914h) [reset = 2D0h]

PLL_ETH_MN2DIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-661. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0914h

Figure 2-329. TOP_RCM_PLL_ETH_MN2DIV Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				PLL_ETH_MN2DIV_N2			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				PLL_ETH_MN2DIV_M			
NONE				R/W			
0h				2D0h			
7	6	5	4	3	2	1	0
PLL_ETH_MN2DIV_M							
R/W							
2D0h							

Table 2-662. TOP_RCM_PLL_ETH_MN2DIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:16	PLL_ETH_MN2DIV_N2	R/W	0h	Bypass divider is REGN2+1
15:12	RESERVED	NONE	0h	Reserved
11:0	PLL_ETH_MN2DIV_M	R/W	2D0h	Feedback Multiplier is REGM

2.4.2.65 TOP_RCM_PLL_ETH_FRACDIV Register

2.4.2.65.1 TOP_RCM_PLL_ETH_FRACDIV Register (Offset = 918h) [reset = 800000h]

PLL_ETH_FRACDIV refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-663. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0918h

Figure 2-330. TOP_RCM_PLL_ETH_FRACDIV Name Register

31	30	29	28	27	26	25	24
PLL_ETH_FRACDIV_REGSD							
R/W							
8h							
23	22	21	20	19	18	17	16
RESERVED						PLL_ETH_FRACDIV_FRACTIONALM	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PLL_ETH_FRACDIV_FRACTIONALM							
R/W							
0h							
7	6	5	4	3	2	1	0
PLL_ETH_FRACDIV_FRACTIONALM							
R/W							
0h							

Table 2-664. TOP_RCM_PLL_ETH_FRACDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PLL_ETH_FRACDIV_REGSD	R/W	8h	Sigma-Delta Divider Should be set by s/w to provide optimum jitter performance. $DPLL_SD_DIV = \text{CEILING} \left[\frac{DPLL_MULT}{DPLL_DIV+1} \right] * \text{CLKINP} / 250$, where CLKINP is the input clock of the DPLL in MHz
23:18	RESERVED	NONE	0h	Reserved
17:0	PLL_ETH_FRACDIV_FRACTIONALM	R/W	0h	Fractional part of the M divider. The 18bit FractionalM value is loaded into DPLL on the rising edge of TENABLE signal. To enable Integer only division FractionalM should be set to 18'b0.

2.4.2.66 TOP_RCM_PLL_ETH_BWCTRL Register

2.4.2.66.1 TOP_RCM_PLL_ETH_BWCTRL Register (Offset = 91Ch) [reset = 0h]

PLL_ETH_BWCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-665. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 091Ch

Figure 2-331. TOP_RCM_PLL_ETH_BWCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_ETH_BWCTRL_BWCONTR OL	PLL_ETH_BWC TRL_BW_INCR _DECRZ	
NONE					R/W	R/W	
0h					0h	0h	

Table 2-666. TOP_RCM_PLL_ETH_BWCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:1	PLL_ETH_BWCTRL_BW CONTROL	R/W	0h	Change Loop Bandwidth
0	PLL_ETH_BWCTRL_BW_ INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth 0x0 : decrease BW 0x1 : increase BW

2.4.2.67 TOP_RCM_PLL_ETH_FRACCTRL Register

2.4.2.67.1 TOP_RCM_PLL_ETH_FRACCTRL Register (Offset = 920h) [reset = 0h]

PLL_ETH_FRACCTRL refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-667. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0920h

Figure 2-332. TOP_RCM_PLL_ETH_FRACCTRL Name Register

31	30	29	28	27	26	25	24
PLL_ETH_FRACCTRL_DOWNSPREAD	PLL_ETH_FRACCTRL_MODFREQDIVIDEREXPONENT		PLL_ETH_FRACCTRL_MODFREQDIVIDERMANTISSA				
R/W	R/W		R/W				
0h	0h		0h				
23	22	21	20	19	18	17	16
PLL_ETH_FRACCTRL_MODFREQDIVIDERMANTISSA		PLL_ETH_FRACCTRL_DELTAMSTEPINTEGER			PLL_ETH_FRACCTRL_DELTAMSTEPFRACTION		
R/W		R/W			R/W		
0h		0h			0h		
15	14	13	12	11	10	9	8
PLL_ETH_FRACCTRL_DELTAMSTEPFRACTION							
R/W							
0h							
7	6	5	4	3	2	1	0
PLL_ETH_FRACCTRL_DELTAMSTEPFRACTION							
R/W							
0h							

Table 2-668. TOP_RCM_PLL_ETH_FRACCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_ETH_FRACCTRL_DOWNSPREAD	R/W	0h	Controls frequency spread 0x0 : enables both side frequency spread about the programmed frequency. 0x1 : enables low frequency spread only
30:28	PLL_ETH_FRACCTRL_MODFREQDIVIDEREXPONENT	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27:21	PLL_ETH_FRACCTRL_MODFREQDIVIDERMANTISSA	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20:18	PLL_ETH_FRACCTRL_DELTAMSTEPINTEGER	R/W	0h	Integer part of Frequency Spread control
17:0	PLL_ETH_FRACCTRL_DELTAMSTEPFRACTION	R/W	0h	The fraction part of Frequency Spread control

2.4.2.68 TOP_RCM_PLL_ETH_STATUS Register

2.4.2.68.1 TOP_RCM_PLL_ETH_STATUS Register (Offset = 924h) [reset = E0001141h]

PLL_ETH_STATUS refer to PLL spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-669. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0924h

Figure 2-333. TOP_RCM_PLL_ETH_STATUS Name Register

31	30	29	28	27	26	25	24
PLL_ETH_STATUS_PONOUT	PLL_ETH_STATUS_PGOODOUT	PLL_ETH_STATUS_LDOPWDN	PLL_ETH_STATUS_RECAL_BSTATUS3	PLL_ETH_STATUS_RECAL_OPIN	RESERVED		
R	R	R	R	R	NONE		
1h	1h	1h	0h	0h	0h		
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_ETH_STATUS_CLKOUTLDOENACK	PLL_ETH_STATUS_CLKDCOACK	PLL_ETH_STATUS_PHASELOCK	PLL_ETH_STATUS_FREQLOCK	PLL_ETH_STATUS_BYPASSACK
NONE			R	R	R	R	R
0h			1h	0h	0h	0h	1h
7	6	5	4	3	2	1	0
PLL_ETH_STATUS_STBYRETACK	PLL_ETH_STATUS_LOSSREF	PLL_ETH_STATUS_CLKOUTENACK	PLL_ETH_STATUS_LOCK2	PLL_ETH_STATUS_M2CHANGEACK	PLL_ETH_STATUS_SSCACK	PLL_ETH_STATUS_HIGHJITTER	PLL_ETH_STATUS_BYPASS
R	R	R	R	R	R	R	R
0h	1h	0h	0h	0h	0h	0h	1h

Table 2-670. TOP_RCM_PLL_ETH_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PLL_ETH_STATUS_PONOUT	R	1h	Status of the weak power-switch 0x0 : indicates the/OFF status of the weak power-switch in digital to SOC. 0x1 : ndicates the ON status of the weak power-switch in digital to SOC.
30	PLL_ETH_STATUS_PGOODOUT	R	1h	Status of the strong power-switch 0x0 : indicates the/OFF status of the strong power-switch in digital to SOC. 0x1 : ndicates the ON status of the strong power-switch in digital to SOC.
29	PLL_ETH_STATUS_LDOPWDN	R	1h	1'b1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition
28	PLL_ETH_STATUS_RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration
27	PLL_ETH_STATUS_RECAL_OPIN	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration
26:13	RESERVED	NONE	0h	Reserved

Table 2-670. TOP_RCM_PLL_ETH_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	PLL_ETH_STATUS_CLK OUTLDOENACK	R	1h	Indicates the enable/disable condition of CLKOUTLDOEN 0x0 = CLKOUTLDO gating completed 0x1 = CLKOUTLDO enabling completed
11	PLL_ETH_STATUS_CLKD COLDOACK	R	0h	Indicates the enable/disable condition of CLKDCOLDOEN 0x0 = CLKDCOLDO gating completed 0x1 = CLKDCOLDO enabling completed
10	PLL_ETH_STATUS_PHA SELOCK	R	0h	Status on PHASELOCK output pin
9	PLL_ETH_STATUS_FRE QLOCK	R	0h	Status on FREQLOCK output pin
8	PLL_ETH_STATUS_BYPA SSACK	R	1h	Status of BYPASSACK output pin
7	PLL_ETH_STATUS_STBY RETACK	R	0h	Standby and retention status 0x0: indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. 0x1: indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	PLL_ETH_STATUS_LOSS REF	R	1h	Reference input loss is indicated by 1'b0.
5	PLL_ETH_STATUS_CLK OUTENACK	R	0h	Indicates the enable/disable condition of CLKOUTEN 0x0 = CLKOUT gating completed 0x1 = CLKOUT enabling completed
4	PLL_ETH_STATUS_LOC K2	R	0h	ADPLL internal loop lock status
3	PLL_ETH_STATUS_M2C HANGEACK	R	0h	Acknowledge for change to M2 divider. Toggles from 1-0 or 0-1 [depending on current value] once CLKOUT frequency change has completed.
2	PLL_ETH_STATUS_SSC ACK	R	0h	Spread Spectrum status 0x0 : Spread-spectrum Clocking is disabled on output clocks 0x1 : Spread-spectrum Clocking is enabled on output clocks
1	PLL_ETH_STATUS_HIGH JITTER	R	0h	1'b1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	PLL_ETH_STATUS_BYPA SS	R	1h	Bypass status signal. 1 CLKOUT in bypass

2.4.2.69 TOP_RCM_PLL_ETH_HSDIVIDER Register

2.4.2.69.1 TOP_RCM_PLL_ETH_HSDIVIDER Register (Offset = 928h) [reset = 0h]

PLL_ETH_HSDIVIDER refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-671. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0928h

Figure 2-334. TOP_RCM_PLL_ETH_HSDIVIDER Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PLL_ETH_HSDIVIDER_LDOPWDNACK	PLL_ETH_HSDIVIDER_BYPASSACKZ
NONE						R	R
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_ETH_HSDIVIDER_TENABLEDIV	PLL_ETH_HSDIVIDER_LDOPWDN	PLL_ETH_HSDIVIDER_BYPASS
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 2-672. TOP_RCM_PLL_ETH_HSDIVIDER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	PLL_ETH_HSDIVIDER_LDOPWDNACK	R	0h	LDO Power Down Ack
16	PLL_ETH_HSDIVIDER_BYPASSACKZ	R	0h	HSDIVIDER Bypass Ack
15:3	RESERVED	NONE	0h	Reserved
2	PLL_ETH_HSDIVIDER_TENABLEDIV	R/W	0h	TENABLEDIV rising edge loads the values of M2REG and N2REG into ADPLLLJ register. TENABLEDIV could be activated anytime when the DPPLL digital is in power-up condition. M2 and N2 latch [active rise edge]
1	PLL_ETH_HSDIVIDER_LDOPWDN	R/W	0h	1'b1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition
0	PLL_ETH_HSDIVIDER_BYPASS	R/W	0h	HSDIVIDER Bypass

2.4.2.70 TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT0 Register

2.4.2.70.1 TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT0 Register (Offset = 92Ch) [reset = 1h]

PLL_ETH_HSDIVIDER_CLKOUT0 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-673. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 092Ch

Figure 2-335. TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_ETH_HSDIVIDER_CLKOUT0_PWDN	RESERVED		PLL_ETH_HSDIVIDER_CLKOUT0_STATUS	PLL_ETH_HSDIVIDER_CLKOUT0_GATE_CTRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_ETH_HSDIVIDER_CLKOUT0_DIVCHACK	PLL_ETH_HSDIVIDER_CLKOUT0_DIV				
NONE		R	R/W				
0h		0h	1h				

Table 2-674. TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_ETH_HSDIVIDER_CLKOUT0_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT0 divider and hence CLKOUT0 output 0h[R/W] = CLKOUT0 divider active 1h[R/W] = CLKOUT0 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_ETH_HSDIVIDER_CLKOUT0_STATUS	R	0h	HSDIVIDER CLKOUT0 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_ETH_HSDIVIDER_CLKOUT0_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT0 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_ETH_HSDIVIDER_CLKOUT0_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT0_DIV indicates that the change in divider value has taken effect

Table 2-674. TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_ETH_HSDIVIDER_CLKOUT0_DIV	R/W	1h	DPLL post-divider factor, HSDIVIDER CLKOUT0, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.71 TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT2 Register

2.4.2.71.1 TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT2 Register (Offset = 934h) [reset = 5h]

PLL_ETH_HSDIVIDER_CLKOUT2 refer to HSDIVIDER spec for complete functional description of the below bitfields.

Return to [Summary Table](#)

Table 2-675. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0934h

Figure 2-336. TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED			PLL_ETH_HSDIVIDER_CLKOUT2_PWDN	RESERVED		PLL_ETH_HSDIVIDER_CLKOUT2_STATUS	PLL_ETH_HSDIVIDER_CLKOUT2_GATE_CTRL
NONE			R/W	NONE		R	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED		PLL_ETH_HSDIVIDER_CLKOUT2_DIVCHACK	PLL_ETH_HSDIVIDER_CLKOUT2_DIV				
NONE		R	R/W				
0h		0h	5h				

Table 2-676. TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12	PLL_ETH_HSDIVIDER_CLKOUT2_PWDN	R/W	0h	Power down for HSDIVIDER CLKOUT2 divider and hence CLKOUT2 output 0h[R/W] = CLKOUT2 divider active 1h[R/W] = CLKOUT2 divider is powered down
11:10	RESERVED	NONE	0h	Reserved
9	PLL_ETH_HSDIVIDER_CLKOUT2_STATUS	R	0h	HSDIVIDER CLKOUT2 status 0h[R] = The clock output is gated 1h[R] = The clock output is enabled
8	PLL_ETH_HSDIVIDER_CLKOUT2_GATE_CTRL	R/W	0h	Control gating of HSDIVIDER CLKOUT2 0h[R/W] = Automatically gate this clock when there is no dependency for it 1h[R/W] = Force this clock to stay enabled even if there is no request
7:6	RESERVED	NONE	0h	Reserved
5	PLL_ETH_HSDIVIDER_CLKOUT2_DIVCHACK	R	0h	Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIV indicates that the change in divider value has taken effect

Table 2-676. TOP_RCM_PLL_ETH_HSDIVIDER_CLKOUT2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	PLL_ETH_HSDIVIDER_C LKOUT2_DIV	R/W	5h	DPLL post-divider factor, M6, for internal clock generation. Divide values from 1 to 31. 0h[R/W] = Reserved

2.4.2.72 TOP_RCM_PLL_ETH_RSTCTRL Register

2.4.2.72.1 TOP_RCM_PLL_ETH_RSTCTRL Register (Offset = 93Ch) [reset = 0h]

PLL_ETH_RSTCTRL.

Return to [Summary Table](#)

Table 2-677. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 093Ch

Figure 2-337. TOP_RCM_PLL_ETH_RSTCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PLL_ETH_RSTCTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-678. TOP_RCM_PLL_ETH_RSTCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PLL_ETH_RSTCTRL_AS SERT	R/W	0h	SW Reset override for the PLL Write 3'b111 : Override is enabled and Reset is asserted

2.4.2.73 TOP_RCM_PLL_ETH_HSDIVIDER_RSTCTRL Register

2.4.2.73.1 TOP_RCM_PLL_ETH_HSDIVIDER_RSTCTRL Register (Offset = 940h) [reset = 0h]

PLL_ETH_HSDIVIDER_RSTCTRL .

Return to [Summary Table](#)

Table 2-679. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0940h

Figure 2-338. TOP_RCM_PLL_ETH_HSDIVIDER_RSTCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PLL_ETH_HSDIVIDER_RSTCTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-680. TOP_RCM_PLL_ETH_HSDIVIDER_RSTCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PLL_ETH_HSDIVIDER_RSTCTRL_ASSERT	R/W	0h	SW Reset override for the HSDIVIDER Write 3'b111 : Override is enabled and Reset is asserted

2.4.2.74 TOP_RCM_CLKOUT0_CLK_SRC_SEL Register

2.4.2.74.1 TOP_RCM_CLKOUT0_CLK_SRC_SEL Register (Offset = C00h) [reset = 0h]

Clock Source select register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-681. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C00h

Figure 2-339. TOP_RCM_CLKOUT0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CLKOUT0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CLKOUT0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-682. TOP_RCM_CLKOUT0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CLKOUT0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for MSS CLKOUT . Data should be loaded as multibit. For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - DPLL_CORE_HSDIV0_CLKOUT0 0x222 - DPLL_CORE_HSDIV0_CLKOUT1 0x333 - DPLL_ETH_HSDIV0_CLKOUT0 0x444 - DPLL_PER_HSDIV0_CLKOUT1 0x555 - RCCLK10M_NOGATE 0x666 - RCCLK32K 0x777 - CTPS_GENF0

2.4.2.75 TOP_RCM_CLKOUT1_CLK_SRC_SEL Register

2.4.2.75.1 TOP_RCM_CLKOUT1_CLK_SRC_SEL Register (Offset = C04h) [reset = 0h]

Clock Source select register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-683. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C04h

Figure 2-340. TOP_RCM_CLKOUT1_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CLKOUT1_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CLKOUT1_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-684. TOP_RCM_CLKOUT1_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CLKOUT1_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for MSS CLKOUT . Data should be loaded as multibit. For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - DPLL_CORE_HSDIV0_CLKOUT0 0x222 - DPLL_CORE_HSDIV0_CLKOUT1 0x333 - DPLL_ETH_HSDIV0_CLKOUT0 0x444 - DPLL_PER_HSDIV0_CLKOUT1 0x555 - RCCLK10M_NOGATE 0x666 - RCCLK32K 0x777 - CTPS_GENF0

2.4.2.76 TOP_RCM_CLKOUT0_DIV_VAL Register

2.4.2.76.1 TOP_RCM_CLKOUT0_DIV_VAL Register (Offset = C08h) [reset = 0h]

Clock Divider register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-685. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C08h

Figure 2-341. TOP_RCM_CLKOUT0_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CLKOUT0_DIV_VAL_CLKDIV			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CLKOUT0_DIV_VAL_CLKDIV							
R/W							
0h							

Table 2-686. TOP_RCM_CLKOUT0_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CLKOUT0_DIV_VAL_CLKDIV	R/W	0h	Divider value for CLKOUT selected clock..To set the divider value of [n+1] configure the register to '0xn timer'.Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.4.2.77 TOP_RCM_CLKOUT1_DIV_VAL Register

2.4.2.77.1 TOP_RCM_CLKOUT1_DIV_VAL Register (Offset = C0Ch) [reset = 0h]

Clock Divider register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-687. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C0Ch

Figure 2-342. TOP_RCM_CLKOUT1_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CLKOUT1_DIV_VAL_CLKDIV			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CLKOUT1_DIV_VAL_CLKDIV							
R/W							
0h							

Table 2-688. TOP_RCM_CLKOUT1_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CLKOUT1_DIV_VAL_CLKDIV	R/W	0h	Divider value for CLKOUT selected clock..To set the divider value of [n+1] configure the register to '0xn timer'.Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.4.2.78 TOP_RCM_CLKOUT0_CLK_GATE Register

2.4.2.78.1 TOP_RCM_CLKOUT0_CLK_GATE Register (Offset = C10h) [reset = 0h]

Clock Gating register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-689. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C10h

Figure 2-343. TOP_RCM_CLKOUT0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CLKOUT0_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-690. TOP_RCM_CLKOUT0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CLKOUT0_CLK_GATE_GATED	R/W	0h	Only for debug- Functionality not guaranteed Clock gating config for MSS CLKOUT Data should be loaded as multibit. Write 3'b000 : Clock is ungated [multibit 000] Write 3'b111 : Clock is gated [multibit 111]

2.4.2.79 TOP_RCM_CLKOUT1_CLK_GATE Register

2.4.2.79.1 TOP_RCM_CLKOUT1_CLK_GATE Register (Offset = C14h) [reset = 0h]

Clock Gating register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-691. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C14h

Figure 2-344. TOP_RCM_CLKOUT1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CLKOUT1_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-692. TOP_RCM_CLKOUT1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CLKOUT1_CLK_GATE_GATED	R/W	0h	Only for debug- Functionality not guaranteed Clock gating config for MSS CLKOUT Data should be loaded as multibit. Write 3'b000 : Clock is ungated [multibit 000] Write 3'b111 : Clock is gated [multibit 111]

2.4.2.80 TOP_RCM_CLKOUT0_CLK_STATUS Register

2.4.2.80.1 TOP_RCM_CLKOUT0_CLK_STATUS Register (Offset = C18h) [reset = 1h]

Clock Status register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-693. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C18h

Figure 2-345. TOP_RCM_CLKOUT0_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CLKOUT0_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
CLKOUT0_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-694. TOP_RCM_CLKOUT0_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	CLKOUT0_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for CLKOUT Clock
7:0	CLKOUT0_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for CLKOUT Clock

2.4.2.81 TOP_RCM_CLKOUT1_CLK_STATUS Register

2.4.2.81.1 TOP_RCM_CLKOUT1_CLK_STATUS Register (Offset = C1Ch) [reset = 1h]

Clock Status register for CLKOUT clock.

Return to [Summary Table](#)

Table 2-695. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C1Ch

Figure 2-346. TOP_RCM_CLKOUT1_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CLKOUT1_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
CLKOUT1_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-696. TOP_RCM_CLKOUT1_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	CLKOUT1_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for CLKOUT Clock
7:0	CLKOUT1_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for CLKOUT Clock

2.4.2.82 TOP_RCM_TRCCLKOUT_CLK_SRC_SEL Register

2.4.2.82.1 TOP_RCM_TRCCLKOUT_CLK_SRC_SEL Register (Offset = C20h) [reset = 0h]

Clock Source select register for TRC clkout.

Return to [Summary Table](#)

Table 2-697. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C20h

Figure 2-347. TOP_RCM_TRCCLKOUT_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TRCCLKOUT_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
TRCCLKOUT_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-698. TOP_RCM_TRCCLKOUT_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	TRCCLKOUT_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for TRC Clkout Data should be loaded as multibit. For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - DPLL_CORE_HSDIV0_CLKOUT0 0x222 - DPLL_CORE_HSDIV0_CLKOUT1 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_PER_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.4.2.83 TOP_RCM_TRCCLKOUT_DIV_VAL Register

2.4.2.83.1 TOP_RCM_TRCCLKOUT_DIV_VAL Register (Offset = C24h) [reset = 0h]

Clock Divider register for TRC clksout.

Return to [Summary Table](#)

Table 2-699. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C24h

Figure 2-348. TOP_RCM_TRCCLKOUT_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TRCCLKOUT_DIV_VAL_CLKDIV			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
TRCCLKOUT_DIV_VAL_CLKDIV							
R/W							
0h							

Table 2-700. TOP_RCM_TRCCLKOUT_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	TRCCLKOUT_DIV_VAL_CLKDIV	R/W	0h	Divider value for TRCCLKOUT selected clock..To set the divider value of [n+1] configure the register to '0xn nn'.Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.4.2.84 TOP_RCM_TRCCLKOUT_CLK_GATE Register

2.4.2.84.1 TOP_RCM_TRCCLKOUT_CLK_GATE Register (Offset = C28h) [reset = 0h]

Clock Gating register for TRC clkout.

Return to [Summary Table](#)

Table 2-701. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C28h

Figure 2-349. TOP_RCM_TRCCLKOUT_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					TRCCLKOUT_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-702. TOP_RCM_TRCCLKOUT_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	TRCCLKOUT_CLK_GATE_GATED	R/W	0h	Clock gating config for TRC Clkout Data should be loaded as multibit. Write 3'b000 : Clock is ungated [multibit 000] Write 3'b111 : Clock is gated [multibit 111]

2.4.2.85 TOP_RCM_TRCCLKOUT_CLK_STATUS Register

2.4.2.85.1 TOP_RCM_TRCCLKOUT_CLK_STATUS Register (Offset = C2Ch) [reset = 1h]

Clock Status register for TRC clkout.

Return to [Summary Table](#)

Table 2-703. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C2Ch

Figure 2-350. TOP_RCM_TRCCLKOUT_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TRCCLKOUT_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
TRCCLKOUT_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-704. TOP_RCM_TRCCLKOUT_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	TRCCLKOUT_CLK_STAT US_CURRDIVIDER	R	0h	Status shows the current divider value chosen for PMIC Clkout Clock
7:0	TRCCLKOUT_CLK_STAT US_CLKINUSE	R	1h	Status shows the source clock slected for PMIC Clkout Clock

2.4.2.86 TOP_RCM_VMON_CLK_DIV_VAL Register

2.4.2.86.1 TOP_RCM_VMON_CLK_DIV_VAL Register (Offset = C30h) [reset = 181818h]

Clock Divider register for VMON clock.

Return to [Summary Table](#)

Table 2-705. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C30h

Figure 2-351. TOP_RCM_VMON_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
VMON_CLK_DIV_VAL_CLKDIV							
R/W							
181818h							
15	14	13	12	11	10	9	8
VMON_CLK_DIV_VAL_CLKDIV							
R/W							
181818h							
7	6	5	4	3	2	1	0
VMON_CLK_DIV_VAL_CLKDIV							
R/W							
181818h							

Table 2-706. TOP_RCM_VMON_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	VMON_CLK_DIV_VAL_C LKDIV	R/W	181818h	Clock Divider register for VMON clock. To set the divider value of [n+1] configure the register to value of '0xn timer'. Data should be loaded as multibit. For example: if divider value of '0x15' is required then '0x151515' should be configured to the register.

2.4.2.87 TOP_RCM_VMON_CLK_STATUS Register

2.4.2.87.1 TOP_RCM_VMON_CLK_STATUS Register (Offset = C34h) [reset = 1800h]

Clock Status register for VMON clock.

Return to [Summary Table](#)

Table 2-707. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 0C34h

Figure 2-352. TOP_RCM_VMON_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
VMON_CLK_STATUS_CURRDIVIDER							
R							
18h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-708. TOP_RCM_VMON_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	VMON_CLK_STATUS_CU RRDIVIDER	R	18h	Clock Status register for VMON clock
7:0	RESERVED	NONE	0h	Reserved

2.4.2.88 TOP_RCM_LOCK0_KICK0 Register

2.4.2.88.1 TOP_RCM_LOCK0_KICK0 Register (Offset = 1008h) [reset = 0h]

- KICK0 component.

Return to [Summary Table](#)

Table 2-709. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1008h

Figure 2-353. TOP_RCM_LOCK0_KICK0 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK0							
R/W							
0h							

Table 2-710. TOP_RCM_LOCK0_KICK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK0	R/W	0h	- KICK0 component

2.4.2.89 TOP_RCM_LOCK0_KICK1 Register
2.4.2.89.1 TOP_RCM_LOCK0_KICK1 Register (Offset = 100Ch) [reset = 0h]

- KICK1 component.

 Return to [Summary Table](#)
Table 2-711. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 100Ch

Figure 2-354. TOP_RCM_LOCK0_KICK1 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK1							
R/W							
0h							

Table 2-712. TOP_RCM_LOCK0_KICK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK1	R/W	0h	- KICK1 component

2.4.2.90 TOP_RCM_INTR_RAW_STATUS Register

2.4.2.90.1 TOP_RCM_INTR_RAW_STATUS Register (Offset = 1010h) [reset = 0h]

Interrupt Raw Status/Set Register.

Return to [Summary Table](#)

Table 2-713. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1010h

Figure 2-355. TOP_RCM_INTR_RAW_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR	KICK_ERR	ADDR_ERR	PROT_ERR
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-714. TOP_RCM_INTR_RAW_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR	R/W1TS	0h	Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
2	KICK_ERR	R/W1TS	0h	Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

2.4.2.91 TOP_RCM_INTR_ENABLED_STATUS_CLEAR Register

2.4.2.91.1 TOP_RCM_INTR_ENABLED_STATUS_CLEAR Register (Offset = 1014h) [reset = 0h]

Interrupt Enabled Status/Clear register.

Return to [Summary Table](#)

Table 2-715. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1014h

Figure 2-356. TOP_RCM_INTR_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ENABLED_PROXY_ERR	ENABLED_KICK_ERR	ENABLED_ADDR_ERR	ENABLED_PROT_ERR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-716. TOP_RCM_INTR_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	ENABLED_PROXY_ERR	R/W1TC	0h	Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
2	ENABLED_KICK_ERR	R/W1TC	0h	Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
1	ENABLED_ADDR_ERR	R/W1TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W1TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

2.4.2.92 TOP_RCM_INTR_ENABLE Register

2.4.2.92.1 TOP_RCM_INTR_ENABLE Register (Offset = 1018h) [reset = 0h]

Interrupt Enable register.

Return to [Summary Table](#)

Table 2-717. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1018h

Figure 2-357. TOP_RCM_INTR_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN	KICK_ERR_EN	ADDR_ERR_EN	PROT_ERR_EN
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-718. TOP_RCM_INTR_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN	R/W1TS	0h	Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
2	KICK_ERR_EN	R/W1TS	0h	Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

2.4.2.93 TOP_RCM_INTR_ENABLE_CLEAR Register

2.4.2.93.1 TOP_RCM_INTR_ENABLE_CLEAR Register (Offset = 101Ch) [reset = 0h]

Interrupt Enable Clear register.

Return to [Summary Table](#)

Table 2-719. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 101Ch

Figure 2-358. TOP_RCM_INTR_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN_CLR	KICK_ERR_EN_CLR	ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-720. TOP_RCM_INTR_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN_CLR	R/W1TC	0h	Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
2	KICK_ERR_EN_CLR	R/W1TC	0h	Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN_CLR	R/W1TC	0h	Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W1TC	0h	Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.

2.4.2.94 TOP_RCM_EOI Register

2.4.2.94.1 TOP_RCM_EOI Register (Offset = 1020h) [reset = 0h]

EOI register.

Return to [Summary Table](#)

Table 2-721. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1020h

Figure 2-359. TOP_RCM_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOI_VECTOR							
R/W							
0h							

Table 2-722. TOP_RCM_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	EOI_VECTOR	R/W	0h	EOI vector value. Write this with interrupt distribution value in the chip.

2.4.2.95 TOP_RCM_FAULT_ADDRESS Register

2.4.2.95.1 TOP_RCM_FAULT_ADDRESS Register (Offset = 1024h) [reset = 0h]

Fault Address register.

Return to [Summary Table](#)

Table 2-723. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1024h

Figure 2-360. TOP_RCM_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 2-724. TOP_RCM_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault Address.

2.4.2.96 TOP_RCM_FAULT_TYPE_STATUS Register

2.4.2.96.1 TOP_RCM_FAULT_TYPE_STATUS Register (Offset = 1028h) [reset = 0h]

Fault Type Status register.

Return to [Summary Table](#)

Table 2-725. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1028h

Figure 2-361. TOP_RCM_FAULT_TYPE_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	FAULT_NS	FAULT_TYPE					
NONE	R	R					
0h	0h	0h					

Table 2-726. TOP_RCM_FAULT_TYPE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	FAULT_NS	R	0h	Non-secure access.
5:0	FAULT_TYPE	R	0h	Fault Type 10_0000 = Supervisor read fault - priv = 1 dir = 1 dtype != 1 01_0000 = Supervisor write fault - priv = 1 dir = 0 00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1 00_0100 = User read fault - priv = 0 dir = 1 dtype = 1 00_0010 = User write fault - priv = 0 dir = 0 00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1 00_0000 = No fault

2.4.2.97 TOP_RCM_FAULT_ATTR_STATUS Register

2.4.2.97.1 TOP_RCM_FAULT_ATTR_STATUS Register (Offset = 102Ch) [reset = 0h]

Fault Attribute Status register.

Return to [Summary Table](#)

Table 2-727. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 102Ch

Figure 2-362. TOP_RCM_FAULT_ATTR_STATUS Name Register

31	30	29	28	27	26	25	24
FAULT_XID							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_XID				FAULT_ROUTEID			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
FAULT_ROUTEID							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_PRIVID							
R							
0h							

Table 2-728. TOP_RCM_FAULT_ATTR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	FAULT_XID	R	0h	XID.
19:8	FAULT_ROUTEID	R	0h	Route ID.
7:0	FAULT_PRIVID	R	0h	Privilege ID.

2.4.2.98 TOP_RCM_FAULT_CLEAR Register

2.4.2.98.1 TOP_RCM_FAULT_CLEAR Register (Offset = 1030h) [reset = 0h]

Fault Clear register.

Return to [Summary Table](#)

Table 2-729. Instance Table

Instance Name	Physical Address
TOP_RCM	5320 1030h

Figure 2-363. TOP_RCM_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
NONE							W
0h							0h

Table 2-730. TOP_RCM_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FAULT_CLR	W	0h	Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

2.5 MSS_RCM

MSS_RCM

2.5.1 MSS_RCM Summaries

MSS_RCM Summaries

Table 2-731. MSS_RCM Registers, Base Address=5320 8000h, Length=4096

Offset	Length	Register Name	MSS_RCM Physical Address
10h	32	MSS_RCM_R5SS0_RST_STATUS	5320 8010h
20h	32	MSS_RCM_R5SS0_RST_CAUSE_CLR	5320 8020h
30h	32	MSS_RCM_SYSRST_BY_DBG_RST0	5320 8030h
40h	32	MSS_RCM_RST_ASSERTDLY0	5320 8040h
50h	32	MSS_RCM_R5SS0_RST2ASSERTDLY	5320 8050h
60h	32	MSS_RCM_R5SS0_RST_WFICHECK	5320 8060h
100h	32	MSS_RCM_MCAN0_CLK_SRC_SEL	5320 8100h
104h	32	MSS_RCM_MCAN1_CLK_SRC_SEL	5320 8104h
140h	32	MSS_RCM_RT10_CLK_SRC_SEL	5320 8140h
144h	32	MSS_RCM_RT11_CLK_SRC_SEL	5320 8144h
148h	32	MSS_RCM_RT12_CLK_SRC_SEL	5320 8148h
14Ch	32	MSS_RCM_RT13_CLK_SRC_SEL	5320 814Ch
180h	32	MSS_RCM_MCSP10_CLK_SRC_SEL	5320 8180h
184h	32	MSS_RCM_MCSP11_CLK_SRC_SEL	5320 8184h
188h	32	MSS_RCM_MCSP12_CLK_SRC_SEL	5320 8188h
18Ch	32	MSS_RCM_MCSP13_CLK_SRC_SEL	5320 818Ch
1C0h	32	MSS_RCM_WDT0_CLK_SRC_SEL	5320 81C0h
1C4h	32	MSS_RCM_WDT1_CLK_SRC_SEL	5320 81C4h
1E0h	32	MSS_RCM_PRU_ICSS0_UART0_CLK_SRC_SEL	5320 81E0h
1E4h	32	MSS_RCM_PRU_ICSS1_UART0_CLK_SRC_SEL	5320 81E4h
1F0h	32	MSS_RCM_OSPI0_CLK_SRC_SEL	5320 81F0h
1F4h	32	MSS_RCM_OSPI1_CLK_SRC_SEL	5320 81F4h
1F8h	32	MSS_RCM_CONTROLSS_PLL_CLK_SRC_SEL	5320 81F8h
1FCh	32	MSS_RCM_CPTS_CLK_SRC_SEL	5320 81FCh
200h	32	MSS_RCM_GPMC_CLK_SRC_SEL	5320 8200h
204h	32	MSS_RCM_MMC0_CLK_SRC_SEL	5320 8204h
220h	32	MSS_RCM_CPSW_5_50_250_CLK_MUX_CTRL	5320 8220h
224h	32	MSS_RCM_I2C_CLK_SRC_SEL	5320 8224h
264h	32	MSS_RCM_LIN0_UART0_CLK_SRC_SEL	5320 8264h
268h	32	MSS_RCM_LIN1_UART1_CLK_SRC_SEL	5320 8268h
26Ch	32	MSS_RCM_LIN2_UART2_CLK_SRC_SEL	5320 826Ch
270h	32	MSS_RCM_LIN3_UART3_CLK_SRC_SEL	5320 8270h
274h	32	MSS_RCM_LIN4_UART4_CLK_SRC_SEL	5320 8274h
278h	32	MSS_RCM_LIN5_UART5_CLK_SRC_SEL	5320 8278h
2E4h	32	MSS_RCM_PRU_ICSS0_CORE_CLK_SRC_SEL	5320 82E4h
2E8h	32	MSS_RCM_PRU_ICSS1_CORE_CLK_SRC_SEL	5320 82E8h
300h	32	MSS_RCM_MCAN0_CLK_DIV_VAL	5320 8300h
304h	32	MSS_RCM_MCAN1_CLK_DIV_VAL	5320 8304h
340h	32	MSS_RCM_RT10_CLK_DIV_VAL	5320 8340h
344h	32	MSS_RCM_RT11_CLK_DIV_VAL	5320 8344h

Table 2-731. MSS_RCM Registers, Base Address=5320 8000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_RCM Physical Address
348h	32	MSS_RCM_RT12_CLK_DIV_VAL	5320 8348h
34Ch	32	MSS_RCM_RT13_CLK_DIV_VAL	5320 834Ch
380h	32	MSS_RCM_MCSP10_CLK_DIV_VAL	5320 8380h
384h	32	MSS_RCM_MCSP11_CLK_DIV_VAL	5320 8384h
388h	32	MSS_RCM_MCSP12_CLK_DIV_VAL	5320 8388h
38Ch	32	MSS_RCM_MCSP13_CLK_DIV_VAL	5320 838Ch
3C0h	32	MSS_RCM_WDT0_CLK_DIV_VAL	5320 83C0h
3C4h	32	MSS_RCM_WDT1_CLK_DIV_VAL	5320 83C4h
3E0h	32	MSS_RCM_PRU_ICSS0_UART_CLK_DIV_VAL	5320 83E0h
3E4h	32	MSS_RCM_PRU_ICSS1_UART_CLK_DIV_VAL	5320 83E4h
3F0h	32	MSS_RCM_OSPI0_CLK_DIV_VAL	5320 83F0h
3F4h	32	MSS_RCM_OSPI1_CLK_DIV_VAL	5320 83F4h
3F8h	32	MSS_RCM_CONTROLSS_PLL_CLK_DIV_VAL	5320 83F8h
3FCh	32	MSS_RCM_CPTS_CLK_DIV_VAL	5320 83FCh
400h	32	MSS_RCM_GPMC_CLK_DIV_VAL	5320 8400h
404h	32	MSS_RCM_MMC0_CLK_DIV_VAL	5320 8404h
408h	32	MSS_RCM_MSS_ELM_CLK_DIV_VAL	5320 8408h
40Ch	32	MSS_RCM_RGMII_5_CLK_DIV_VAL	5320 840Ch
410h	32	MSS_RCM_RGMII_50_CLK_DIV_VAL	5320 8410h
414h	32	MSS_RCM_RGMII_250_CLK_DIV_VAL	5320 8414h
418h	32	MSS_RCM_XTAL_32K_CLK_DIV_VAL	5320 8418h
41Ch	32	MSS_RCM_XTAL_TEMPSENSE_32K_CLK_DIV_VAL	5320 841Ch
424h	32	MSS_RCM_I2C_CLK_DIV_VAL	5320 8424h
464h	32	MSS_RCM_LIN0_UART0_CLK_DIV_VAL	5320 8464h
468h	32	MSS_RCM_LIN1_UART1_CLK_DIV_VAL	5320 8468h
46Ch	32	MSS_RCM_LIN2_UART2_CLK_DIV_VAL	5320 846Ch
470h	32	MSS_RCM_LIN3_UART3_CLK_DIV_VAL	5320 8470h
474h	32	MSS_RCM_LIN4_UART4_CLK_DIV_VAL	5320 8474h
478h	32	MSS_RCM_LIN5_UART5_CLK_DIV_VAL	5320 8478h
4E4h	32	MSS_RCM_PRU_ICSS0_CORE_CLK_DIV_VAL	5320 84E4h
4E8h	32	MSS_RCM_PRU_ICSS1_CORE_CLK_DIV_VAL	5320 84E8h
500h	32	MSS_RCM_MCAN0_CLK_GATE	5320 8500h
504h	32	MSS_RCM_MCAN1_CLK_GATE	5320 8504h
540h	32	MSS_RCM_RT10_CLK_GATE	5320 8540h
544h	32	MSS_RCM_RT11_CLK_GATE	5320 8544h
548h	32	MSS_RCM_RT12_CLK_GATE	5320 8548h
54Ch	32	MSS_RCM_RT13_CLK_GATE	5320 854Ch
580h	32	MSS_RCM_MCSP10_CLK_GATE	5320 8580h
584h	32	MSS_RCM_MCSP11_CLK_GATE	5320 8584h
588h	32	MSS_RCM_MCSP12_CLK_GATE	5320 8588h
58Ch	32	MSS_RCM_MCSP13_CLK_GATE	5320 858Ch
5C0h	32	MSS_RCM_WDT0_CLK_GATE	5320 85C0h
5C4h	32	MSS_RCM_WDT1_CLK_GATE	5320 85C4h
5E0h	32	MSS_RCM_PRU_ICSS0_UART_CLK_GATE	5320 85E0h
5E4h	32	MSS_RCM_PRU_ICSS1_UART_CLK_GATE	5320 85E4h
5F0h	32	MSS_RCM_OSPI0_CLK_GATE	5320 85F0h
5F4h	32	MSS_RCM_OSPI1_CLK_GATE	5320 85F4h

Table 2-731. MSS_RCM Registers, Base Address=5320 8000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_RCM Physical Address
5F8h	32	MSS_RCM_CONTROLSS_PLL_CLK_GATE	5320 85F8h
5FCh	32	MSS_RCM_CPTS_CLK_GATE	5320 85FCh
600h	32	MSS_RCM_GPMC_CLK_GATE	5320 8600h
604h	32	MSS_RCM_MMC0_CLK_GATE	5320 8604h
608h	32	MSS_RCM_MSS_ELM_CLK_GATE	5320 8608h
60Ch	32	MSS_RCM_RGMII_5_CLK_GATE	5320 860Ch
610h	32	MSS_RCM_RGMII_50_CLK_GATE	5320 8610h
614h	32	MSS_RCM_RGMII_250_CLK_GATE	5320 8614h
618h	32	MSS_RCM_MMC0_32K_CLK_GATE	5320 8618h
61Ch	32	MSS_RCM_TEMPSENSE_32K_CLK_GATE	5320 861Ch
620h	32	MSS_RCM_CPSW_CLK_GATE	5320 8620h
624h	32	MSS_RCM_I2C0_CLK_GATE	5320 8624h
628h	32	MSS_RCM_I2C1_CLK_GATE	5320 8628h
62Ch	32	MSS_RCM_I2C2_CLK_GATE	5320 862Ch
664h	32	MSS_RCM_LIN0_CLK_GATE	5320 8664h
668h	32	MSS_RCM_LIN1_CLK_GATE	5320 8668h
66Ch	32	MSS_RCM_LIN2_CLK_GATE	5320 866Ch
6A4h	32	MSS_RCM_UART0_CLK_GATE	5320 86A4h
6A8h	32	MSS_RCM_UART1_CLK_GATE	5320 86A8h
6ACh	32	MSS_RCM_UART2_CLK_GATE	5320 86ACh
6B0h	32	MSS_RCM_UART3_CLK_GATE	5320 86B0h
6B4h	32	MSS_RCM_UART4_CLK_GATE	5320 86B4h
6B8h	32	MSS_RCM_UART5_CLK_GATE	5320 86B8h
6E4h	32	MSS_RCM_MSS_PRU_ICSS0_CORE_CLK_GATE	5320 86E4h
6E8h	32	MSS_RCM_MSS_PRU_ICSS1_CORE_CLK_GATE	5320 86E8h
700h	32	MSS_RCM_R5SS0_CORE0_GATE	5320 8700h
710h	32	MSS_RCM_R5SS0_CORE1_GATE	5320 8710h
720h	32	MSS_RCM_PRU_ICSS0_IEP_CLK_GATE	5320 8720h
724h	32	MSS_RCM_PRU_ICSS1_IEP_CLK_GATE	5320 8724h
730h	32	MSS_RCM_MSS_PRU_ICSS0_SYS_CLK_GATE	5320 8730h
734h	32	MSS_RCM_MSS_PRU_ICSS1_SYS_CLK_GATE	5320 8734h
740h	32	MSS_RCM_USB_CLK_GATE	5320 8740h
744h	32	MSS_RCM_USB_WKUP_CLK_GATE	5320 8744h
748h	32	MSS_RCM_USB_XTAL_CLK_GATE	5320 8748h
800h	32	MSS_RCM_HSM_RTIA_CLK_SRC_SEL	5320 8800h
804h	32	MSS_RCM_HSM_WDT_CLK_SRC_SEL	5320 8804h
808h	32	MSS_RCM_HSM_RTC_CLK_SRC_SEL	5320 8808h
80Ch	32	MSS_RCM_HSM_DMTA_CLK_SRC_SEL	5320 880Ch
810h	32	MSS_RCM_HSM_DMTB_CLK_SRC_SEL	5320 8810h
814h	32	MSS_RCM_HSM_RTI_CLK_DIV_VAL	5320 8814h
818h	32	MSS_RCM_HSM_WDT_CLK_DIV_VAL	5320 8818h
81Ch	32	MSS_RCM_HSM_RTC_CLK_DIV_VAL	5320 881Ch
820h	32	MSS_RCM_HSM_DMTA_CLK_DIV_VAL	5320 8820h
824h	32	MSS_RCM_HSM_DMTB_CLK_DIV_VAL	5320 8824h
828h	32	MSS_RCM_HSM_RTI_CLK_GATE	5320 8828h
82Ch	32	MSS_RCM_HSM_WDT_CLK_GATE	5320 882Ch
830h	32	MSS_RCM_HSM_RTC_CLK_GATE	5320 8830h

Table 2-731. MSS_RCM Registers, Base Address=5320 8000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_RCM Physical Address
834h	32	MSS_RCM_HSM_DMTA_CLK_GATE	5320 8834h
838h	32	MSS_RCM_HSM_DMTB_CLK_GATE	5320 8838h
83Ch	32	MSS_RCM_HSM_RTI_CLK_STATUS	5320 883Ch
840h	32	MSS_RCM_HSM_WDT_CLK_STATUS	5320 8840h
844h	32	MSS_RCM_HSM_RTC_CLK_STATUS	5320 8844h
848h	32	MSS_RCM_HSM_DMTA_CLK_STATUS	5320 8848h
84Ch	32	MSS_RCM_HSM_DMTB_CLK_STATUS	5320 884Ch
900h	32	MSS_RCM_MCAN0_CLK_STATUS	5320 8900h
904h	32	MSS_RCM_MCAN1_CLK_STATUS	5320 8904h
940h	32	MSS_RCM_RTI0_CLK_STATUS	5320 8940h
944h	32	MSS_RCM_RTI1_CLK_STATUS	5320 8944h
948h	32	MSS_RCM_RTI2_CLK_STATUS	5320 8948h
94Ch	32	MSS_RCM_RTI3_CLK_STATUS	5320 894Ch
980h	32	MSS_RCM_MCSP10_CLK_STATUS	5320 8980h
984h	32	MSS_RCM_MCSP11_CLK_STATUS	5320 8984h
988h	32	MSS_RCM_MCSP12_CLK_STATUS	5320 8988h
98Ch	32	MSS_RCM_MCSP13_CLK_STATUS	5320 898Ch
9C0h	32	MSS_RCM_WDT0_CLK_STATUS	5320 89C0h
9C4h	32	MSS_RCM_WDT1_CLK_STATUS	5320 89C4h
9E0h	32	MSS_RCM_PRU_ICSS0_UART_CLK_STATUS	5320 89E0h
9E4h	32	MSS_RCM_PRU_ICSS1_UART_CLK_STATUS	5320 89E4h
9F0h	32	MSS_RCM_OSPI0_CLK_STATUS	5320 89F0h
9F4h	32	MSS_RCM_OSPI1_CLK_STATUS	5320 89F4h
9F8h	32	MSS_RCM_CONTROLSS_PLL_CLK_STATUS	5320 89F8h
9FCh	32	MSS_RCM_CPTS_CLK_STATUS	5320 89FCh
A00h	32	MSS_RCM_GPMC_CLK_STATUS	5320 8A00h
A04h	32	MSS_RCM_MMC0_CLK_STATUS	5320 8A04h
A08h	32	MSS_RCM_MSS_ELM_CLK_STATUS	5320 8A08h
A0Ch	32	MSS_RCM_RGMII_5_CLK_STATUS	5320 8A0Ch
A10h	32	MSS_RCM_RGMII_50_CLK_STATUS	5320 8A10h
A14h	32	MSS_RCM_RGMII_250_CLK_STATUS	5320 8A14h
A18h	32	MSS_RCM_MMC0_32K_CLK_STATUS	5320 8A18h
A1Ch	32	MSS_RCM_TEMPENSE_32K_CLK_STATUS	5320 8A1Ch
A20h	32	MSS_RCM_CPSW_5_50_250_CLK_STATUS	5320 8A20h
A24h	32	MSS_RCM_I2C_CLK_STATUS	5320 8A24h
A64h	32	MSS_RCM_LIN0_UART0_CLK_STATUS	5320 8A64h
A68h	32	MSS_RCM_LIN1_UART1_CLK_STATUS	5320 8A68h
A6Ch	32	MSS_RCM_LIN2_UART2_CLK_STATUS	5320 8A6Ch
A70h	32	MSS_RCM_LIN3_UART3_CLK_STATUS	5320 8A70h
A74h	32	MSS_RCM_LIN4_UART4_CLK_STATUS	5320 8A74h
A78h	32	MSS_RCM_LIN5_UART5_CLK_STATUS	5320 8A78h
AE4h	32	MSS_RCM_PRU_ICSS0_CORE_CLK_STATUS	5320 8AE4h
AE8h	32	MSS_RCM_PRU_ICSS1_CORE_CLK_STATUS	5320 8AE8h
B00h	32	MSS_RCM_MCAN0_RST_CTRL	5320 8B00h
B04h	32	MSS_RCM_MCAN1_RST_CTRL	5320 8B04h
B40h	32	MSS_RCM_RTI0_RST_CTRL	5320 8B40h
B44h	32	MSS_RCM_RTI1_RST_CTRL	5320 8B44h

Table 2-731. MSS_RCM Registers, Base Address=5320 8000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_RCM Physical Address
B48h	32	MSS_RCM_RT12_RST_CTRL	5320 8B48h
B4Ch	32	MSS_RCM_RT13_RST_CTRL	5320 8B4Ch
B80h	32	MSS_RCM_MCSP10_RST_CTRL	5320 8B80h
B84h	32	MSS_RCM_MCSP11_RST_CTRL	5320 8B84h
B88h	32	MSS_RCM_MCSP12_RST_CTRL	5320 8B88h
B8Ch	32	MSS_RCM_MCSP13_RST_CTRL	5320 8B8Ch
BC0h	32	MSS_RCM_WDT0_RST_CTRL	5320 8BC0h
BC4h	32	MSS_RCM_WDT1_RST_CTRL	5320 8BC4h
BE0h	32	MSS_RCM_PRU_ICSS0_RST_CTRL	5320 8BE0h
BE4h	32	MSS_RCM_PRU_ICSS1_RST_CTRL	5320 8BE4h
BF0h	32	MSS_RCM_OSPI0_RST_CTRL	5320 8BF0h
BF4h	32	MSS_RCM_OSPI1_RST_CTRL	5320 8BF4h
C00h	32	MSS_RCM_GPMC_RST_CTRL	5320 8C00h
C04h	32	MSS_RCM_MMC0_RST_CTRL	5320 8C04h
C08h	32	MSS_RCM_MSS_ELM_RST_CTRL	5320 8C08h
C1Ch	32	MSS_RCM_TEMPSENSE_32K_RST_CTRL	5320 8C1Ch
C20h	32	MSS_RCM_CPSW_RST_CTRL	5320 8C20h
C24h	32	MSS_RCM_I2C0_RST_CTRL	5320 8C24h
C28h	32	MSS_RCM_I2C1_RST_CTRL	5320 8C28h
C2Ch	32	MSS_RCM_I2C2_RST_CTRL	5320 8C2Ch
C64h	32	MSS_RCM_LIN0_RST_CTRL	5320 8C64h
C68h	32	MSS_RCM_LIN1_RST_CTRL	5320 8C68h
C6Ch	32	MSS_RCM_LIN2_RST_CTRL	5320 8C6Ch
CA4h	32	MSS_RCM_UART0_RST_CTRL	5320 8CA4h
CA8h	32	MSS_RCM_UART1_RST_CTRL	5320 8CA8h
CACh	32	MSS_RCM_UART2_RST_CTRL	5320 8CACh
CB0h	32	MSS_RCM_UART3_RST_CTRL	5320 8CB0h
CB4h	32	MSS_RCM_UART4_RST_CTRL	5320 8CB4h
CB8h	32	MSS_RCM_UART5_RST_CTRL	5320 8CB8h
D00h	32	MSS_RCM_R5SS0_POR_RST_CTRL	5320 8D00h
D10h	32	MSS_RCM_R5SS0_CORE0_GRST_CTRL	5320 8D10h
D20h	32	MSS_RCM_R5SS0_CORE1_GRST_CTRL	5320 8D20h
D30h	32	MSS_RCM_R5SS0_CORE0_LRST_CTRL	5320 8D30h
D40h	32	MSS_RCM_R5SS0_CORE1_LRST_CTRL	5320 8D40h
D50h	32	MSS_RCM_R5SS0_VIM0_RST_CTRL	5320 8D50h
D60h	32	MSS_RCM_R5SS0_VIM1_RST_CTRL	5320 8D60h
D70h	32	MSS_RCM_GPIO0_RST_CTRL	5320 8D70h
D74h	32	MSS_RCM_GPIO1_RST_CTRL	5320 8D74h
DD0h	32	MSS_RCM_EDMA_RST_CTRL	5320 8DD0h
DD4h	32	MSS_RCM_INFRA_RST_CTRL	5320 8DD4h
DD8h	32	MSS_RCM_SPINLOCK0_RST_CTRL	5320 8DD8h
DDCh	32	MSS_RCM_USB_RST_CTRL	5320 8DDCh
DE0h	32	MSS_RCM_MCRC0_RST_CTRL	5320 8DE0h
DE4h	32	MSS_RCM_TOP_ESM_RST_CTRL	5320 8DE4h
DE8h	32	MSS_RCM_DCC0_RST_CTRL	5320 8DE8h
DECh	32	MSS_RCM_DCC1_RST_CTRL	5320 8DECh
DF0h	32	MSS_RCM_DCC2_RST_CTRL	5320 8DF0h

Table 2-731. MSS_RCM Registers, Base Address=5320 8000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_RCM Physical Address
DF4h	32	MSS_RCM_DCC3_RST_CTRL	5320 8DF4h
E00h	32	MSS_RCM_L2OCRAM_BANK0_PD_CTRL	5320 8E00h
E04h	32	MSS_RCM_L2OCRAM_BANK1_PD_CTRL	5320 8E04h
E08h	32	MSS_RCM_L2OCRAM_BANK2_PD_CTRL	5320 8E08h
E20h	32	MSS_RCM_L2OCRAM_BANK0_PD_STATUS	5320 8E20h
E24h	32	MSS_RCM_L2OCRAM_BANK1_PD_STATUS	5320 8E24h
E28h	32	MSS_RCM_L2OCRAM_BANK2_PD_STATUS	5320 8E28h
1008h	32	MSS_RCM_LOCK0_KICK0	5320 9008h
100Ch	32	MSS_RCM_LOCK0_KICK1	5320 900Ch
1010h	32	MSS_RCM_INTR_RAW_STATUS	5320 9010h
1014h	32	MSS_RCM_INTR_ENABLED_STATUS_CLEAR	5320 9014h
1018h	32	MSS_RCM_INTR_ENABLE	5320 9018h
101Ch	32	MSS_RCM_INTR_ENABLE_CLEAR	5320 901Ch
1020h	32	MSS_RCM_EOI	5320 9020h
1024h	32	MSS_RCM_FAULT_ADDRESS	5320 9024h
1028h	32	MSS_RCM_FAULT_TYPE_STATUS	5320 9028h
102Ch	32	MSS_RCM_FAULT_ATTR_STATUS	5320 902Ch
1030h	32	MSS_RCM_FAULT_CLEAR	5320 9030h

2.5.2 MSS_RCM Registers

MSS_RCM Registers

2.5.2.1 MSS_RCM_R5SS0_RST_STATUS Register

2.5.2.1.1 MSS_RCM_R5SS0_RST_STATUS Register (Offset = 10h) [reset = 3h]

R5SS Reset Cause Status register of corresponding R5SS.

Return to [Summary Table](#)

Table 2-732. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8010h

Figure 2-364. MSS_RCM_R5SS0_RST_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				R5SS0_RST_STATUS_CAUSE			
NONE				R			
0h				3h			
7	6	5	4	3	2	1	0
R5SS0_RST_STATUS_CAUSE							
R							
3h							

Table 2-733. MSS_RCM_R5SS0_RST_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	R5SS0_RST_STATUS_CAUSE	R	3h	Has the status because of which reset has happened. Bit0: POR Reset Bit1: Warm Reset [ALso set during POR Reset] Bit2: CR5SS0 STC Reset Bit3: Reset for CORE0 and MSS_CORE00_VIM using MSS_RCM::MSS_CR5SSA0_RST_CTRL Bit4: Reset for CORE1 and MSS_CORE10_VIM using MSS_RCM::MSS_CR5SSB0_RST_CTRL Bit5: Reset for CORE0 only using MSS_RCM::MSS_CORE00_RST_CTRL Bit6: Reset for CORE1 only using MSS_RCM::MSS_CORE10_RST_CTRL Bit7: Reset for CORE0 and MSS_CORE00_VIM caused because of reset request by debugger in CORE00 Bit8: Reset for CORE10 and MSS_CORE10_VIM caused because of reset request by debugger in CORE10 Bit9: Reset for CR5SS0 by the RESET FSM using MSS_CTRL::R5SS0_CONTROL_RESET_FSM_TRIGGER Bit 10 : Reset for CR5SS0 using MSS_RCM.R5SS0_POR_RST_CTRL

2.5.2.2 MSS_RCM_R5SS0_RST_CAUSE_CLR Register

2.5.2.2.1 MSS_RCM_R5SS0_RST_CAUSE_CLR Register (Offset = 20h) [reset = 0h]

R5SS Reset Cause Clear register of corresponding R5SS.

Return to [Summary Table](#)

Table 2-734. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8020h

Figure 2-365. MSS_RCM_R5SS0_RST_CAUSE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_RST_CAUSE_CLR_CLR		
NONE					R/W		
0h					0h		

Table 2-735. MSS_RCM_R5SS0_RST_CAUSE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_RST_CAUSE_CLR_CLR	R/W	0h	Has the status because of which reset has happened. Bit0: POR Reset Bit1: Warm Reset [ALso set during POR Reset] Bit2: CR5SS1 STC Reset Bit3: Reset for CORE0 and MSS_CORE00_VIM using MSS_RCM::MSS_CR5SSA0_RST_CTRL Bit4: Reset for CORE1 and MSS_CORE10_VIM using MSS_RCM::MSS_CR5SSB0_RST_CTRL Bit5: Reset for CORE0 only using MSS_RCM::MSS_CORE00_RST_CTRL Bit6: Reset for CORE1 only using MSS_RCM::MSS_CORE10_RST_CTRL Bit7: Reset for CORE0 and MSS_CORE00_VIM caused because of reset request by debugger in CORE00 Bit8: Reset for CORE10 and MSS_CORE10_VIM caused because of reset request by debugger in CORE10 Bit9: Reset for CR5SS0 by the RESET FSM using MSS_CTRL::R5SS0_CONTROL_RESET_FSM_TRIGGER Bit 10 : Reset for CR5SS1 using MSS_RCM.R5SS0_POR_RST_CTRL

2.5.2.3 MSS_RCM_SYSRST_BY_DBG_RST0 Register

2.5.2.3.1 MSS_RCM_SYSRST_BY_DBG_RST0 Register (Offset = 30h) [reset = 0h]

This register enables Core debug reset request to propagate to RCM.

Return to [Summary Table](#)

Table 2-736. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8030h

Figure 2-366. MSS_RCM_SYSRST_BY_DBG_RST0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				SYSRST_BY_DBG_RST0_R5B			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SYSRST_BY_DBG_RST0_R5A			
NONE				R/W			
0h				0h			

Table 2-737. MSS_RCM_SYSRST_BY_DBG_RST0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED	NONE	0h	Reserved
18:16	SYSRST_BY_DBG_RST0_R5B	R/W	0h	Writing 3'b111 will block debug reset request from CORE1 toggling reset for CORE1 of respective R5SS
15:3	RESERVED	NONE	0h	Reserved
2:0	SYSRST_BY_DBG_RST0_R5A	R/W	0h	Writing 3'b111 will block debug reset request from CORE0 toggling reset for CORE0 of respective R5SS

2.5.2.4 MSS_RCM_RST_ASSERTDLY0 Register

2.5.2.4.1 MSS_RCM_RST_ASSERTDLY0 Register (Offset = 40h) [reset = Fh]

This register controls the reset duration of the corresponding R5SS.

Return to [Summary Table](#)

Table 2-738. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8040h

Figure 2-367. MSS_RCM_RST_ASSERTDLY0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RST_ASSERTDLY0_COMMON							
R/W							
Fh							

Table 2-739. MSS_RCM_RST_ASSERTDLY0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	RST_ASSERTDLY0_COMMON	R/W	Fh	Value decides number of cycles reset should be kept asserted for CR5SS related resets. Programming a value of 0xFF will keep the reset asserted until a new value other than 0xFF is written to this register The actual duration is count + 2 cycles. S/W Recommended value for this is 0x0F The COUNT is applicable to both CPU cores

2.5.2.5 MSS_RCM_R5SS0_RST2ASSERTDLY Register

2.5.2.5.1 MSS_RCM_R5SS0_RST2ASSERTDLY Register (Offset = 50h) [reset = 0h]

This register controls the delay of Reset assertion to the corresponding R5SS.

Return to [Summary Table](#)

Table 2-740. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8050h

Figure 2-368. MSS_RCM_R5SS0_RST2ASSERTDLY Name Register

31	30	29	28	27	26	25	24
R5SS0_RST2ASSERTDLY_R5B							
R/W							
0h							
23	22	21	20	19	18	17	16
R5SS0_RST2ASSERTDLY_R5A							
R/W							
0h							
15	14	13	12	11	10	9	8
R5SS0_RST2ASSERTDLY_R5SSB							
R/W							
0h							
7	6	5	4	3	2	1	0
R5SS0_RST2ASSERTDLY_R5SSA							
R/W							
0h							

Table 2-741. MSS_RCM_R5SS0_RST2ASSERTDLY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	R5SS0_RST2ASSERTDLY_R5B	R/W	0h	Value decides number of cycles to wait before asserting reset for local reset for CORE1
23:16	R5SS0_RST2ASSERTDLY_R5A	R/W	0h	Value decides number of cycles to wait before asserting reset for local reset for CORE0.
15:8	R5SS0_RST2ASSERTDLY_R5SSB	R/W	0h	Value decides number of cycles to wait before asserting reset for global reset for CORE1
7:0	R5SS0_RST2ASSERTDLY_R5SSA	R/W	0h	Value decides number of cycles to wait before asserting reset for global reset for CORE0.

2.5.2.6 MSS_RCM_R5SS0_RST_WFICHECK Register

2.5.2.6.1 MSS_RCM_R5SS0_RST_WFICHECK Register (Offset = 60h) [reset = 7070707h]

Enable WFI ceck before R5 Reset is asserted.

Return to [Summary Table](#)

Table 2-742. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8060h

Figure 2-369. MSS_RCM_R5SS0_RST_WFICHECK Name Register

31	30	29	28	27	26	25	24
RESERVED				R5SS0_RST_WFICHECK_R5B			
NONE				R/W			
0h				7h			
23	22	21	20	19	18	17	16
RESERVED				R5SS0_RST_WFICHECK_R5A			
NONE				R/W			
0h				7h			
15	14	13	12	11	10	9	8
RESERVED				R5SS0_RST_WFICHECK_R5SSB			
NONE				R/W			
0h				7h			
7	6	5	4	3	2	1	0
RESERVED				R5SS0_RST_WFICHECK_R5SSA			
NONE				R/W			
0h				7h			

Table 2-743. MSS_RCM_R5SS0_RST_WFICHECK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	NONE	0h	Reserved
26:24	R5SS0_RST_WFICHECK_R5B	R/W	7h	Writing 3'b000 will disable check for WFI before local reset assertion of CORE0
23:19	RESERVED	NONE	0h	Reserved
18:16	R5SS0_RST_WFICHECK_R5A	R/W	7h	Writing 3'b000 will disable check for WFI before local reset assertion of CORE0
15:11	RESERVED	NONE	0h	Reserved
10:8	R5SS0_RST_WFICHECK_R5SSB	R/W	7h	Writing 3'b000 will disable check for WFI before global reset assertion of CORE1
7:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_RST_WFICHECK_R5SSA	R/W	7h	Writing 3'b000 will disable check for WFI before global reset assertion of CORE0

2.5.2.7 MSS_RCM_MCAN0_CLK_SRC_SEL Register

2.5.2.7.1 MSS_RCM_MCAN0_CLK_SRC_SEL Register (Offset = 100h) [reset = 0h]

Clock Source selection Register for corresponding Root clock.

Return to [Summary Table](#)

Table 2-744. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8100h

Figure 2-370. MSS_RCM_MCAN0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCAN0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCAN0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-745. MSS_RCM_MCAN0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCAN0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for QSPI.Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values for selecting clock source- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT1 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.8 MSS_RCM_MCAN1_CLK_SRC_SEL Register

2.5.2.8.1 MSS_RCM_MCAN1_CLK_SRC_SEL Register (Offset = 104h) [reset = 0h]

Clock Source selection Register for corresponding Root clock.

Return to [Summary Table](#)

Table 2-746. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8104h

Figure 2-371. MSS_RCM_MCAN1_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCAN1_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCAN1_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-747. MSS_RCM_MCAN1_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCAN1_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for QSPI.Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values for selecting clock source- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT1 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.9 MSS_RCM_RTIO_CLK_SRC_SEL Register

2.5.2.9.1 MSS_RCM_RTIO_CLK_SRC_SEL Register (Offset = 140h) [reset = 0h]

Return to [Summary Table](#)

Table 2-748. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8140h

Figure 2-372. MSS_RCM_RTIO_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RTIO_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RTIO_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-749. MSS_RCM_RTIO_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RTIO_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding RTI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - DPLL_ETH_HSDIV0_CLKOUT0 0x777 - CTPS_GENF0

2.5.2.10 MSS_RCM_RT11_CLK_SRC_SEL Register

2.5.2.10.1 MSS_RCM_RT11_CLK_SRC_SEL Register (Offset = 144h) [reset = 0h]

Return to [Summary Table](#)

Table 2-750. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8144h

Figure 2-373. MSS_RCM_RT11_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RT11_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RT11_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-751. MSS_RCM_RT11_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RT11_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding RTI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - DPLL_ETH_HSDIV0_CLKOUT0 0x777 - CTPS_GENF0

2.5.2.11 MSS_RCM_RT12_CLK_SRC_SEL Register

2.5.2.11.1 MSS_RCM_RT12_CLK_SRC_SEL Register (Offset = 148h) [reset = 0h]

Return to [Summary Table](#)

Table 2-752. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8148h

Figure 2-374. MSS_RCM_RT12_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RT12_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RT12_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-753. MSS_RCM_RT12_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RT12_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding RTI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - DPLL_ETH_HSDIV0_CLKOUT0 0x777 - CTPS_GENF0

2.5.2.12 MSS_RCM_RT13_CLK_SRC_SEL Register

2.5.2.12.1 MSS_RCM_RT13_CLK_SRC_SEL Register (Offset = 14Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-754. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 814Ch

Figure 2-375. MSS_RCM_RT13_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RT13_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RT13_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-755. MSS_RCM_RT13_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RT13_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding RTI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - DPLL_ETH_HSDIV0_CLKOUT0 0x777 - CTPS_GENF0

2.5.2.13 MSS_RCM_MCSPi0_CLK_SRC_SEL Register

2.5.2.13.1 MSS_RCM_MCSPi0_CLK_SRC_SEL Register (Offset = 180h) [reset = 0h]

Return to [Summary Table](#)

Table 2-756. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8180h

Figure 2-376. MSS_RCM_MCSPi0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSPi0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSPi0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-757. MSS_RCM_MCSPi0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSPi0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding SPI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.14 MSS_RCM_MCSP11_CLK_SRC_SEL Register

2.5.2.14.1 MSS_RCM_MCSP11_CLK_SRC_SEL Register (Offset = 184h) [reset = 0h]

Return to [Summary Table](#)

Table 2-758. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8184h

Figure 2-377. MSS_RCM_MCSP11_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSP11_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSP11_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-759. MSS_RCM_MCSP11_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSP11_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding SPI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.15 MSS_RCM_MCSPi2_CLK_SRC_SEL Register

2.5.2.15.1 MSS_RCM_MCSPi2_CLK_SRC_SEL Register (Offset = 188h) [reset = 0h]

Return to [Summary Table](#)

Table 2-760. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8188h

Figure 2-378. MSS_RCM_MCSPi2_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSPi2_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSPi2_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-761. MSS_RCM_MCSPi2_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSPi2_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding SPI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.16 MSS_RCM_MCSPi3_CLK_SRC_SEL Register

2.5.2.16.1 MSS_RCM_MCSPi3_CLK_SRC_SEL Register (Offset = 18Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-762. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 818Ch

Figure 2-379. MSS_RCM_MCSPi3_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSPi3_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSPi3_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-763. MSS_RCM_MCSPi3_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSPi3_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for Corresponding SPI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.17 MSS_RCM_WDT0_CLK_SRC_SEL Register

2.5.2.17.1 MSS_RCM_WDT0_CLK_SRC_SEL Register (Offset = 1C0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-764. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81C0h

Figure 2-380. MSS_RCM_WDT0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WDT0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
WDT0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-765. MSS_RCM_WDT0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	WDT0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for WDT. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - RCCLK10M 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK32K

2.5.2.18 MSS_RCM_WDT1_CLK_SRC_SEL Register

2.5.2.18.1 MSS_RCM_WDT1_CLK_SRC_SEL Register (Offset = 1C4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-766. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81C4h

Figure 2-381. MSS_RCM_WDT1_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WDT1_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
WDT1_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-767. MSS_RCM_WDT1_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	WDT1_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for WDT. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - RCCLK10M 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK32K

2.5.2.19 MSS_RCM_PRU_ICSS0_UART0_CLK_SRC_SEL Register

2.5.2.19.1 MSS_RCM_PRU_ICSS0_UART0_CLK_SRC_SEL Register (Offset = 1E0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-768. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81E0h

Figure 2-382. MSS_RCM_PRU_ICSS0_UART0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS0_UART0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS0_UART0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-769. MSS_RCM_PRU_ICSS0_UART0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS0_UART0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for ICSSM0_UCLK. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.20 MSS_RCM_PRU_ICSS1_UART0_CLK_SRC_SEL Register

2.5.2.20.1 MSS_RCM_PRU_ICSS1_UART0_CLK_SRC_SEL Register (Offset = 1E4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-770. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81E4h

Figure 2-383. MSS_RCM_PRU_ICSS1_UART0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS1_UART0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS1_UART0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-771. MSS_RCM_PRU_ICSS1_UART0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS1_UART0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for ICSSM0_UCLK. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.21 MSS_RCM_OSPI0_CLK_SRC_SEL Register

2.5.2.21.1 MSS_RCM_OSPI0_CLK_SRC_SEL Register (Offset = 1F0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-772. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81F0h

Figure 2-384. MSS_RCM_OSPI0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OSPI0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OSPI0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-773. MSS_RCM_OSPI0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OSPI0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for OSPI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_ETH_HSDIV0_CLKOUT2 0x555 - RCCLK10M 0x666 - DPLL_CORE_HSDIV0_CLKOUT3 0x777 - DPLL_PER_HSDIV0_CLKOUT3

2.5.2.22 MSS_RCM_OSPI1_CLK_SRC_SEL Register

2.5.2.22.1 MSS_RCM_OSPI1_CLK_SRC_SEL Register (Offset = 1F4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-774. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81F4h

Figure 2-385. MSS_RCM_OSPI1_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OSPI1_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OSPI1_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-775. MSS_RCM_OSPI1_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OSPI1_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for OSPI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_ETH_HSDIV0_CLKOUT2 0x555 - RCCLK10M 0x666 - DPLL_CORE_HSDIV0_CLKOUT3 0x777 - DPLL_PER_HSDIV0_CLKOUT3

2.5.2.23 MSS_RCM_CONTROLSS_PLL_CLK_SRC_SEL Register

2.5.2.23.1 MSS_RCM_CONTROLSS_PLL_CLK_SRC_SEL Register (Offset = 1F8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-776. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81F8h

Figure 2-386. MSS_RCM_CONTROLSS_PLL_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CONTROLSS_PLL_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CONTROLSS_PLL_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-777. MSS_RCM_CONTROLSS_PLL_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CONTROLSS_PLL_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for CONTROLSS_PLL. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - DPLL_CORE_HSDIV0_CLKOUT2 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.24 MSS_RCM_CPTS_CLK_SRC_SEL Register

2.5.2.24.1 MSS_RCM_CPTS_CLK_SRC_SEL Register (Offset = 1FCh) [reset = 0h]

Return to [Summary Table](#)

Table 2-778. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 81FCh

Figure 2-387. MSS_RCM_CPTS_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CPTS_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CPTS_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-779. MSS_RCM_CPTS_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CPTS_CLK_SRC_SEL_C LKSRCSEL	R/W	0h	Select line for selecting source clock for CPTS. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_CORE_HSDIV0_CLKOUT1 0x444 - DPLL_ETH_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT1

2.5.2.25 MSS_RCM_GPMC_CLK_SRC_SEL Register

2.5.2.25.1 MSS_RCM_GPMC_CLK_SRC_SEL Register (Offset = 200h) [reset = 0h]

Return to [Summary Table](#)

Table 2-780. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8200h

Figure 2-388. MSS_RCM_GPMC_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				GPMC_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
GPMC_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-781. MSS_RCM_GPMC_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	GPMC_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for GPMC. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.26 MSS_RCM_MMC0_CLK_SRC_SEL Register

2.5.2.26.1 MSS_RCM_MMC0_CLK_SRC_SEL Register (Offset = 204h) [reset = 0h]

Return to [Summary Table](#)

Table 2-782. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8204h

Figure 2-389. MSS_RCM_MMC0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MMC0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MMC0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-783. MSS_RCM_MMC0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MMC0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for MMCSD. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.27 MSS_RCM_CPSW_5_50_250_CLK_MUX_CTRL Register

2.5.2.27.1 MSS_RCM_CPSW_5_50_250_CLK_MUX_CTRL Register (Offset = 220h) [reset = 0h]

Return to [Summary Table](#)

Table 2-784. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8220h

Figure 2-390. MSS_RCM_CPSW_5_50_250_CLK_MUX_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CPSW_5_50_250_CLK_MUX_CTRL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CPSW_5_50_250_CLK_MUX_CTRL_CLKSRCSEL							
R/W							
0h							

Table 2-785. MSS_RCM_CPSW_5_50_250_CLK_MUX_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CPSW_5_50_250_CLK_MUX_CTRL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for corresponding CPSW. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x000 - WUCPUCLK 0x111 - XTALCLK 0x222 - SYS_CLK 0x333 - DPLL_CORE_HSDIV0_CLKOUT1 0x444 - DPLL_ETH_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - EXT_REFCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT1

2.5.2.28 MSS_RCM_I2C_CLK_SRC_SEL Register

2.5.2.28.1 MSS_RCM_I2C_CLK_SRC_SEL Register (Offset = 224h) [reset = 0h]

Return to [Summary Table](#)

Table 2-786. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8224h

Figure 2-391. MSS_RCM_I2C_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				I2C_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
I2C_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-787. MSS_RCM_I2C_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	I2C_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for I2C. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - RCCLK10M

2.5.2.29 MSS_RCM_LIN0_UART0_CLK_SRC_SEL Register

2.5.2.29.1 MSS_RCM_LIN0_UART0_CLK_SRC_SEL Register (Offset = 264h) [reset = 0h]

Return to [Summary Table](#)

Table 2-788. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8264h

Figure 2-392. MSS_RCM_LIN0_UART0_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN0_UART0_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN0_UART0_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-789. MSS_RCM_LIN0_UART0_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN0_UART0_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for corresponding UART and LIN. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.30 MSS_RCM_LIN1_UART1_CLK_SRC_SEL Register

2.5.2.30.1 MSS_RCM_LIN1_UART1_CLK_SRC_SEL Register (Offset = 268h) [reset = 0h]

Return to [Summary Table](#)

Table 2-790. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8268h

Figure 2-393. MSS_RCM_LIN1_UART1_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN1_UART1_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN1_UART1_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-791. MSS_RCM_LIN1_UART1_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN1_UART1_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for corresponding UART and LIN. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.31 MSS_RCM_LIN2_UART2_CLK_SRC_SEL Register

2.5.2.31.1 MSS_RCM_LIN2_UART2_CLK_SRC_SEL Register (Offset = 26Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-792. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 826Ch

Figure 2-394. MSS_RCM_LIN2_UART2_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN2_UART2_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN2_UART2_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-793. MSS_RCM_LIN2_UART2_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN2_UART2_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for corresponding UART and LIN. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.32 MSS_RCM_LIN3_UART3_CLK_SRC_SEL Register

2.5.2.32.1 MSS_RCM_LIN3_UART3_CLK_SRC_SEL Register (Offset = 270h) [reset = 0h]

Return to [Summary Table](#)

Table 2-794. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8270h

Figure 2-395. MSS_RCM_LIN3_UART3_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN3_UART3_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN3_UART3_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-795. MSS_RCM_LIN3_UART3_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN3_UART3_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for corresponding UART and LIN. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.33 MSS_RCM_LIN4_UART4_CLK_SRC_SEL Register

2.5.2.33.1 MSS_RCM_LIN4_UART4_CLK_SRC_SEL Register (Offset = 274h) [reset = 0h]

Return to [Summary Table](#)

Table 2-796. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8274h

Figure 2-396. MSS_RCM_LIN4_UART4_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN4_UART4_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN4_UART4_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-797. MSS_RCM_LIN4_UART4_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN4_UART4_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for corresponding UART and LIN. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.34 MSS_RCM_LIN5_UART5_CLK_SRC_SEL Register

2.5.2.34.1 MSS_RCM_LIN5_UART5_CLK_SRC_SEL Register (Offset = 278h) [reset = 0h]

Return to [Summary Table](#)

Table 2-798. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8278h

Figure 2-397. MSS_RCM_LIN5_UART5_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN5_UART5_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN5_UART5_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-799. MSS_RCM_LIN5_UART5_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN5_UART5_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for corresponding UART and LIN. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT0 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT2

2.5.2.35 MSS_RCM_PRU_ICSS0_CORE_CLK_SRC_SEL Register

2.5.2.35.1 MSS_RCM_PRU_ICSS0_CORE_CLK_SRC_SEL Register (Offset = 2E4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-800. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 82E4h

Figure 2-398. MSS_RCM_PRU_ICSS0_CORE_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS0_CORE_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS0_CORE_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-801. MSS_RCM_PRU_ICSS0_CORE_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS0_CORE_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for ICSSM0_CORE. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_ETH_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT1

2.5.2.36 MSS_RCM_PRU_ICSS1_CORE_CLK_SRC_SEL Register

2.5.2.36.1 MSS_RCM_PRU_ICSS1_CORE_CLK_SRC_SEL Register (Offset = 2E8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-802. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 82E8h

Figure 2-399. MSS_RCM_PRU_ICSS1_CORE_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS1_CORE_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS1_CORE_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-803. MSS_RCM_PRU_ICSS1_CORE_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS1_CORE_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for ICSSM0_CORE. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - EXT_REFCLK 0x222 - SYS_CLK 0x333 - DPLL_ETH_HSDIV0_CLKOUT0 0x444 - DPLL_CORE_HSDIV0_CLKOUT1 0x555 - RCCLK10M 0x666 - XTALCLK 0x777 - DPLL_PER_HSDIV0_CLKOUT1

2.5.2.37 MSS_RCM_MCAN0_CLK_DIV_VAL Register

2.5.2.37.1 MSS_RCM_MCAN0_CLK_DIV_VAL Register (Offset = 300h) [reset = 0h]

Return to [Summary Table](#)

Table 2-804. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8300h

Figure 2-400. MSS_RCM_MCAN0_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCAN0_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCAN0_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-805. MSS_RCM_MCAN0_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCAN0_CLK_DIV_VAL_C LKDIVR	R/W	0h	Divider value corresponding MCAN selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.38 MSS_RCM_MCAN1_CLK_DIV_VAL Register

2.5.2.38.1 MSS_RCM_MCAN1_CLK_DIV_VAL Register (Offset = 304h) [reset = 0h]

Return to [Summary Table](#)

Table 2-806. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8304h

Figure 2-401. MSS_RCM_MCAN1_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCAN1_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCAN1_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-807. MSS_RCM_MCAN1_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCAN1_CLK_DIV_VAL_C LKDIVR	R/W	0h	Divider value corresponding MCAN selected clock. To set the divider value of [n+1] configure the register to '0xn timer'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.39 MSS_RCM_RTIO_CLK_DIV_VAL Register

2.5.2.39.1 MSS_RCM_RTIO_CLK_DIV_VAL Register (Offset = 340h) [reset = 0h]

Return to [Summary Table](#)

Table 2-808. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8340h

Figure 2-402. MSS_RCM_RTIO_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RTIO_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RTIO_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-809. MSS_RCM_RTIO_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RTIO_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding RTI selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.40 MSS_RCM_RT11_CLK_DIV_VAL Register

2.5.2.40.1 MSS_RCM_RT11_CLK_DIV_VAL Register (Offset = 344h) [reset = 0h]

Return to [Summary Table](#)

Table 2-810. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8344h

Figure 2-403. MSS_RCM_RT11_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RT11_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RT11_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-811. MSS_RCM_RT11_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RT11_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding RTI selected clock. To set the divider value of [n+1] configure the register to '0xn timer'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.41 MSS_RCM_RT12_CLK_DIV_VAL Register

2.5.2.41.1 MSS_RCM_RT12_CLK_DIV_VAL Register (Offset = 348h) [reset = 0h]

Return to [Summary Table](#)

Table 2-812. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8348h

Figure 2-404. MSS_RCM_RT12_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RT12_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RT12_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-813. MSS_RCM_RT12_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RT12_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding RTI selected clock. To set the divider value of [n+1] configure the register to '0xn timer'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.42 MSS_RCM_RT13_CLK_DIV_VAL Register

2.5.2.42.1 MSS_RCM_RT13_CLK_DIV_VAL Register (Offset = 34Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-814. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 834Ch

Figure 2-405. MSS_RCM_RT13_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RT13_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RT13_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-815. MSS_RCM_RT13_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RT13_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding RTI selected clock. To set the divider value of [n+1] configure the register to '0xn timer'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.43 MSS_RCM_MCSPi0_CLK_DIV_VAL Register

2.5.2.43.1 MSS_RCM_MCSPi0_CLK_DIV_VAL Register (Offset = 380h) [reset = 0h]

Return to [Summary Table](#)

Table 2-816. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8380h

Figure 2-406. MSS_RCM_MCSPi0_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSPi0_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSPi0_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-817. MSS_RCM_MCSPi0_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSPi0_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding SPI selected clock. To set the divider value of [n+1] configure the register to '0xn+1'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.44 MSS_RCM_MCSP11_CLK_DIV_VAL Register

2.5.2.44.1 MSS_RCM_MCSP11_CLK_DIV_VAL Register (Offset = 384h) [reset = 0h]

Return to [Summary Table](#)

Table 2-818. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8384h

Figure 2-407. MSS_RCM_MCSP11_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSP11_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSP11_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-819. MSS_RCM_MCSP11_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSP11_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding SPI selected clock. To set the divider value of [n+1] configure the register to '0xn+1'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.45 MSS_RCM_MCSPi2_CLK_DIV_VAL Register

2.5.2.45.1 MSS_RCM_MCSPi2_CLK_DIV_VAL Register (Offset = 388h) [reset = 0h]

Return to [Summary Table](#)

Table 2-820. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8388h

Figure 2-408. MSS_RCM_MCSPi2_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSPi2_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSPi2_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-821. MSS_RCM_MCSPi2_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSPi2_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding SPI selected clock. To set the divider value of [n+1] configure the register to '0xn+1'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.46 MSS_RCM_MCSPi3_CLK_DIV_VAL Register

2.5.2.46.1 MSS_RCM_MCSPi3_CLK_DIV_VAL Register (Offset = 38Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-822. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 838Ch

Figure 2-409. MSS_RCM_MCSPi3_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MCSPi3_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MCSPi3_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-823. MSS_RCM_MCSPi3_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MCSPi3_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value Corresponding SPI selected clock. To set the divider value of [n+1] configure the register to '0xn timer'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.47 MSS_RCM_WDT0_CLK_DIV_VAL Register

2.5.2.47.1 MSS_RCM_WDT0_CLK_DIV_VAL Register (Offset = 3C0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-824. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83C0h

Figure 2-410. MSS_RCM_WDT0_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WDT0_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
WDT0_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-825. MSS_RCM_WDT0_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	WDT0_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value WDT selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.48 MSS_RCM_WDT1_CLK_DIV_VAL Register

2.5.2.48.1 MSS_RCM_WDT1_CLK_DIV_VAL Register (Offset = 3C4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-826. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83C4h

Figure 2-411. MSS_RCM_WDT1_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				WDT1_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
WDT1_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-827. MSS_RCM_WDT1_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	WDT1_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value WDT selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.49 MSS_RCM_PRU_ICSS0_UART_CLK_DIV_VAL Register

2.5.2.49.1 MSS_RCM_PRU_ICSS0_UART_CLK_DIV_VAL Register (Offset = 3E0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-828. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83E0h

Figure 2-412. MSS_RCM_PRU_ICSS0_UART_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS0_UART_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS0_UART_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-829. MSS_RCM_PRU_ICSS0_UART_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS0_UART_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value ICSSM0_UCLK selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.50 MSS_RCM_PRU_ICSS1_UART_CLK_DIV_VAL Register

2.5.2.50.1 MSS_RCM_PRU_ICSS1_UART_CLK_DIV_VAL Register (Offset = 3E4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-830. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83E4h

Figure 2-413. MSS_RCM_PRU_ICSS1_UART_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS1_UART_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS1_UART_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-831. MSS_RCM_PRU_ICSS1_UART_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS1_UART_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value ICSSM0_UCLK selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.51 MSS_RCM_OSPI0_CLK_DIV_VAL Register

2.5.2.51.1 MSS_RCM_OSPI0_CLK_DIV_VAL Register (Offset = 3F0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-832. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83F0h

Figure 2-414. MSS_RCM_OSPI0_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OSPI0_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OSPI0_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-833. MSS_RCM_OSPI0_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OSPI0_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value OSPI selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.52 MSS_RCM_OSPI1_CLK_DIV_VAL Register

2.5.2.52.1 MSS_RCM_OSPI1_CLK_DIV_VAL Register (Offset = 3F4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-834. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83F4h

Figure 2-415. MSS_RCM_OSPI1_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OSPI1_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OSPI1_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-835. MSS_RCM_OSPI1_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OSPI1_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value OSPI selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.53 MSS_RCM_CONTROLSS_PLL_CLK_DIV_VAL Register

2.5.2.53.1 MSS_RCM_CONTROLSS_PLL_CLK_DIV_VAL Register (Offset = 3F8h) [reset = 0h]

CONTROLSS_PLL_CLK Divider Value for Control subsystem.

Return to [Summary Table](#)

Table 2-836. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83F8h

Figure 2-416. MSS_RCM_CONTROLSS_PLL_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CONTROLSS_PLL_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CONTROLSS_PLL_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-837. MSS_RCM_CONTROLSS_PLL_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CONTROLSS_PLL_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value CONTROLSS_PLL selected clock. To set the divider value of [n+1] configure the register to '0xn timer'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.54 MSS_RCM_CPTS_CLK_DIV_VAL Register

2.5.2.54.1 MSS_RCM_CPTS_CLK_DIV_VAL Register (Offset = 3FCh) [reset = 0h]

Return to [Summary Table](#)

Table 2-838. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 83FCh

Figure 2-417. MSS_RCM_CPTS_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				CPTS_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CPTS_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-839. MSS_RCM_CPTS_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	CPTS_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value CPTS selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.55 MSS_RCM_GPMC_CLK_DIV_VAL Register

2.5.2.55.1 MSS_RCM_GPMC_CLK_DIV_VAL Register (Offset = 400h) [reset = 0h]

Return to [Summary Table](#)

Table 2-840. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8400h

Figure 2-418. MSS_RCM_GPMC_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				GPMC_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
GPMC_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-841. MSS_RCM_GPMC_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	GPMC_CLK_DIV_VAL_C LKDIVR	R/W	0h	Divider value GPMC selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.56 MSS_RCM_MMC0_CLK_DIV_VAL Register

2.5.2.56.1 MSS_RCM_MMC0_CLK_DIV_VAL Register (Offset = 404h) [reset = 0h]

Return to [Summary Table](#)

Table 2-842. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8404h

Figure 2-419. MSS_RCM_MMC0_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MMC0_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
MMC0_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-843. MSS_RCM_MMC0_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MMC0_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value MMCS selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.57 MSS_RCM_MSS_ELM_CLK_DIV_VAL Register

2.5.2.57.1 MSS_RCM_MSS_ELM_CLK_DIV_VAL Register (Offset = 408h) [reset = 333h]

ELM CLK Divider Value.

Return to [Summary Table](#)**Table 2-844. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8408h

Figure 2-420. MSS_RCM_MSS_ELM_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				MSS_ELM_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				333h			
7	6	5	4	3	2	1	0
MSS_ELM_CLK_DIV_VAL_CLKDIVR							
R/W							
333h							

Table 2-845. MSS_RCM_MSS_ELM_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	MSS_ELM_CLK_DIV_VAL_CLKDIVR	R/W	333h	Divider value ELM clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.58 MSS_RCM_RGMII_5_CLK_DIV_VAL Register

2.5.2.58.1 MSS_RCM_RGMII_5_CLK_DIV_VAL Register (Offset = 40Ch) [reset = 636363h]

RGMII 5 CLK Divider Value.

Return to [Summary Table](#)

Table 2-846. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 840Ch

Figure 2-421. MSS_RCM_RGMII_5_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RGMII_5_CLK_DIV_VAL_CLKDIVR							
R/W							
636363h							
15	14	13	12	11	10	9	8
RGMII_5_CLK_DIV_VAL_CLKDIVR							
R/W							
636363h							
7	6	5	4	3	2	1	0
RGMII_5_CLK_DIV_VAL_CLKDIVR							
R/W							
636363h							

Table 2-847. MSS_RCM_RGMII_5_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	RGMII_5_CLK_DIV_VAL_CLKDIVR	R/W	636363h	Divider value MII10 selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.59 MSS_RCM_RGMII_50_CLK_DIV_VAL Register

2.5.2.59.1 MSS_RCM_RGMII_50_CLK_DIV_VAL Register (Offset = 410h) [reset = 999h]

RGMII 50 CLK Divider Value.

Return to [Summary Table](#)

Table 2-848. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8410h

Figure 2-422. MSS_RCM_RGMII_50_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RGMII_50_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				999h			
7	6	5	4	3	2	1	0
RGMII_50_CLK_DIV_VAL_CLKDIVR							
R/W							
999h							

Table 2-849. MSS_RCM_RGMII_50_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RGMII_50_CLK_DIV_VAL_CLKDIVR	R/W	999h	Divider value MII100 selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.60 MSS_RCM_RGMII_250_CLK_DIV_VAL Register

2.5.2.60.1 MSS_RCM_RGMII_250_CLK_DIV_VAL Register (Offset = 414h) [reset = 111h]

RGMII 250 CLK Divider Value.

Return to [Summary Table](#)

Table 2-850. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8414h

Figure 2-423. MSS_RCM_RGMII_250_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RGMII_250_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				111h			
7	6	5	4	3	2	1	0
RGMII_250_CLK_DIV_VAL_CLKDIVR							
R/W							
111h							

Table 2-851. MSS_RCM_RGMII_250_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	RGMII_250_CLK_DIV_VAL_CLKDIVR	R/W	111h	Divider value RGMII selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.61 MSS_RCM_XTAL_32K_CLK_DIV_VAL Register

2.5.2.61.1 MSS_RCM_XTAL_32K_CLK_DIV_VAL Register (Offset = 418h) [reset = 30CC330Ch]

XTAL 32K CLK Divider Value for MMC.

Return to [Summary Table](#)

Table 2-852. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8418h

Figure 2-424. MSS_RCM_XTAL_32K_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED		XTAL_32K_CLK_DIV_VAL_CLKDIVR					
NONE		R/W					
0h		30CC330Ch					
23	22	21	20	19	18	17	16
XTAL_32K_CLK_DIV_VAL_CLKDIVR							
R/W							
30CC330Ch							
15	14	13	12	11	10	9	8
XTAL_32K_CLK_DIV_VAL_CLKDIVR							
R/W							
30CC330Ch							
7	6	5	4	3	2	1	0
XTAL_32K_CLK_DIV_VAL_CLKDIVR							
R/W							
30CC330Ch							

Table 2-853. MSS_RCM_XTAL_32K_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:0	XTAL_32K_CLK_DIV_VAL_CLKDIVR	R/W	30CC330Ch	Divider value for XTAL_32K clock. To set the divider value of [n+1] configure the register to value of '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x30C' is required then register should be configured as follows - bits[9:0] = 0x30C bits[19:10] = 0x30C bits[29:20] = 0x30C This configures the register to 0x30CC330C

2.5.2.62 MSS_RCM_XTAL_TEMPESENSE_32K_CLK_DIV_VAL Register

2.5.2.62.1 MSS_RCM_XTAL_TEMPESENSE_32K_CLK_DIV_VAL Register (Offset = 41Ch) [reset = 30CC330Ch]

XTAL 32K CLK Divider Value for Temp Sensor.

Return to [Summary Table](#)

Table 2-854. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 841Ch

Figure 2-425. MSS_RCM_XTAL_TEMPESENSE_32K_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED		XTAL_TEMPESENSE_32K_CLK_DIV_VAL_CLKDIVR					
NONE		R/W					
0h		30CC330Ch					
23	22	21	20	19	18	17	16
XTAL_TEMPESENSE_32K_CLK_DIV_VAL_CLKDIVR							
R/W							
30CC330Ch							
15	14	13	12	11	10	9	8
XTAL_TEMPESENSE_32K_CLK_DIV_VAL_CLKDIVR							
R/W							
30CC330Ch							
7	6	5	4	3	2	1	0
XTAL_TEMPESENSE_32K_CLK_DIV_VAL_CLKDIVR							
R/W							
30CC330Ch							

Table 2-855. MSS_RCM_XTAL_TEMPESENSE_32K_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:0	XTAL_TEMPESENSE_32K_CLK_DIV_VAL_CLKDIVR	R/W	30CC330Ch	Divider value for XTAL_32K clock. To set the divider value of [n+1] configure the register to value of '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x30C' is required then register should be configured as follows - bits[9:0] = 0x30C bits[19:10] = 0x30C bits[29:20] = 0x30C This configures the register to 0x30CC330C

2.5.2.63 MSS_RCM_I2C_CLK_DIV_VAL Register

2.5.2.63.1 MSS_RCM_I2C_CLK_DIV_VAL Register (Offset = 424h) [reset = 0h]

Return to [Summary Table](#)

Table 2-856. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8424h

Figure 2-426. MSS_RCM_I2C_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				I2C_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
I2C_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-857. MSS_RCM_I2C_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	I2C_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value I2C selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.64 MSS_RCM_LIN0_UART0_CLK_DIV_VAL Register

2.5.2.64.1 MSS_RCM_LIN0_UART0_CLK_DIV_VAL Register (Offset = 464h) [reset = 0h]

Return to [Summary Table](#)

Table 2-858. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8464h

Figure 2-427. MSS_RCM_LIN0_UART0_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN0_UART0_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN0_UART0_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-859. MSS_RCM_LIN0_UART0_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN0_UART0_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value for corresponding UART and LIN selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.65 MSS_RCM_LIN1_UART1_CLK_DIV_VAL Register

2.5.2.65.1 MSS_RCM_LIN1_UART1_CLK_DIV_VAL Register (Offset = 468h) [reset = 0h]

Return to [Summary Table](#)

Table 2-860. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8468h

Figure 2-428. MSS_RCM_LIN1_UART1_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN1_UART1_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN1_UART1_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-861. MSS_RCM_LIN1_UART1_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN1_UART1_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value for corresponding UART and LIN selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.66 MSS_RCM_LIN2_UART2_CLK_DIV_VAL Register

2.5.2.66.1 MSS_RCM_LIN2_UART2_CLK_DIV_VAL Register (Offset = 46Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-862. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 846Ch

Figure 2-429. MSS_RCM_LIN2_UART2_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN2_UART2_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN2_UART2_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-863. MSS_RCM_LIN2_UART2_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN2_UART2_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value for corresponding UART and LIN selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.67 MSS_RCM_LIN3_UART3_CLK_DIV_VAL Register

2.5.2.67.1 MSS_RCM_LIN3_UART3_CLK_DIV_VAL Register (Offset = 470h) [reset = 0h]

Return to [Summary Table](#)

Table 2-864. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8470h

Figure 2-430. MSS_RCM_LIN3_UART3_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN3_UART3_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN3_UART3_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-865. MSS_RCM_LIN3_UART3_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN3_UART3_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value for corresponding UART and LIN selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.68 MSS_RCM_LIN4_UART4_CLK_DIV_VAL Register

2.5.2.68.1 MSS_RCM_LIN4_UART4_CLK_DIV_VAL Register (Offset = 474h) [reset = 0h]

Return to [Summary Table](#)

Table 2-866. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8474h

Figure 2-431. MSS_RCM_LIN4_UART4_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN4_UART4_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN4_UART4_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-867. MSS_RCM_LIN4_UART4_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN4_UART4_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value for corresponding UART and LIN selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.69 MSS_RCM_LIN5_UART5_CLK_DIV_VAL Register

2.5.2.69.1 MSS_RCM_LIN5_UART5_CLK_DIV_VAL Register (Offset = 478h) [reset = 0h]

Return to [Summary Table](#)

Table 2-868. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8478h

Figure 2-432. MSS_RCM_LIN5_UART5_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				LIN5_UART5_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
LIN5_UART5_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-869. MSS_RCM_LIN5_UART5_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	LIN5_UART5_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value for corresponding UART and LIN selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.70 MSS_RCM_PRU_ICSS0_CORE_CLK_DIV_VAL Register

2.5.2.70.1 MSS_RCM_PRU_ICSS0_CORE_CLK_DIV_VAL Register (Offset = 4E4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-870. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 84E4h

Figure 2-433. MSS_RCM_PRU_ICSS0_CORE_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS0_CORE_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS0_CORE_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-871. MSS_RCM_PRU_ICSS0_CORE_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS0_CORE_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value ICSSM0_UCLK selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.71 MSS_RCM_PRU_ICSS1_CORE_CLK_DIV_VAL Register

2.5.2.71.1 MSS_RCM_PRU_ICSS1_CORE_CLK_DIV_VAL Register (Offset = 4E8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-872. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 84E8h

Figure 2-434. MSS_RCM_PRU_ICSS1_CORE_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRU_ICSS1_CORE_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU_ICSS1_CORE_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-873. MSS_RCM_PRU_ICSS1_CORE_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	PRU_ICSS1_CORE_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value ICSSM0_UCLK selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.72 MSS_RCM_MCAN0_CLK_GATE Register

2.5.2.72.1 MSS_RCM_MCAN0_CLK_GATE Register (Offset = 500h) [reset = 0h]

Return to [Summary Table](#)

Table 2-874. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8500h

Figure 2-435. MSS_RCM_MCAN0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCAN0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-875. MSS_RCM_MCAN0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCAN0_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding MCAN

2.5.2.73 MSS_RCM_MCAN1_CLK_GATE Register

2.5.2.73.1 MSS_RCM_MCAN1_CLK_GATE Register (Offset = 504h) [reset = 0h]

Return to [Summary Table](#)

Table 2-876. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8504h

Figure 2-436. MSS_RCM_MCAN1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCAN1_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-877. MSS_RCM_MCAN1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCAN1_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding MCAN

2.5.2.74 MSS_RCM_RTIO_CLK_GATE Register

2.5.2.74.1 MSS_RCM_RTIO_CLK_GATE Register (Offset = 540h) [reset = 0h]

Return to [Summary Table](#)

Table 2-878. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8540h

Figure 2-437. MSS_RCM_RTIO_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RTIO_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-879. MSS_RCM_RTIO_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RTIO_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding RTI

2.5.2.75 MSS_RCM_RT11_CLK_GATE Register

2.5.2.75.1 MSS_RCM_RT11_CLK_GATE Register (Offset = 544h) [reset = 0h]

Return to [Summary Table](#)

Table 2-880. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8544h

Figure 2-438. MSS_RCM_RT11_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RT11_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-881. MSS_RCM_RT11_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RT11_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding RTI

2.5.2.76 MSS_RCM_RT12_CLK_GATE Register

2.5.2.76.1 MSS_RCM_RT12_CLK_GATE Register (Offset = 548h) [reset = 0h]

Return to [Summary Table](#)

Table 2-882. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8548h

Figure 2-439. MSS_RCM_RT12_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RT12_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-883. MSS_RCM_RT12_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RT12_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding RTI

2.5.2.77 MSS_RCM_RT13_CLK_GATE Register

2.5.2.77.1 MSS_RCM_RT13_CLK_GATE Register (Offset = 54Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-884. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 854Ch

Figure 2-440. MSS_RCM_RT13_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RT13_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-885. MSS_RCM_RT13_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RT13_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding RTI

2.5.2.78 MSS_RCM_MCSPi0_CLK_GATE Register

2.5.2.78.1 MSS_RCM_MCSPi0_CLK_GATE Register (Offset = 580h) [reset = 0h]

Return to [Summary Table](#)

Table 2-886. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8580h

Figure 2-441. MSS_RCM_MCSPi0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSPi0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-887. MSS_RCM_MCSPi0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSPi0_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding SPI

2.5.2.79 MSS_RCM_MCSP11_CLK_GATE Register

2.5.2.79.1 MSS_RCM_MCSP11_CLK_GATE Register (Offset = 584h) [reset = 0h]

Return to [Summary Table](#)

Table 2-888. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8584h

Figure 2-442. MSS_RCM_MCSP11_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSP11_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-889. MSS_RCM_MCSP11_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSP11_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding SPI

2.5.2.80 MSS_RCM_MCSPi2_CLK_GATE Register

2.5.2.80.1 MSS_RCM_MCSPi2_CLK_GATE Register (Offset = 588h) [reset = 0h]

Return to [Summary Table](#)

Table 2-890. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8588h

Figure 2-443. MSS_RCM_MCSPi2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSPi2_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-891. MSS_RCM_MCSPi2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSPi2_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding SPI

2.5.2.81 MSS_RCM_MCSPi3_CLK_GATE Register

2.5.2.81.1 MSS_RCM_MCSPi3_CLK_GATE Register (Offset = 58Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-892. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 858Ch

Figure 2-444. MSS_RCM_MCSPi3_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSPi3_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-893. MSS_RCM_MCSPi3_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSPi3_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for Corresponding SPI

2.5.2.82 MSS_RCM_WDT0_CLK_GATE Register

2.5.2.82.1 MSS_RCM_WDT0_CLK_GATE Register (Offset = 5C0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-894. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85C0h

Figure 2-445. MSS_RCM_WDT0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				WDT0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-895. MSS_RCM_WDT0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	WDT0_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for WDT

2.5.2.83 MSS_RCM_WDT1_CLK_GATE Register

2.5.2.83.1 MSS_RCM_WDT1_CLK_GATE Register (Offset = 5C4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-896. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85C4h

Figure 2-446. MSS_RCM_WDT1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				WDT1_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-897. MSS_RCM_WDT1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	WDT1_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for WDT

2.5.2.84 MSS_RCM_PRU_ICSS0_UART_CLK_GATE Register

2.5.2.84.1 MSS_RCM_PRU_ICSS0_UART_CLK_GATE Register (Offset = 5E0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-898. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85E0h

Figure 2-447. MSS_RCM_PRU_ICSS0_UART_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PRU_ICSS0_UART_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-899. MSS_RCM_PRU_ICSS0_UART_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PRU_ICSS0_UART_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_UCLK

2.5.2.85 MSS_RCM_PRU_ICSS1_UART_CLK_GATE Register

2.5.2.85.1 MSS_RCM_PRU_ICSS1_UART_CLK_GATE Register (Offset = 5E4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-900. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85E4h

Figure 2-448. MSS_RCM_PRU_ICSS1_UART_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PRU_ICSS1_UART_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-901. MSS_RCM_PRU_ICSS1_UART_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PRU_ICSS1_UART_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_UCLK

2.5.2.86 MSS_RCM_OSPI0_CLK_GATE Register

2.5.2.86.1 MSS_RCM_OSPI0_CLK_GATE Register (Offset = 5F0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-902. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85F0h

Figure 2-449. MSS_RCM_OSPI0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OSPI0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-903. MSS_RCM_OSPI0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OSPI0_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for OSPI

2.5.2.87 MSS_RCM_OSPI1_CLK_GATE Register

2.5.2.87.1 MSS_RCM_OSPI1_CLK_GATE Register (Offset = 5F4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-904. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85F4h

Figure 2-450. MSS_RCM_OSPI1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OSPI1_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-905. MSS_RCM_OSPI1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OSPI1_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for OSPI

2.5.2.88 MSS_RCM_CONTROLSS_PLL_CLK_GATE Register

2.5.2.88.1 MSS_RCM_CONTROLSS_PLL_CLK_GATE Register (Offset = 5F8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-906. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85F8h

Figure 2-451. MSS_RCM_CONTROLSS_PLL_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CONTROLSS_PLL_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-907. MSS_RCM_CONTROLSS_PLL_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CONTROLSS_PLL_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for CONTROLSS_PLL

2.5.2.89 MSS_RCM_CPTS_CLK_GATE Register

2.5.2.89.1 MSS_RCM_CPTS_CLK_GATE Register (Offset = 5FCh) [reset = 0h]

Return to [Summary Table](#)

Table 2-908. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 85FCh

Figure 2-452. MSS_RCM_CPTS_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CPTS_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-909. MSS_RCM_CPTS_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CPTS_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for CPTS

2.5.2.90 MSS_RCM_GPMC_CLK_GATE Register

2.5.2.90.1 MSS_RCM_GPMC_CLK_GATE Register (Offset = 600h) [reset = 0h]

Return to [Summary Table](#)

Table 2-910. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8600h

Figure 2-453. MSS_RCM_GPMC_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				GPMC_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-911. MSS_RCM_GPMC_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	GPMC_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for GPMC

2.5.2.91 MSS_RCM_MMC0_CLK_GATE Register

2.5.2.91.1 MSS_RCM_MMC0_CLK_GATE Register (Offset = 604h) [reset = 0h]

Return to [Summary Table](#)

Table 2-912. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8604h

Figure 2-454. MSS_RCM_MMC0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MMC0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-913. MSS_RCM_MMC0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MMC0_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for MMCSD

2.5.2.92 MSS_RCM_MSS_ELM_CLK_GATE Register

2.5.2.92.1 MSS_RCM_MSS_ELM_CLK_GATE Register (Offset = 608h) [reset = 0h]

Return to [Summary Table](#)

Table 2-914. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8608h

Figure 2-455. MSS_RCM_MSS_ELM_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MSS_ELM_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-915. MSS_RCM_MSS_ELM_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSS_ELM_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ELM

2.5.2.93 MSS_RCM_RGMII_5_CLK_GATE Register

2.5.2.93.1 MSS_RCM_RGMII_5_CLK_GATE Register (Offset = 60Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-916. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 860Ch

Figure 2-456. MSS_RCM_RGMII_5_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RGMII_5_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-917. MSS_RCM_RGMII_5_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RGMII_5_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for MII10

2.5.2.94 MSS_RCM_RGMII_50_CLK_GATE Register

2.5.2.94.1 MSS_RCM_RGMII_50_CLK_GATE Register (Offset = 610h) [reset = 0h]

Return to [Summary Table](#)

Table 2-918. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8610h

Figure 2-457. MSS_RCM_RGMII_50_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RGMII_50_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-919. MSS_RCM_RGMII_50_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RGMII_50_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for MII100

2.5.2.95 MSS_RCM_RGMII_250_CLK_GATE Register

2.5.2.95.1 MSS_RCM_RGMII_250_CLK_GATE Register (Offset = 614h) [reset = 0h]

Return to [Summary Table](#)

Table 2-920. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8614h

Figure 2-458. MSS_RCM_RGMII_250_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RGMII_250_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-921. MSS_RCM_RGMII_250_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RGMII_250_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for RGMII

2.5.2.96 MSS_RCM_MMC0_32K_CLK_GATE Register

2.5.2.96.1 MSS_RCM_MMC0_32K_CLK_GATE Register (Offset = 618h) [reset = 0h]

Return to [Summary Table](#)

Table 2-922. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8618h

Figure 2-459. MSS_RCM_MMC0_32K_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MMC0_32K_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-923. MSS_RCM_MMC0_32K_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MMC0_32K_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for MMCS0_32K

2.5.2.97 MSS_RCM_TEMPSENSE_32K_CLK_GATE Register

2.5.2.97.1 MSS_RCM_TEMPSENSE_32K_CLK_GATE Register (Offset = 61Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-924. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 861Ch

Figure 2-460. MSS_RCM_TEMPSENSE_32K_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					TEMPSENSE_32K_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-925. MSS_RCM_TEMPSENSE_32K_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	TEMPSENSE_32K_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for TEMPSNSE_32K

2.5.2.98 MSS_RCM_CPSW_CLK_GATE Register

2.5.2.98.1 MSS_RCM_CPSW_CLK_GATE Register (Offset = 620h) [reset = 0h]

Return to [Summary Table](#)

Table 2-926. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8620h

Figure 2-461. MSS_RCM_CPSW_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CPSW_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-927. MSS_RCM_CPSW_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CPSW_CLK_GATE_GATE D	R/W	0h	Writing 3'b111 will gate clock for CPSW CPPI

2.5.2.99 MSS_RCM_I2C0_CLK_GATE Register

2.5.2.99.1 MSS_RCM_I2C0_CLK_GATE Register (Offset = 624h) [reset = 0h]

Return to [Summary Table](#)

Table 2-928. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8624h

Figure 2-462. MSS_RCM_I2C0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				I2C0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-929. MSS_RCM_I2C0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	I2C0_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for I2C

2.5.2.100 MSS_RCM_I2C1_CLK_GATE Register

2.5.2.100.1 MSS_RCM_I2C1_CLK_GATE Register (Offset = 628h) [reset = 0h]

Return to [Summary Table](#)

Table 2-930. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8628h

Figure 2-463. MSS_RCM_I2C1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				I2C1_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-931. MSS_RCM_I2C1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	I2C1_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for I2C

2.5.2.101 MSS_RCM_I2C2_CLK_GATE Register

2.5.2.101.1 MSS_RCM_I2C2_CLK_GATE Register (Offset = 62Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-932. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 862Ch

Figure 2-464. MSS_RCM_I2C2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				I2C2_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-933. MSS_RCM_I2C2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	I2C2_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for I2C

2.5.2.102 MSS_RCM_LIN0_CLK_GATE Register

2.5.2.102.1 MSS_RCM_LIN0_CLK_GATE Register (Offset = 664h) [reset = 0h]

Return to [Summary Table](#)

Table 2-934. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8664h

Figure 2-465. MSS_RCM_LIN0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				LIN0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-935. MSS_RCM_LIN0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	LIN0_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for SPIB

2.5.2.103 MSS_RCM_LIN1_CLK_GATE Register

2.5.2.103.1 MSS_RCM_LIN1_CLK_GATE Register (Offset = 668h) [reset = 0h]

Return to [Summary Table](#)

Table 2-936. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8668h

Figure 2-466. MSS_RCM_LIN1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				LIN1_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-937. MSS_RCM_LIN1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	LIN1_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for SPIB

2.5.2.104 MSS_RCM_LIN2_CLK_GATE Register

2.5.2.104.1 MSS_RCM_LIN2_CLK_GATE Register (Offset = 66Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-938. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 866Ch

Figure 2-467. MSS_RCM_LIN2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				LIN2_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-939. MSS_RCM_LIN2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	LIN2_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for SPIB

2.5.2.105 MSS_RCM_UART0_CLK_GATE Register

2.5.2.105.1 MSS_RCM_UART0_CLK_GATE Register (Offset = 6A4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-940. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86A4h

Figure 2-468. MSS_RCM_UART0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART0_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-941. MSS_RCM_UART0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART0_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding UART

2.5.2.106 MSS_RCM_UART1_CLK_GATE Register

2.5.2.106.1 MSS_RCM_UART1_CLK_GATE Register (Offset = 6A8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-942. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86A8h

Figure 2-469. MSS_RCM_UART1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART1_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-943. MSS_RCM_UART1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART1_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding UART

2.5.2.107 MSS_RCM_UART2_CLK_GATE Register

2.5.2.107.1 MSS_RCM_UART2_CLK_GATE Register (Offset = 6ACh) [reset = 0h]

Return to [Summary Table](#)

Table 2-944. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86ACh

Figure 2-470. MSS_RCM_UART2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART2_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-945. MSS_RCM_UART2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART2_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding UART

2.5.2.108 MSS_RCM_UART3_CLK_GATE Register

2.5.2.108.1 MSS_RCM_UART3_CLK_GATE Register (Offset = 6B0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-946. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86B0h

Figure 2-471. MSS_RCM_UART3_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART3_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-947. MSS_RCM_UART3_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART3_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding UART

2.5.2.109 MSS_RCM_UART4_CLK_GATE Register

2.5.2.109.1 MSS_RCM_UART4_CLK_GATE Register (Offset = 6B4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-948. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86B4h

Figure 2-472. MSS_RCM_UART4_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART4_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-949. MSS_RCM_UART4_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART4_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding UART

2.5.2.110 MSS_RCM_UART5_CLK_GATE Register

2.5.2.110.1 MSS_RCM_UART5_CLK_GATE Register (Offset = 6B8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-950. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86B8h

Figure 2-473. MSS_RCM_UART5_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART5_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-951. MSS_RCM_UART5_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART5_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for corresponding UART

2.5.2.111 MSS_RCM_MSS_PRU_ICSS0_CORE_CLK_GATE Register

2.5.2.111.1 MSS_RCM_MSS_PRU_ICSS0_CORE_CLK_GATE Register (Offset = 6E4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-952. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86E4h

Figure 2-474. MSS_RCM_MSS_PRU_ICSS0_CORE_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					MSS_PRU_ICSS0_CORE_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-953. MSS_RCM_MSS_PRU_ICSS0_CORE_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSS_PRU_ICSS0_CORE_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_CORE

2.5.2.112 MSS_RCM_MSS_PRU_ICSS1_CORE_CLK_GATE Register

2.5.2.112.1 MSS_RCM_MSS_PRU_ICSS1_CORE_CLK_GATE Register (Offset = 6E8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-954. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 86E8h

Figure 2-475. MSS_RCM_MSS_PRU_ICSS1_CORE_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					MSS_PRU_ICSS1_CORE_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-955. MSS_RCM_MSS_PRU_ICSS1_CORE_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSS_PRU_ICSS1_CORE_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_CORE

2.5.2.113 MSS_RCM_R5SS0_CORE0_GATE Register

2.5.2.113.1 MSS_RCM_R5SS0_CORE0_GATE Register (Offset = 700h) [reset = 0h]

Clock gating for individual CPU core.

Return to [Summary Table](#)

Table 2-956. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8700h

Figure 2-476. MSS_RCM_R5SS0_CORE0_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CORE0_GATE_CLKGATE		
NONE					R/W		
0h					0h		

Table 2-957. MSS_RCM_R5SS0_CORE0_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE0_GATE_C LKGATE	R/W	0h	Writing 3'b111 will gate clock to CORE0 related peripherals inside Cortexr5ss

2.5.2.114 MSS_RCM_R5SS0_CORE1_GATE Register

2.5.2.114.1 MSS_RCM_R5SS0_CORE1_GATE Register (Offset = 710h) [reset = 0h]

Clock gating for individual CPU core.

Return to [Summary Table](#)

Table 2-958. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8710h

Figure 2-477. MSS_RCM_R5SS0_CORE1_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_CORE1_GATE_CLKGATE			
NONE				R/W			
0h				0h			

Table 2-959. MSS_RCM_R5SS0_CORE1_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE1_GATE_C_LKGATE	R/W	0h	Writing 3'b111 will gate clock to CORE1 related peripherals inside Cortexr5ss

2.5.2.115 MSS_RCM_PRU_ICSS0_IEP_CLK_GATE Register

2.5.2.115.1 MSS_RCM_PRU_ICSS0_IEP_CLK_GATE Register (Offset = 720h) [reset = 0h]

Return to [Summary Table](#)

Table 2-960. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8720h

Figure 2-478. MSS_RCM_PRU_ICSS0_IEP_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PRU_ICSS0_IEP_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-961. MSS_RCM_PRU_ICSS0_IEP_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PRU_ICSS0_IEP_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_IEP

2.5.2.116 MSS_RCM_PRU_ICSS1_IEP_CLK_GATE Register

2.5.2.116.1 MSS_RCM_PRU_ICSS1_IEP_CLK_GATE Register (Offset = 724h) [reset = 0h]

Return to [Summary Table](#)

Table 2-962. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8724h

Figure 2-479. MSS_RCM_PRU_ICSS1_IEP_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					PRU_ICSS1_IEP_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-963. MSS_RCM_PRU_ICSS1_IEP_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PRU_ICSS1_IEP_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_IEP

2.5.2.117 MSS_RCM_MSS_PRU_ICSS0_SYS_CLK_GATE Register

2.5.2.117.1 MSS_RCM_MSS_PRU_ICSS0_SYS_CLK_GATE Register (Offset = 730h) [reset = 0h]

Return to [Summary Table](#)

Table 2-964. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8730h

Figure 2-480. MSS_RCM_MSS_PRU_ICSS0_SYS_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					MSS_PRU_ICSS0_SYS_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-965. MSS_RCM_MSS_PRU_ICSS0_SYS_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSS_PRU_ICSS0_SYS_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_SYS

2.5.2.118 MSS_RCM_MSS_PRU_ICSS1_SYS_CLK_GATE Register

2.5.2.118.1 MSS_RCM_MSS_PRU_ICSS1_SYS_CLK_GATE Register (Offset = 734h) [reset = 0h]

Return to [Summary Table](#)

Table 2-966. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8734h

Figure 2-481. MSS_RCM_MSS_PRU_ICSS1_SYS_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					MSS_PRU_ICSS1_SYS_CLK_GATE_GATED		
NONE					R/W		
0h					0h		

Table 2-967. MSS_RCM_MSS_PRU_ICSS1_SYS_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSS_PRU_ICSS1_SYS_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for ICSSM0_SYS

2.5.2.119 MSS_RCM_USB_CLK_GATE Register

2.5.2.119.1 MSS_RCM_USB_CLK_GATE Register (Offset = 740h) [reset = 0h]

Return to [Summary Table](#)

Table 2-968. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8740h

Figure 2-482. MSS_RCM_USB_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				USB_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-969. MSS_RCM_USB_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	USB_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for USB

2.5.2.120 MSS_RCM_USB_WKUP_CLK_GATE Register

2.5.2.120.1 MSS_RCM_USB_WKUP_CLK_GATE Register (Offset = 744h) [reset = 0h]

Clock gating for usb wakeup clock.

Return to [Summary Table](#)

Table 2-970. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8744h

Figure 2-483. MSS_RCM_USB_WKUP_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				USB_WKUP_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-971. MSS_RCM_USB_WKUP_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	USB_WKUP_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for USB_WKUP CLK

2.5.2.121 MSS_RCM_USB_XTAL_CLK_GATE Register

2.5.2.121.1 MSS_RCM_USB_XTAL_CLK_GATE Register (Offset = 748h) [reset = 0h]

Clock gating for usb xtal clock.

Return to [Summary Table](#)

Table 2-972. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8748h

Figure 2-484. MSS_RCM_USB_XTAL_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				USB_XTAL_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-973. MSS_RCM_USB_XTAL_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	USB_XTAL_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for USB_XTAL CLK

2.5.2.122 MSS_RCM_HSM_RTIA_CLK_SRC_SEL Register

2.5.2.122.1 MSS_RCM_HSM_RTIA_CLK_SRC_SEL Register (Offset = 800h) [reset = 0h]

Return to [Summary Table](#)

Table 2-974. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8800h

Figure 2-485. MSS_RCM_HSM_RTIA_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_RTIA_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_RTIA_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-975. MSS_RCM_HSM_RTIA_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_RTIA_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for HSM_Corresponding RTI. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - XTALCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - RCCLK10M 0x555 - RCCLK10M 0x666 - EXT_REFCLK 0x777 - RCCLK32K

2.5.2.123 MSS_RCM_HSM_WDT_CLK_SRC_SEL Register

2.5.2.123.1 MSS_RCM_HSM_WDT_CLK_SRC_SEL Register (Offset = 804h) [reset = 555h]

Return to [Summary Table](#)

Table 2-976. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8804h

Figure 2-486. MSS_RCM_HSM_WDT_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_WDT_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				555h			
7	6	5	4	3	2	1	0
HSM_WDT_CLK_SRC_SEL_CLKSRCSEL							
R/W							
555h							

Table 2-977. MSS_RCM_HSM_WDT_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_WDT_CLK_SRC_SEL_CLKSRCSEL	R/W	555h	Select line for selecting source clock for HSM_WDT. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - XTALCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - RCCLK10M 0x555 - RCCLK10M 0x666 - EXT_REFCLK 0x777 - RCCLK32K

2.5.2.124 MSS_RCM_HSM_RTC_CLK_SRC_SEL Register

2.5.2.124.1 MSS_RCM_HSM_RTC_CLK_SRC_SEL Register (Offset = 808h) [reset = 777h]

Return to [Summary Table](#)

Table 2-978. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8808h

Figure 2-487. MSS_RCM_HSM_RTC_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_RTC_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				777h			
7	6	5	4	3	2	1	0
HSM_RTC_CLK_SRC_SEL_CLKSRCSEL							
R/W							
777h							

Table 2-979. MSS_RCM_HSM_RTC_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_RTC_CLK_SRC_SEL_CLKSRCSEL	R/W	777h	Select line for selecting source clock for HSM_RTC. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - XTALCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - RCCLK10M 0x555 - RCCLK10M 0x666 - EXT_REFCLK 0x777 - RCCLK32K

2.5.2.125 MSS_RCM_HSM_DMTA_CLK_SRC_SEL Register

2.5.2.125.1 MSS_RCM_HSM_DMTA_CLK_SRC_SEL Register (Offset = 80Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-980. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 880Ch

Figure 2-488. MSS_RCM_HSM_DMTA_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_DMTA_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_DMTA_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-981. MSS_RCM_HSM_DMTA_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_DMTA_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for HSM_DMTA. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - XTALCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - RCCLK10M 0x555 - RCCLK10M 0x666 - EXT_REFCLK 0x777 - RCCLK32K

2.5.2.126 MSS_RCM_HSM_DMTB_CLK_SRC_SEL Register

2.5.2.126.1 MSS_RCM_HSM_DMTB_CLK_SRC_SEL Register (Offset = 810h) [reset = 0h]

Return to [Summary Table](#)

Table 2-982. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8810h

Figure 2-489. MSS_RCM_HSM_DMTB_CLK_SRC_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_DMTB_CLK_SRC_SEL_CLKSRCSEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_DMTB_CLK_SRC_SEL_CLKSRCSEL							
R/W							
0h							

Table 2-983. MSS_RCM_HSM_DMTB_CLK_SRC_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_DMTB_CLK_SRC_SEL_CLKSRCSEL	R/W	0h	Select line for selecting source clock for HSM_DMTB. Data should be loaded as multibit. For example: if '0x5' should be selected then '0x555' should be configured to the register. Use the following values to select clk src- 0x000 - WUCPUCLK 0x111 - XTALCLK 0x222 - SYS_CLK 0x333 - DPLL_PER_HSDIV0_CLKOUT0 0x444 - RCCLK10M 0x555 - RCCLK10M 0x666 - EXT_REFCLK 0x777 - RCCLK32K

2.5.2.127 MSS_RCM_HSM_RTI_CLK_DIV_VAL Register

2.5.2.127.1 MSS_RCM_HSM_RTI_CLK_DIV_VAL Register (Offset = 814h) [reset = 0h]

Return to [Summary Table](#)

Table 2-984. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8814h

Figure 2-490. MSS_RCM_HSM_RTI_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_RTI_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_RTI_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-985. MSS_RCM_HSM_RTI_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_RTI_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value HSM RTI selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.128 MSS_RCM_HSM_WDT_CLK_DIV_VAL Register

2.5.2.128.1 MSS_RCM_HSM_WDT_CLK_DIV_VAL Register (Offset = 818h) [reset = 0h]

Return to [Summary Table](#)

Table 2-986. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8818h

Figure 2-491. MSS_RCM_HSM_WDT_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_WDT_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_WDT_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-987. MSS_RCM_HSM_WDT_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_WDT_CLK_DIV_VAL_L_CLKDIVR	R/W	0h	Divider value HSM WDT selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.129 MSS_RCM_HSM_RTC_CLK_DIV_VAL Register

2.5.2.129.1 MSS_RCM_HSM_RTC_CLK_DIV_VAL Register (Offset = 81Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-988. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 881Ch

Figure 2-492. MSS_RCM_HSM_RTC_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_RTC_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_RTC_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-989. MSS_RCM_HSM_RTC_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_RTC_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value HSM RTC selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.130 MSS_RCM_HSM_DMTA_CLK_DIV_VAL Register

2.5.2.130.1 MSS_RCM_HSM_DMTA_CLK_DIV_VAL Register (Offset = 820h) [reset = 0h]

Return to [Summary Table](#)

Table 2-990. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8820h

Figure 2-493. MSS_RCM_HSM_DMTA_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_DMTA_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_DMTA_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-991. MSS_RCM_HSM_DMTA_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_DMTA_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value HSM DMTA selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.131 MSS_RCM_HSM_DMTB_CLK_DIV_VAL Register

2.5.2.131.1 MSS_RCM_HSM_DMTB_CLK_DIV_VAL Register (Offset = 824h) [reset = 0h]

Return to [Summary Table](#)

Table 2-992. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8824h

Figure 2-494. MSS_RCM_HSM_DMTB_CLK_DIV_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HSM_DMTB_CLK_DIV_VAL_CLKDIVR			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
HSM_DMTB_CLK_DIV_VAL_CLKDIVR							
R/W							
0h							

Table 2-993. MSS_RCM_HSM_DMTB_CLK_DIV_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	HSM_DMTB_CLK_DIV_VAL_CLKDIVR	R/W	0h	Divider value HSM DMTB selected clock. To set the divider value of [n+1] configure the register to '0xnnn'. Data should be loaded as multibit. For example: if divider value of '0x9' is required then '0x888' should be configured to the register.

2.5.2.132 MSS_RCM_HSM_RTI_CLK_GATE Register

2.5.2.132.1 MSS_RCM_HSM_RTI_CLK_GATE Register (Offset = 828h) [reset = 0h]

Return to [Summary Table](#)

Table 2-994. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8828h

Figure 2-495. MSS_RCM_HSM_RTI_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				HSM_RTI_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-995. MSS_RCM_HSM_RTI_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	HSM_RTI_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for HSM RTI

2.5.2.133 MSS_RCM_HSM_WDT_CLK_GATE Register

2.5.2.133.1 MSS_RCM_HSM_WDT_CLK_GATE Register (Offset = 82Ch) [reset = 7h]

Return to [Summary Table](#)

Table 2-996. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 882Ch

Figure 2-496. MSS_RCM_HSM_WDT_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				HSM_WDT_CLK_GATE_GATED			
NONE				R/W			
0h				7h			

Table 2-997. MSS_RCM_HSM_WDT_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	HSM_WDT_CLK_GATE_GATED	R/W	7h	Writing 3'b111 will gate clock for HSM WDT

2.5.2.134 MSS_RCM_HSM_RTC_CLK_GATE Register

2.5.2.134.1 MSS_RCM_HSM_RTC_CLK_GATE Register (Offset = 830h) [reset = 0h]

Return to [Summary Table](#)

Table 2-998. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8830h

Figure 2-497. MSS_RCM_HSM_RTC_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				HSM_RTC_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-999. MSS_RCM_HSM_RTC_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	HSM_RTC_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for HSM RTC

2.5.2.135 MSS_RCM_HSM_DMTA_CLK_GATE Register

2.5.2.135.1 MSS_RCM_HSM_DMTA_CLK_GATE Register (Offset = 834h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1000. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8834h

Figure 2-498. MSS_RCM_HSM_DMTA_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				HSM_DMTA_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-1001. MSS_RCM_HSM_DMTA_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	HSM_DMTA_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for HSM DMTA

2.5.2.136 MSS_RCM_HSM_DMTB_CLK_GATE Register

2.5.2.136.1 MSS_RCM_HSM_DMTB_CLK_GATE Register (Offset = 838h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1002. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8838h

Figure 2-499. MSS_RCM_HSM_DMTB_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				HSM_DMTB_CLK_GATE_GATED			
NONE				R/W			
0h				0h			

Table 2-1003. MSS_RCM_HSM_DMTB_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	HSM_DMTB_CLK_GATE_GATED	R/W	0h	Writing 3'b111 will gate clock for HSM DMTB

2.5.2.137 MSS_RCM_HSM_RTI_CLK_STATUS Register

2.5.2.137.1 MSS_RCM_HSM_RTI_CLK_STATUS Register (Offset = 83Ch) [reset = 1h]

Return to [Summary Table](#)**Table 2-1004. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 883Ch

Figure 2-500. MSS_RCM_HSM_RTI_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
HSM_RTI_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
HSM_RTI_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1005. MSS_RCM_HSM_RTI_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	HSM_RTI_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for HSM_RTI
7:0	HSM_RTI_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for HSM_RTI based on one hot encoding technique.

2.5.2.138 MSS_RCM_HSM_WDT_CLK_STATUS Register

2.5.2.138.1 MSS_RCM_HSM_WDT_CLK_STATUS Register (Offset = 840h) [reset = 20h]

Return to [Summary Table](#)

Table 2-1006. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8840h

Figure 2-501. MSS_RCM_HSM_WDT_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
HSM_WDT_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
HSM_WDT_CLK_STATUS_CLKINUSE							
R							
20h							

Table 2-1007. MSS_RCM_HSM_WDT_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	HSM_WDT_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for HSM_WDT
7:0	HSM_WDT_CLK_STATUS_CLKINUSE	R	20h	Status shows the source clock selected for HSM_WDT based on one hot encoding technique.

2.5.2.139 MSS_RCM_HSM_RTC_CLK_STATUS Register

2.5.2.139.1 MSS_RCM_HSM_RTC_CLK_STATUS Register (Offset = 844h) [reset = 80h]

Return to [Summary Table](#)**Table 2-1008. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8844h

Figure 2-502. MSS_RCM_HSM_RTC_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
HSM_RTC_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
HSM_RTC_CLK_STATUS_CLKINUSE							
R							
80h							

Table 2-1009. MSS_RCM_HSM_RTC_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	HSM_RTC_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for HSM_RTC
7:0	HSM_RTC_CLK_STATUS_CLKINUSE	R	80h	Status shows the source clock selected for HSM_RTC based on one hot encoding technique.

2.5.2.140 MSS_RCM_HSM_DMTA_CLK_STATUS Register

2.5.2.140.1 MSS_RCM_HSM_DMTA_CLK_STATUS Register (Offset = 848h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1010. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8848h

Figure 2-503. MSS_RCM_HSM_DMTA_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
HSM_DMTA_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
HSM_DMTA_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1011. MSS_RCM_HSM_DMTA_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	HSM_DMTA_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for HSM_DMTA
7:0	HSM_DMTA_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for HSM_DMTA based on one-hot encoding technique.

2.5.2.141 MSS_RCM_HSM_DMTB_CLK_STATUS Register

2.5.2.141.1 MSS_RCM_HSM_DMTB_CLK_STATUS Register (Offset = 84Ch) [reset = 1h]

Return to [Summary Table](#)**Table 2-1012. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 884Ch

Figure 2-504. MSS_RCM_HSM_DMTB_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
HSM_DMTB_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
HSM_DMTB_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1013. MSS_RCM_HSM_DMTB_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	HSM_DMTB_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for HSM_DMTB
7:0	HSM_DMTB_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for HSM_DMTB based on one-hot encoding technique.

2.5.2.142 MSS_RCM_MCAN0_CLK_STATUS Register

2.5.2.142.1 MSS_RCM_MCAN0_CLK_STATUS Register (Offset = 900h) [reset = 1h]

Clock source selection and Divider Value of respective clock.

Return to [Summary Table](#)

Table 2-1014. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8900h

Figure 2-505. MSS_RCM_MCAN0_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MCAN0_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
MCAN0_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1015. MSS_RCM_MCAN0_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MCAN0_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding MCAN
7:0	MCAN0_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for corresponding MCAN based on one hot encoding technique.

2.5.2.143 MSS_RCM_MCAN1_CLK_STATUS Register

2.5.2.143.1 MSS_RCM_MCAN1_CLK_STATUS Register (Offset = 904h) [reset = 1h]

Clock source selection and Divider Value of respective clock.

Return to [Summary Table](#)

Table 2-1016. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8904h

Figure 2-506. MSS_RCM_MCAN1_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MCAN1_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
MCAN1_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1017. MSS_RCM_MCAN1_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MCAN1_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding MCAN
7:0	MCAN1_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for corresponding MCAN based on one hot encoding technique.

2.5.2.144 MSS_RCM_RTIO_CLK_STATUS Register

2.5.2.144.1 MSS_RCM_RTIO_CLK_STATUS Register (Offset = 940h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1018. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8940h

Figure 2-507. MSS_RCM_RTIO_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RTIO_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
RTIO_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1019. MSS_RCM_RTIO_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RTIO_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding RTI
7:0	RTIO_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding RTI based on one hot encoding technique.

2.5.2.145 MSS_RCM_RT11_CLK_STATUS Register

2.5.2.145.1 MSS_RCM_RT11_CLK_STATUS Register (Offset = 944h) [reset = 1h]

Return to [Summary Table](#)**Table 2-1020. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8944h

Figure 2-508. MSS_RCM_RT11_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RT11_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
RT11_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1021. MSS_RCM_RT11_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RT11_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding RTI
7:0	RT11_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding RTI based on one hot encoding technique.

2.5.2.146 MSS_RCM_RT12_CLK_STATUS Register

2.5.2.146.1 MSS_RCM_RT12_CLK_STATUS Register (Offset = 948h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1022. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8948h

Figure 2-509. MSS_RCM_RT12_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RT12_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
RT12_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1023. MSS_RCM_RT12_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RT12_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding RTI
7:0	RT12_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding RTI based on one hot encoding technique.

2.5.2.147 MSS_RCM_RT13_CLK_STATUS Register

2.5.2.147.1 MSS_RCM_RT13_CLK_STATUS Register (Offset = 94Ch) [reset = 1h]

Return to [Summary Table](#)**Table 2-1024. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 894Ch

Figure 2-510. MSS_RCM_RT13_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RT13_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
RT13_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1025. MSS_RCM_RT13_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RT13_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding RTI
7:0	RT13_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding RTI based on one hot encoding technique.

2.5.2.148 MSS_RCM_MCSPiO_CLK_STATUS Register

2.5.2.148.1 MSS_RCM_MCSPiO_CLK_STATUS Register (Offset = 980h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1026. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8980h

Figure 2-511. MSS_RCM_MCSPiO_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MCSPiO_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
MCSPiO_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1027. MSS_RCM_MCSPiO_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MCSPiO_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding SPI
7:0	MCSPiO_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding SPI based on one hot encoding technique.

2.5.2.149 MSS_RCM_MCSP11_CLK_STATUS Register

2.5.2.149.1 MSS_RCM_MCSP11_CLK_STATUS Register (Offset = 984h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1028. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8984h

Figure 2-512. MSS_RCM_MCSP11_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MCSP11_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
MCSP11_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1029. MSS_RCM_MCSP11_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MCSP11_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding SPI
7:0	MCSP11_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding SPI based on one hot encoding technique.

2.5.2.150 MSS_RCM_MCSPi2_CLK_STATUS Register

2.5.2.150.1 MSS_RCM_MCSPi2_CLK_STATUS Register (Offset = 988h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1030. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8988h

Figure 2-513. MSS_RCM_MCSPi2_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MCSPi2_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
MCSPi2_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1031. MSS_RCM_MCSPi2_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MCSPi2_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding SPI
7:0	MCSPi2_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding SPI based on one hot encoding technique.

2.5.2.151 MSS_RCM_MCSPi3_CLK_STATUS Register

2.5.2.151.1 MSS_RCM_MCSPi3_CLK_STATUS Register (Offset = 98Ch) [reset = 1h]

Return to [Summary Table](#)**Table 2-1032. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 898Ch

Figure 2-514. MSS_RCM_MCSPi3_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MCSPi3_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
MCSPi3_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1033. MSS_RCM_MCSPi3_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MCSPi3_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for Corresponding SPI
7:0	MCSPi3_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for Corresponding SPI based on one hot encoding technique.

2.5.2.152 MSS_RCM_WDT0_CLK_STATUS Register

2.5.2.152.1 MSS_RCM_WDT0_CLK_STATUS Register (Offset = 9C0h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1034. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 89C0h

Figure 2-515. MSS_RCM_WDT0_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
WDT0_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
WDT0_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1035. MSS_RCM_WDT0_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	WDT0_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for WDT
7:0	WDT0_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for WDT based on one hot encoding technique.

2.5.2.153 MSS_RCM_WDT1_CLK_STATUS Register

2.5.2.153.1 MSS_RCM_WDT1_CLK_STATUS Register (Offset = 9C4h) [reset = 1h]

Return to [Summary Table](#)**Table 2-1036. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 89C4h

Figure 2-516. MSS_RCM_WDT1_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
WDT1_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
WDT1_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1037. MSS_RCM_WDT1_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	WDT1_CLK_STATUS_CU RRDIVIDER	R	0h	Status shows the current divider value chosen for WDT
7:0	WDT1_CLK_STATUS_CL KINUSE	R	1h	Status shows the source clock selected for WDT based on one hot encoding technique.

2.5.2.154 MSS_RCM_PRU_ICSS0_UART_CLK_STATUS Register

2.5.2.154.1 MSS_RCM_PRU_ICSS0_UART_CLK_STATUS Register (Offset = 9E0h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1038. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 89E0h

Figure 2-517. MSS_RCM_PRU_ICSS0_UART_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PRU_ICSS0_UART_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
PRU_ICSS0_UART_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1039. MSS_RCM_PRU_ICSS0_UART_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	PRU_ICSS0_UART_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for ICSSM0_UCLK
7:0	PRU_ICSS0_UART_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for ICSSM0_UCLK based on one hot encoding technique.

2.5.2.155 MSS_RCM_PRU_ICSS1_UART_CLK_STATUS Register

2.5.2.155.1 MSS_RCM_PRU_ICSS1_UART_CLK_STATUS Register (Offset = 9E4h) [reset = 1h]

Return to [Summary Table](#)**Table 2-1040. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 89E4h

Figure 2-518. MSS_RCM_PRU_ICSS1_UART_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PRU_ICSS1_UART_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
PRU_ICSS1_UART_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1041. MSS_RCM_PRU_ICSS1_UART_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	PRU_ICSS1_UART_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for ICSSM0_UCLK
7:0	PRU_ICSS1_UART_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for ICSSM0_UCLK based on one hot encoding technique.

2.5.2.156 MSS_RCM_OSPI0_CLK_STATUS Register

2.5.2.156.1 MSS_RCM_OSPI0_CLK_STATUS Register (Offset = 9F0h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1042. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 89F0h

Figure 2-519. MSS_RCM_OSPI0_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OSPI0_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
OSPI0_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1043. MSS_RCM_OSPI0_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	OSPI0_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for OSPI
7:0	OSPI0_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for OSPI based on one hot encoding technique.

2.5.2.157 MSS_RCM_OSPI1_CLK_STATUS Register

2.5.2.157.1 MSS_RCM_OSPI1_CLK_STATUS Register (Offset = 9F4h) [reset = 1h]

Return to [Summary Table](#)**Table 2-1044. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 89F4h

Figure 2-520. MSS_RCM_OSPI1_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OSPI1_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
OSPI1_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1045. MSS_RCM_OSPI1_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	OSPI1_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for OSPI
7:0	OSPI1_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for OSPI based on one hot encoding technique.

2.5.2.158 MSS_RCM_CONTROLSS_PLL_CLK_STATUS Register

2.5.2.158.1 MSS_RCM_CONTROLSS_PLL_CLK_STATUS Register (Offset = 9F8h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1046. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 89F8h

Figure 2-521. MSS_RCM_CONTROLSS_PLL_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CONTROLSS_PLL_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
CONTROLSS_PLL_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1047. MSS_RCM_CONTROLSS_PLL_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	CONTROLSS_PLL_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for CONTROLSS_PLL
7:0	CONTROLSS_PLL_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for CONTROLSS_PLL based on one hot encoding technique.

2.5.2.159 MSS_RCM_CPTS_CLK_STATUS Register

2.5.2.159.1 MSS_RCM_CPTS_CLK_STATUS Register (Offset = 9FCh) [reset = 1h]

Return to [Summary Table](#)**Table 2-1048. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 89FCh

Figure 2-522. MSS_RCM_CPTS_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CPTS_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
CPTS_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1049. MSS_RCM_CPTS_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	CPTS_CLK_STATUS_CU RRDIVIDER	R	0h	Status shows the current divider value chosen for CPTS
7:0	CPTS_CLK_STATUS_CL KINUSE	R	1h	Status shows the source clock selected for CPTS based on one hot encoding technique.

2.5.2.160 MSS_RCM_GPMC_CLK_STATUS Register

2.5.2.160.1 MSS_RCM_GPMC_CLK_STATUS Register (Offset = A00h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1050. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A00h

Figure 2-523. MSS_RCM_GPMC_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
GPMC_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
GPMC_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1051. MSS_RCM_GPMC_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	GPMC_CLK_STATUS_CU RRDIVIDER	R	0h	Status shows the current divider value chosen for GPMC
7:0	GPMC_CLK_STATUS_CL KINUSE	R	1h	Status shows the source clock selected for GPMC based on one hot encoding technique.

2.5.2.161 MSS_RCM_MMC0_CLK_STATUS Register

2.5.2.161.1 MSS_RCM_MMC0_CLK_STATUS Register (Offset = A04h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1052. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A04h

Figure 2-524. MSS_RCM_MMC0_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MMC0_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
MMC0_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1053. MSS_RCM_MMC0_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MMC0_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for MMCSD
7:0	MMC0_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for MMCSD based on one hot encoding technique.

2.5.2.162 MSS_RCM_MSS_ELM_CLK_STATUS Register

2.5.2.162.1 MSS_RCM_MSS_ELM_CLK_STATUS Register (Offset = A08h) [reset = 300h]

MSS_ELM_CLK_STATUS.

Return to [Summary Table](#)

Table 2-1054. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A08h

Figure 2-525. MSS_RCM_MSS_ELM_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MSS_ELM_CLK_STATUS_CURRDIVIDER							
R							
3h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-1055. MSS_RCM_MSS_ELM_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MSS_ELM_CLK_STATUS_CURRDIVIDER	R	3h	Status shows the current divider value chosen for ELM
7:0	RESERVED	NONE	0h	Reserved

2.5.2.163 MSS_RCM_RGMII_5_CLK_STATUS Register

2.5.2.163.1 MSS_RCM_RGMII_5_CLK_STATUS Register (Offset = A0Ch) [reset = 6300h]

RGMII_5_CLK_STATUS.

Return to [Summary Table](#)**Table 2-1056. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8A0Ch

Figure 2-526. MSS_RCM_RGMII_5_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RGMII_5_CLK_STATUS_CURRDIVIDER							
R							
63h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-1057. MSS_RCM_RGMII_5_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RGMII_5_CLK_STATUS_CURRDIVIDER	R	63h	Status shows the current divider value chosen for MII10
7:0	RESERVED	NONE	0h	Reserved

2.5.2.164 MSS_RCM_RGMII_50_CLK_STATUS Register

2.5.2.164.1 MSS_RCM_RGMII_50_CLK_STATUS Register (Offset = A10h) [reset = 900h]

RGMII_50_CLK_STATUS.

Return to [Summary Table](#)**Table 2-1058. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8A10h

Figure 2-527. MSS_RCM_RGMII_50_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RGMII_50_CLK_STATUS_CURRDIVIDER							
R							
9h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-1059. MSS_RCM_RGMII_50_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RGMII_50_CLK_STATUS_CURRDIVIDER	R	9h	Status shows the current divider value chosen for MII100
7:0	RESERVED	NONE	0h	Reserved

2.5.2.165 MSS_RCM_RGMII_250_CLK_STATUS Register

2.5.2.165.1 MSS_RCM_RGMII_250_CLK_STATUS Register (Offset = A14h) [reset = 100h]

Return to [Summary Table](#)**Table 2-1060. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8A14h

Figure 2-528. MSS_RCM_RGMII_250_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RGMII_250_CLK_STATUS_CURRDIVIDER							
R							
1h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-1061. MSS_RCM_RGMII_250_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RGMII_250_CLK_STATU S_CURRDIVIDER	R	1h	Status shows the current divider value chosen for RGMII
7:0	RESERVED	NONE	0h	Reserved

2.5.2.166 MSS_RCM_MMC0_32K_CLK_STATUS Register

2.5.2.166.1 MSS_RCM_MMC0_32K_CLK_STATUS Register (Offset = A18h) [reset = 30C00h]

Return to [Summary Table](#)

Table 2-1062. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A18h

Figure 2-529. MSS_RCM_MMC0_32K_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						MMC0_32K_CLK_STATUS_CURR RDIVIDER	
NONE						R	
0h						30Ch	
15	14	13	12	11	10	9	8
MMC0_32K_CLK_STATUS_CURR DIVIDER							
R							
30Ch							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-1063. MSS_RCM_MMC0_32K_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:8	MMC0_32K_CLK_STATU S_CURRDIVIDER	R	30Ch	Status shows the current divider value chosen for XTAL_32K
7:0	RESERVED	NONE	0h	Reserved

2.5.2.167 MSS_RCM_TEMPSENSE_32K_CLK_STATUS Register

2.5.2.167.1 MSS_RCM_TEMPSENSE_32K_CLK_STATUS Register (Offset = A1Ch) [reset = 30C00h]

Return to [Summary Table](#)

Table 2-1064. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A1Ch

Figure 2-530. MSS_RCM_TEMPSENSE_32K_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						TEMPSENSE_32K_CLK_STATU S_CURRDIVIDER	
NONE						R	
0h						30Ch	
15	14	13	12	11	10	9	8
TEMPSENSE_32K_CLK_STATUS_CURRDIVIDER							
R							
30Ch							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 2-1065. MSS_RCM_TEMPSENSE_32K_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:8	TEMPSENSE_32K_CLK_ STATUS_CURRDIVIDER	R	30Ch	Status shows the current divider value chosen for XTAL_32K
7:0	RESERVED	NONE	0h	Reserved

2.5.2.168 MSS_RCM_CPSW_5_50_250_CLK_STATUS Register

2.5.2.168.1 MSS_RCM_CPSW_5_50_250_CLK_STATUS Register (Offset = A20h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1066. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A20h

Figure 2-531. MSS_RCM_CPSW_5_50_250_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
CPSW_5_50_250_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1067. MSS_RCM_CPSW_5_50_250_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	CPSW_5_50_250_CLK_S TATUS_CLKINUSE	R	1h	Status shows the source clock selected for CPSW_5_50_250 based on one hot encoding technique.

2.5.2.169 MSS_RCM_I2C_CLK_STATUS Register

2.5.2.169.1 MSS_RCM_I2C_CLK_STATUS Register (Offset = A24h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1068. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A24h

Figure 2-532. MSS_RCM_I2C_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
I2C_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
I2C_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1069. MSS_RCM_I2C_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	I2C_CLK_STATUS_CURR DIVIDER	R	0h	Status shows the current divider value chosen for I2C
7:0	I2C_CLK_STATUS_CLKIN USE	R	1h	Status shows the source clock selected for I2C based on one hot encoding technique.

2.5.2.170 MSS_RCM_LIN0_UART0_CLK_STATUS Register

2.5.2.170.1 MSS_RCM_LIN0_UART0_CLK_STATUS Register (Offset = A64h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1070. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A64h

Figure 2-533. MSS_RCM_LIN0_UART0_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
LIN0_UART0_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
LIN0_UART0_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1071. MSS_RCM_LIN0_UART0_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	LIN0_UART0_CLK_STAT US_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding UART and LIN
7:0	LIN0_UART0_CLK_STAT US_CLKINUSE	R	1h	Status shows the source clock selected for corresponding UART and LIN based on one hot encoding technique.

2.5.2.171 MSS_RCM_LIN1_UART1_CLK_STATUS Register

2.5.2.171.1 MSS_RCM_LIN1_UART1_CLK_STATUS Register (Offset = A68h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1072. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A68h

Figure 2-534. MSS_RCM_LIN1_UART1_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
LIN1_UART1_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
LIN1_UART1_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1073. MSS_RCM_LIN1_UART1_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	LIN1_UART1_CLK_STAT US_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding UART and LIN
7:0	LIN1_UART1_CLK_STAT US_CLKINUSE	R	1h	Status shows the source clock selected for corresponding UART and LIN based on one hot encoding technique.

2.5.2.172 MSS_RCM_LIN2_UART2_CLK_STATUS Register

2.5.2.172.1 MSS_RCM_LIN2_UART2_CLK_STATUS Register (Offset = A6Ch) [reset = 1h]

Return to [Summary Table](#)

Table 2-1074. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A6Ch

Figure 2-535. MSS_RCM_LIN2_UART2_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
LIN2_UART2_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
LIN2_UART2_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1075. MSS_RCM_LIN2_UART2_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	LIN2_UART2_CLK_STAT US_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding UART and LIN
7:0	LIN2_UART2_CLK_STAT US_CLKINUSE	R	1h	Status shows the source clock selected for corresponding UART and LIN based on one hot encoding technique.

2.5.2.173 MSS_RCM_LIN3_UART3_CLK_STATUS Register

2.5.2.173.1 MSS_RCM_LIN3_UART3_CLK_STATUS Register (Offset = A70h) [reset = 1h]

Return to [Summary Table](#)**Table 2-1076. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8A70h

Figure 2-536. MSS_RCM_LIN3_UART3_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
LIN3_UART3_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
LIN3_UART3_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1077. MSS_RCM_LIN3_UART3_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	LIN3_UART3_CLK_STAT US_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding UART and LIN
7:0	LIN3_UART3_CLK_STAT US_CLKINUSE	R	1h	Status shows the source clock selected for corresponding UART and LIN based on one hot encoding technique.

2.5.2.174 MSS_RCM_LIN4_UART4_CLK_STATUS Register

2.5.2.174.1 MSS_RCM_LIN4_UART4_CLK_STATUS Register (Offset = A74h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1078. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8A74h

Figure 2-537. MSS_RCM_LIN4_UART4_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
LIN4_UART4_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
LIN4_UART4_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1079. MSS_RCM_LIN4_UART4_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	LIN4_UART4_CLK_STAT US_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding UART and LIN
7:0	LIN4_UART4_CLK_STAT US_CLKINUSE	R	1h	Status shows the source clock selected for corresponding UART and LIN based on one hot encoding technique.

2.5.2.175 MSS_RCM_LIN5_UART5_CLK_STATUS Register

2.5.2.175.1 MSS_RCM_LIN5_UART5_CLK_STATUS Register (Offset = A78h) [reset = 1h]

Return to [Summary Table](#)**Table 2-1080. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8A78h

Figure 2-538. MSS_RCM_LIN5_UART5_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
LIN5_UART5_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
LIN5_UART5_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1081. MSS_RCM_LIN5_UART5_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	LIN5_UART5_CLK_STAT US_CURRDIVIDER	R	0h	Status shows the current divider value chosen for corresponding UART and LIN
7:0	LIN5_UART5_CLK_STAT US_CLKINUSE	R	1h	Status shows the source clock selected for corresponding UART and LIN based on one hot encoding technique.

2.5.2.176 MSS_RCM_PRU_ICSS0_CORE_CLK_STATUS Register

2.5.2.176.1 MSS_RCM_PRU_ICSS0_CORE_CLK_STATUS Register (Offset = AE4h) [reset = 1h]

Return to [Summary Table](#)

Table 2-1082. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8AE4h

Figure 2-539. MSS_RCM_PRU_ICSS0_CORE_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PRU_ICSS0_CORE_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
PRU_ICSS0_CORE_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1083. MSS_RCM_PRU_ICSS0_CORE_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	PRU_ICSS0_CORE_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for ICSSM0_UCLK
7:0	PRU_ICSS0_CORE_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for ICSSM0_UCLK based on one hot encoding technique.

2.5.2.177 MSS_RCM_PRU_ICSS1_CORE_CLK_STATUS Register

2.5.2.177.1 MSS_RCM_PRU_ICSS1_CORE_CLK_STATUS Register (Offset = AE8h) [reset = 1h]

Return to [Summary Table](#)**Table 2-1084. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8AE8h

Figure 2-540. MSS_RCM_PRU_ICSS1_CORE_CLK_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PRU_ICSS1_CORE_CLK_STATUS_CURRDIVIDER							
R							
0h							
7	6	5	4	3	2	1	0
PRU_ICSS1_CORE_CLK_STATUS_CLKINUSE							
R							
1h							

Table 2-1085. MSS_RCM_PRU_ICSS1_CORE_CLK_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	PRU_ICSS1_CORE_CLK_STATUS_CURRDIVIDER	R	0h	Status shows the current divider value chosen for ICSSM0_UCLK
7:0	PRU_ICSS1_CORE_CLK_STATUS_CLKINUSE	R	1h	Status shows the source clock selected for ICSSM0_UCLK based on one hot encoding technique.

2.5.2.178 MSS_RCM_MCAN0_RST_CTRL Register

2.5.2.178.1 MSS_RCM_MCAN0_RST_CTRL Register (Offset = B00h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1086. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B00h

Figure 2-541. MSS_RCM_MCAN0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCAN0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1087. MSS_RCM_MCAN0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCAN0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding MCAN

2.5.2.179 MSS_RCM_MCAN1_RST_CTRL Register

2.5.2.179.1 MSS_RCM_MCAN1_RST_CTRL Register (Offset = B04h) [reset = 0h]

Return to [Summary Table](#)**Table 2-1088. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8B04h

Figure 2-542. MSS_RCM_MCAN1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCAN1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1089. MSS_RCM_MCAN1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCAN1_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding MCAN

2.5.2.180 MSS_RCM_RTIO_RST_CTRL Register

2.5.2.180.1 MSS_RCM_RTIO_RST_CTRL Register (Offset = B40h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1090. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B40h

Figure 2-543. MSS_RCM_RTIO_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RTIO_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1091. MSS_RCM_RTIO_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RTIO_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding RTI

2.5.2.181 MSS_RCM_RT11_RST_CTRL Register

2.5.2.181.1 MSS_RCM_RT11_RST_CTRL Register (Offset = B44h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1092. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B44h

Figure 2-544. MSS_RCM_RT11_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RT11_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1093. MSS_RCM_RT11_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RT11_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding RTI

2.5.2.182 MSS_RCM_RT12_RST_CTRL Register

2.5.2.182.1 MSS_RCM_RT12_RST_CTRL Register (Offset = B48h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1094. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B48h

Figure 2-545. MSS_RCM_RT12_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RT12_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1095. MSS_RCM_RT12_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RT12_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding RTI

2.5.2.183 MSS_RCM_RT13_RST_CTRL Register

2.5.2.183.1 MSS_RCM_RT13_RST_CTRL Register (Offset = B4Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1096. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B4Ch

Figure 2-546. MSS_RCM_RT13_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RT13_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1097. MSS_RCM_RT13_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RT13_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding RTI

2.5.2.184 MSS_RCM_MCSPi0_RST_CTRL Register

2.5.2.184.1 MSS_RCM_MCSPi0_RST_CTRL Register (Offset = B80h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1098. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B80h

Figure 2-547. MSS_RCM_MCSPi0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSPi0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1099. MSS_RCM_MCSPi0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSPi0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset Corresponding SPI

2.5.2.185 MSS_RCM_MCSP11_RST_CTRL Register

2.5.2.185.1 MSS_RCM_MCSP11_RST_CTRL Register (Offset = B84h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1100. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B84h

Figure 2-548. MSS_RCM_MCSP11_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSP11_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1101. MSS_RCM_MCSP11_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSP11_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset Corresponding SPI

2.5.2.186 MSS_RCM_MCSPi2_RST_CTRL Register

2.5.2.186.1 MSS_RCM_MCSPi2_RST_CTRL Register (Offset = B88h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1102. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B88h

Figure 2-549. MSS_RCM_MCSPi2_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSPi2_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1103. MSS_RCM_MCSPi2_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSPi2_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset Corresponding SPI

2.5.2.187 MSS_RCM_MCSPi3_RST_CTRL Register

2.5.2.187.1 MSS_RCM_MCSPi3_RST_CTRL Register (Offset = B8Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1104. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8B8Ch

Figure 2-550. MSS_RCM_MCSPi3_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCSPi3_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1105. MSS_RCM_MCSPi3_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCSPi3_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset Corresponding SPI

2.5.2.188 MSS_RCM_WDT0_RST_CTRL Register

2.5.2.188.1 MSS_RCM_WDT0_RST_CTRL Register (Offset = BC0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1106. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8BC0h

Figure 2-551. MSS_RCM_WDT0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				WDT0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1107. MSS_RCM_WDT0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	WDT0_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset WDT

2.5.2.189 MSS_RCM_WDT1_RST_CTRL Register

2.5.2.189.1 MSS_RCM_WDT1_RST_CTRL Register (Offset = BC4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1108. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8BC4h

Figure 2-552. MSS_RCM_WDT1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				WDT1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1109. MSS_RCM_WDT1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	WDT1_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset WDT

2.5.2.190 MSS_RCM_PRU_ICSS0_RST_CTRL Register

2.5.2.190.1 MSS_RCM_PRU_ICSS0_RST_CTRL Register (Offset = BE0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1110. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8BE0h

Figure 2-553. MSS_RCM_PRU_ICSS0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PRU_ICSS0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1111. MSS_RCM_PRU_ICSS0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PRU_ICSS0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS ICSSM0

2.5.2.191 MSS_RCM_PRU_ICSS1_RST_CTRL Register

2.5.2.191.1 MSS_RCM_PRU_ICSS1_RST_CTRL Register (Offset = BE4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1112. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8BE4h

Figure 2-554. MSS_RCM_PRU_ICSS1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PRU_ICSS1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1113. MSS_RCM_PRU_ICSS1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	PRU_ICSS1_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS ICSSM0

2.5.2.192 MSS_RCM_OSPI0_RST_CTRL Register

2.5.2.192.1 MSS_RCM_OSPI0_RST_CTRL Register (Offset = BF0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1114. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8BF0h

Figure 2-555. MSS_RCM_OSPI0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OSPI0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1115. MSS_RCM_OSPI0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OSPI0_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset OSPI

2.5.2.193 MSS_RCM_OSPI1_RST_CTRL Register

2.5.2.193.1 MSS_RCM_OSPI1_RST_CTRL Register (Offset = BF4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1116. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8BF4h

Figure 2-556. MSS_RCM_OSPI1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OSPI1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1117. MSS_RCM_OSPI1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OSPI1_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset OSPI

2.5.2.194 MSS_RCM_GPMC_RST_CTRL Register

2.5.2.194.1 MSS_RCM_GPMC_RST_CTRL Register (Offset = C00h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1118. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C00h

Figure 2-557. MSS_RCM_GPMC_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				GPMC_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1119. MSS_RCM_GPMC_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	GPMC_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset GPMC

2.5.2.195 MSS_RCM_MMC0_RST_CTRL Register

2.5.2.195.1 MSS_RCM_MMC0_RST_CTRL Register (Offset = C04h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1120. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C04h

Figure 2-558. MSS_RCM_MMC0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MMC0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1121. MSS_RCM_MMC0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MMC0_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MMCSD

2.5.2.196 MSS_RCM_MSS_ELM_RST_CTRL Register

2.5.2.196.1 MSS_RCM_MSS_ELM_RST_CTRL Register (Offset = C08h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1122. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C08h

Figure 2-559. MSS_RCM_MSS_ELM_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MSS_ELM_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1123. MSS_RCM_MSS_ELM_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSS_ELM_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset ELM

2.5.2.197 MSS_RCM_TEMPSENSE_32K_RST_CTRL Register

2.5.2.197.1 MSS_RCM_TEMPSENSE_32K_RST_CTRL Register (Offset = C1Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1124. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C1Ch

Figure 2-560. MSS_RCM_TEMPSENSE_32K_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TEMPSENSE_32K_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1125. MSS_RCM_TEMPSENSE_32K_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	TEMPSENSE_32K_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset TEMPSSENSE **Note: This bit will only be reset by PORz.

2.5.2.198 MSS_RCM_CPSW_RST_CTRL Register

2.5.2.198.1 MSS_RCM_CPSW_RST_CTRL Register (Offset = C20h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1126. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C20h

Figure 2-561. MSS_RCM_CPSW_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CPSW_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1127. MSS_RCM_CPSW_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CPSW_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS CPSW

2.5.2.199 MSS_RCM_I2C0_RST_CTRL Register

2.5.2.199.1 MSS_RCM_I2C0_RST_CTRL Register (Offset = C24h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1128. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C24h

Figure 2-562. MSS_RCM_I2C0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				I2C0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1129. MSS_RCM_I2C0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	I2C0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding I2C

2.5.2.200 MSS_RCM_I2C1_RST_CTRL Register

2.5.2.200.1 MSS_RCM_I2C1_RST_CTRL Register (Offset = C28h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1130. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C28h

Figure 2-563. MSS_RCM_I2C1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				I2C1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1131. MSS_RCM_I2C1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	I2C1_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding I2C

2.5.2.201 MSS_RCM_I2C2_RST_CTRL Register

2.5.2.201.1 MSS_RCM_I2C2_RST_CTRL Register (Offset = C2Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1132. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C2Ch

Figure 2-564. MSS_RCM_I2C2_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				I2C2_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1133. MSS_RCM_I2C2_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	I2C2_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding I2C

2.5.2.202 MSS_RCM_LIN0_RST_CTRL Register

2.5.2.202.1 MSS_RCM_LIN0_RST_CTRL Register (Offset = C64h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1134. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C64h

Figure 2-565. MSS_RCM_LIN0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				LIN0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1135. MSS_RCM_LIN0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	LIN0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset LIN

2.5.2.203 MSS_RCM_LIN1_RST_CTRL Register

2.5.2.203.1 MSS_RCM_LIN1_RST_CTRL Register (Offset = C68h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1136. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C68h

Figure 2-566. MSS_RCM_LIN1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				LIN1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1137. MSS_RCM_LIN1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	LIN1_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset LIN

2.5.2.204 MSS_RCM_LIN2_RST_CTRL Register

2.5.2.204.1 MSS_RCM_LIN2_RST_CTRL Register (Offset = C6Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1138. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8C6Ch

Figure 2-567. MSS_RCM_LIN2_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				LIN2_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1139. MSS_RCM_LIN2_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	LIN2_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset LIN

2.5.2.205 MSS_RCM_UART0_RST_CTRL Register

2.5.2.205.1 MSS_RCM_UART0_RST_CTRL Register (Offset = CA4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1140. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8CA4h

Figure 2-568. MSS_RCM_UART0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1141. MSS_RCM_UART0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding UART instance

2.5.2.206 MSS_RCM_UART1_RST_CTRL Register

2.5.2.206.1 MSS_RCM_UART1_RST_CTRL Register (Offset = CA8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1142. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8CA8h

Figure 2-569. MSS_RCM_UART1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1143. MSS_RCM_UART1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART1_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding UART instance

2.5.2.207 MSS_RCM_UART2_RST_CTRL Register

2.5.2.207.1 MSS_RCM_UART2_RST_CTRL Register (Offset = CACH) [reset = 0h]

Return to [Summary Table](#)

Table 2-1144. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8CACH

Figure 2-570. MSS_RCM_UART2_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART2_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1145. MSS_RCM_UART2_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART2_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding UART instance

2.5.2.208 MSS_RCM_UART3_RST_CTRL Register

2.5.2.208.1 MSS_RCM_UART3_RST_CTRL Register (Offset = CB0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1146. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8CB0h

Figure 2-571. MSS_RCM_UART3_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART3_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1147. MSS_RCM_UART3_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART3_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding UART instance

2.5.2.209 MSS_RCM_UART4_RST_CTRL Register

2.5.2.209.1 MSS_RCM_UART4_RST_CTRL Register (Offset = CB4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1148. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8CB4h

Figure 2-572. MSS_RCM_UART4_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART4_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1149. MSS_RCM_UART4_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART4_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding UART instance

2.5.2.210 MSS_RCM_UART5_RST_CTRL Register

2.5.2.210.1 MSS_RCM_UART5_RST_CTRL Register (Offset = CB8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1150. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8CB8h

Figure 2-573. MSS_RCM_UART5_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UART5_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1151. MSS_RCM_UART5_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UART5_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding UART instance

2.5.2.211 MSS_RCM_R5SS0_POR_RST_CTRL Register

2.5.2.211.1 MSS_RCM_R5SS0_POR_RST_CTRL Register (Offset = D00h) [reset = 0h]

R5SS POR Reset.

Return to [Summary Table](#)

Table 2-1152. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8D00h

Figure 2-574. MSS_RCM_R5SS0_POR_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_POR_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1153. MSS_RCM_R5SS0_POR_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_POR_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. write pulse bit field: Writing 3'b111 will assert por reset to R5SS Read is always 000

2.5.2.212 MSS_RCM_R5SS0_CORE0_GRST_CTRL Register

2.5.2.212.1 MSS_RCM_R5SS0_CORE0_GRST_CTRL Register (Offset = D10h) [reset = 0h]

Core 0 Global Reset.

Return to [Summary Table](#)

Table 2-1154. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8D10h

Figure 2-575. MSS_RCM_R5SS0_CORE0_GRST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CORE0_GRST_CTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-1155. MSS_RCM_R5SS0_CORE0_GRST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE0_GRST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. write pulse bit field: Writing 3'b111 will reset CORE0 and MSS_CORE0_VIM

2.5.2.213 MSS_RCM_R5SS0_CORE1_GRST_CTRL Register

2.5.2.213.1 MSS_RCM_R5SS0_CORE1_GRST_CTRL Register (Offset = D20h) [reset = 0h]

Core 1 Global Reset.

Return to [Summary Table](#)

Table 2-1156. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8D20h

Figure 2-576. MSS_RCM_R5SS0_CORE1_GRST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CORE1_GRST_CTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-1157. MSS_RCM_R5SS0_CORE1_GRST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE1_GRST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. write pulse bit field: Writing 3'b111 will reset CORE1 and MSS_CORE1_VIM

2.5.2.214 MSS_RCM_R5SS0_CORE0_LRST_CTRL Register

2.5.2.214.1 MSS_RCM_R5SS0_CORE0_LRST_CTRL Register (Offset = D30h) [reset = 0h]

Core 0 Local Reset.

Return to [Summary Table](#)

Table 2-1158. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8D30h

Figure 2-577. MSS_RCM_R5SS0_CORE0_LRST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CORE0_LRST_CTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-1159. MSS_RCM_R5SS0_CORE0_LRST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE0_LRST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. write pulse bit field: Writing 3'b111 will reset CORE0 only

2.5.2.215 MSS_RCM_R5SS0_CORE1_LRST_CTRL Register

2.5.2.215.1 MSS_RCM_R5SS0_CORE1_LRST_CTRL Register (Offset = D40h) [reset = 0h]

Core 1 Local Reset.

Return to [Summary Table](#)**Table 2-1160. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8D40h

Figure 2-578. MSS_RCM_R5SS0_CORE1_LRST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_CORE1_LRST_CTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-1161. MSS_RCM_R5SS0_CORE1_LRST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_CORE1_LRST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. write pulse bit field: Writing 3'b111 will reset CORE1 only

2.5.2.216 MSS_RCM_R5SS0_VIM0_RST_CTRL Register

2.5.2.216.1 MSS_RCM_R5SS0_VIM0_RST_CTRL Register (Offset = D50h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1162. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8D50h

Figure 2-579. MSS_RCM_R5SS0_VIM0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					R5SS0_VIM0_RST_CTRL_ASSERT		
NONE					R/W		
0h					0h		

Table 2-1163. MSS_RCM_R5SS0_VIM0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_VIM0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS_CORE0_VIM Writing 000 will deassert the reset

2.5.2.217 MSS_RCM_R5SS0_VIM1_RST_CTRL Register

2.5.2.217.1 MSS_RCM_R5SS0_VIM1_RST_CTRL Register (Offset = D60h) [reset = 0h]

Return to [Summary Table](#)**Table 2-1164. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8D60h

Figure 2-580. MSS_RCM_R5SS0_VIM1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				R5SS0_VIM1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1165. MSS_RCM_R5SS0_VIM1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	R5SS0_VIM1_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS_CORE1_VIM

2.5.2.218 MSS_RCM_GPIO0_RST_CTRL Register

2.5.2.218.1 MSS_RCM_GPIO0_RST_CTRL Register (Offset = D70h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1166. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8D70h

Figure 2-581. MSS_RCM_GPIO0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				GPIO0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1167. MSS_RCM_GPIO0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	GPIO0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding GPIO

2.5.2.219 MSS_RCM_GPIO1_RST_CTRL Register

2.5.2.219.1 MSS_RCM_GPIO1_RST_CTRL Register (Offset = D74h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1168. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8D74h

Figure 2-582. MSS_RCM_GPIO1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				GPIO1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1169. MSS_RCM_GPIO1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	GPIO1_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset corresponding GPIO

2.5.2.220 MSS_RCM_EDMA_RST_CTRL Register

2.5.2.220.1 MSS_RCM_EDMA_RST_CTRL Register (Offset = DD0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1170. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DD0h

Figure 2-583. MSS_RCM_EDMA_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	EDMA_RST_CTRL_TPTCA1_ASSERT			RESERVED	EDMA_RST_CTRL_TPTCA0_ASSERT		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
7	6	5	4	3	2	1	0
RESERVED	EDMA_RST_CTRL_TPCCA_ASSERT			RESERVED	EDMA_RST_CTRL_ASSERT		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-1171. MSS_RCM_EDMA_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED	NONE	0h	Reserved
14:12	EDMA_RST_CTRL_TPTCA1_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS_TPTCA1
11	RESERVED	NONE	0h	Reserved
10:8	EDMA_RST_CTRL_TPTCA0_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS_TPTCA0
7	RESERVED	NONE	0h	Reserved
6:4	EDMA_RST_CTRL_TPCCA_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS_TPCCA
3	RESERVED	NONE	0h	Reserved
2:0	EDMA_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset EDMA

2.5.2.221 MSS_RCM_INFRA_RST_CTRL Register

2.5.2.221.1 MSS_RCM_INFRA_RST_CTRL Register (Offset = DD4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1172. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DD4h

Figure 2-584. MSS_RCM_INFRA_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INFRA_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1173. MSS_RCM_INFRA_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	INFRA_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MSS INFRA

2.5.2.222 MSS_RCM_SPINLOCK0_RST_CTRL Register

2.5.2.222.1 MSS_RCM_SPINLOCK0_RST_CTRL Register (Offset = DD8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1174. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DD8h

Figure 2-585. MSS_RCM_SPINLOCK0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SPINLOCK0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1175. MSS_RCM_SPINLOCK0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SPINLOCK0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset SPINLOCK

2.5.2.223 MSS_RCM_USB_RST_CTRL Register

2.5.2.223.1 MSS_RCM_USB_RST_CTRL Register (Offset = DDCh) [reset = 0h]

Return to [Summary Table](#)

Table 2-1176. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DDCh

Figure 2-586. MSS_RCM_USB_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				USB_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1177. MSS_RCM_USB_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	USB_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset USB

2.5.2.224 MSS_RCM_MCRC0_RST_CTRL Register

2.5.2.224.1 MSS_RCM_MCRC0_RST_CTRL Register (Offset = DE0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1178. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DE0h

Figure 2-587. MSS_RCM_MCRC0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MCRC0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1179. MSS_RCM_MCRC0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MCRC0_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset MCRC

2.5.2.225 MSS_RCM_TOP_ESM_RST_CTRL Register

2.5.2.225.1 MSS_RCM_TOP_ESM_RST_CTRL Register (Offset = DE4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1180. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DE4h

Figure 2-588. MSS_RCM_TOP_ESM_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TOP_ESM_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1181. MSS_RCM_TOP_ESM_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	TOP_ESM_RST_CTRL_ASSERT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset ESM

2.5.2.226 MSS_RCM_DCC0_RST_CTRL Register

2.5.2.226.1 MSS_RCM_DCC0_RST_CTRL Register (Offset = DE8h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1182. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DE8h

Figure 2-589. MSS_RCM_DCC0_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DCC0_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1183. MSS_RCM_DCC0_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DCC0_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset DCC0

2.5.2.227 MSS_RCM_DCC1_RST_CTRL Register

2.5.2.227.1 MSS_RCM_DCC1_RST_CTRL Register (Offset = DECh) [reset = 0h]

Return to [Summary Table](#)**Table 2-1184. Instance Table**

Instance Name	Physical Address
MSS_RCM	5320 8DECh

Figure 2-590. MSS_RCM_DCC1_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DCC1_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1185. MSS_RCM_DCC1_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DCC1_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset DCC1

2.5.2.228 MSS_RCM_DCC2_RST_CTRL Register

2.5.2.228.1 MSS_RCM_DCC2_RST_CTRL Register (Offset = DF0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1186. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DF0h

Figure 2-591. MSS_RCM_DCC2_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DCC2_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1187. MSS_RCM_DCC2_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DCC2_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset DCC2

2.5.2.229 MSS_RCM_DCC3_RST_CTRL Register

2.5.2.229.1 MSS_RCM_DCC3_RST_CTRL Register (Offset = DF4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1188. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8DF4h

Figure 2-592. MSS_RCM_DCC3_RST_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DCC3_RST_CTRL_ASSERT			
NONE				R/W			
0h				0h			

Table 2-1189. MSS_RCM_DCC3_RST_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DCC3_RST_CTRL_ASSE RT	R/W	0h	This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing 3'b111 will reset DCC3

2.5.2.230 MSS_RCM_L2OCRAM_BANK0_PD_CTRL Register

2.5.2.230.1 MSS_RCM_L2OCRAM_BANK0_PD_CTRL Register (Offset = E00h) [reset = 770h]

S/W control to Powers down the L2 Bank 0 and disconnect from Interconnect. AON AGOOD 0 or ISO =1 causes bus disconnect.

Return to [Summary Table](#)

Table 2-1190. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8E00h

Figure 2-593. MSS_RCM_L2OCRAM_BANK0_PD_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					L2OCRAM_BANK0_PD_CTRL_AGOODIN		
NONE					R/W		
0h					7h		
7	6	5	4	3	2	1	0
RESERVED	L2OCRAM_BANK0_PD_CTRL_AONIN			RESERVED	L2OCRAM_BANK0_PD_CTRL_ISO		
NONE	R/W			NONE	R/W		
0h	7h			0h	0h		

Table 2-1191. MSS_RCM_L2OCRAM_BANK0_PD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:8	L2OCRAM_BANK0_PD_CTRL_AGOODIN	R/W	7h	SW control for power signal 'AGOODIN' for MSS_L2_BANKA
7	RESERVED	NONE	0h	Reserved
6:4	L2OCRAM_BANK0_PD_CTRL_AONIN	R/W	7h	SW control for power signal 'AONIN' for MSS_L2_BANKA
3	RESERVED	NONE	0h	Reserved
2:0	L2OCRAM_BANK0_PD_CTRL_ISO	R/W	0h	SW control for power signal 'ISO' for MSS_L2_BANKA

2.5.2.231 MSS_RCM_L2OCRAM_BANK1_PD_CTRL Register

2.5.2.231.1 MSS_RCM_L2OCRAM_BANK1_PD_CTRL Register (Offset = E04h) [reset = 770h]

S/W control to Powers down the L2 Bank 1 and disconnect from Interconnect.

Return to [Summary Table](#)

Table 2-1192. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8E04h

Figure 2-594. MSS_RCM_L2OCRAM_BANK1_PD_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					L2OCRAM_BANK1_PD_CTRL_AGOODIN		
NONE					R/W		
0h					7h		
7	6	5	4	3	2	1	0
RESERVED	L2OCRAM_BANK1_PD_CTRL_AONIN			RESERVED	L2OCRAM_BANK1_PD_CTRL_ISO		
NONE	R/W			NONE	R/W		
0h	7h			0h	0h		

Table 2-1193. MSS_RCM_L2OCRAM_BANK1_PD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:8	L2OCRAM_BANK1_PD_CTRL_AGOODIN	R/W	7h	SW control for power signal 'AGOODIN' for MSS_L2_BANKB
7	RESERVED	NONE	0h	Reserved
6:4	L2OCRAM_BANK1_PD_CTRL_AONIN	R/W	7h	SW control for power signal 'AONIN' for MSS_L2_BANKB
3	RESERVED	NONE	0h	Reserved
2:0	L2OCRAM_BANK1_PD_CTRL_ISO	R/W	0h	SW control for power signal 'ISO' for MSS_L2_BANKB

2.5.2.232 MSS_RCM_L2OCRAM_BANK2_PD_CTRL Register

2.5.2.232.1 MSS_RCM_L2OCRAM_BANK2_PD_CTRL Register (Offset = E08h) [reset = 770h]

S/W control to Powers down the L2 Bank 2 and disconnect from Interconnect.

Return to [Summary Table](#)

Table 2-1194. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8E08h

Figure 2-595. MSS_RCM_L2OCRAM_BANK2_PD_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					L2OCRAM_BANK2_PD_CTRL_AGOODIN		
NONE					R/W		
0h					7h		
7	6	5	4	3	2	1	0
RESERVED	L2OCRAM_BANK2_PD_CTRL_AONIN			RESERVED	L2OCRAM_BANK2_PD_CTRL_ISO		
NONE	R/W			NONE	R/W		
0h	7h			0h	0h		

Table 2-1195. MSS_RCM_L2OCRAM_BANK2_PD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:8	L2OCRAM_BANK2_PD_CTRL_AGOODIN	R/W	7h	SW control for power signal 'AGOODIN' for MSS_L2_BANKC
7	RESERVED	NONE	0h	Reserved
6:4	L2OCRAM_BANK2_PD_CTRL_AONIN	R/W	7h	SW control for power signal 'AONIN' for MSS_L2_BANKC
3	RESERVED	NONE	0h	Reserved
2:0	L2OCRAM_BANK2_PD_CTRL_ISO	R/W	0h	SW control for power signal 'ISO' for MSS_L2_BANKC

2.5.2.233 MSS_RCM_L2OCRAM_BANK0_PD_STATUS Register

2.5.2.233.1 MSS_RCM_L2OCRAM_BANK0_PD_STATUS Register (Offset = E20h) [reset = 3h]

L2 Bank PD status. Pgood out observation.

Return to [Summary Table](#)

Table 2-1196. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8E20h

Figure 2-596. MSS_RCM_L2OCRAM_BANK0_PD_STATUS Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
						L2OCRAM_BA NK0_PD_STAT US_AGOODOU T	L2OCRAM_BA NK0_PD_STAT US_AONOUT		
						R	R		
						1h	1h		

Table 2-1197. MSS_RCM_L2OCRAM_BANK0_PD_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	L2OCRAM_BANK0_PD_S TATUS_AGOODOUT	R	1h	SW status indicating the 'pgoodin' of MSS_L2_BANKA
0	L2OCRAM_BANK0_PD_S TATUS_AONOUT	R	1h	SW status indicating the 'ponin' of MSS_L2_BANKA

2.5.2.234 MSS_RCM_L2OCRAM_BANK1_PD_STATUS Register

2.5.2.234.1 MSS_RCM_L2OCRAM_BANK1_PD_STATUS Register (Offset = E24h) [reset = 3h]

L2 Bank PD status. Pgood out observation.

Return to [Summary Table](#)

Table 2-1198. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8E24h

Figure 2-597. MSS_RCM_L2OCRAM_BANK1_PD_STATUS Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
						L2OCRAM_BA NK1_PD_STAT US_AGOODOU T	L2OCRAM_BA NK1_PD_STAT US_AONOUT		
						R	R		
						1h	1h		
NONE									
0h									

Table 2-1199. MSS_RCM_L2OCRAM_BANK1_PD_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	L2OCRAM_BANK1_PD_S TATUS_AGOODOUT	R	1h	SW status indicating the 'pgoodin' of MSS_L2_BANKB
0	L2OCRAM_BANK1_PD_S TATUS_AONOUT	R	1h	SW status indicating the 'ponin' of MSS_L2_BANKB

2.5.2.235 MSS_RCM_L2OCRAM_BANK2_PD_STATUS Register

2.5.2.235.1 MSS_RCM_L2OCRAM_BANK2_PD_STATUS Register (Offset = E28h) [reset = 3h]

L2 Bank PD status. Pgood out observation.

Return to [Summary Table](#)

Table 2-1200. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 8E28h

Figure 2-598. MSS_RCM_L2OCRAM_BANK2_PD_STATUS Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
						L2OCRAM_BA NK2_PD_STAT US_AGOODOU T	L2OCRAM_BA NK2_PD_STAT US_AONOUT		
						R	R		
						1h	1h		
0h									

Table 2-1201. MSS_RCM_L2OCRAM_BANK2_PD_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	L2OCRAM_BANK2_PD_S TATUS_AGOODOUT	R	1h	SW status indicating the 'pgoodin' of MSS_L2_BANKC
0	L2OCRAM_BANK2_PD_S TATUS_AONOUT	R	1h	SW status indicating the 'ponin' of MSS_L2_BANKC

2.5.2.236 MSS_RCM_LOCK0_KICK0 Register

2.5.2.236.1 MSS_RCM_LOCK0_KICK0 Register (Offset = 1008h) [reset = 0h]

- KICK0 component.

Return to [Summary Table](#)

Table 2-1202. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9008h

Figure 2-599. MSS_RCM_LOCK0_KICK0 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK0							
R/W							
0h							

Table 2-1203. MSS_RCM_LOCK0_KICK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK0	R/W	0h	- KICK0 component

2.5.2.237 MSS_RCM_LOCK0_KICK1 Register

2.5.2.237.1 MSS_RCM_LOCK0_KICK1 Register (Offset = 100Ch) [reset = 0h]

- KICK1 component.

Return to [Summary Table](#)

Table 2-1204. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 900Ch

Figure 2-600. MSS_RCM_LOCK0_KICK1 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK1							
R/W							
0h							

Table 2-1205. MSS_RCM_LOCK0_KICK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK1	R/W	0h	- KICK1 component

2.5.2.238 MSS_RCM_INTR_RAW_STATUS Register

2.5.2.238.1 MSS_RCM_INTR_RAW_STATUS Register (Offset = 1010h) [reset = 0h]

Interrupt Raw Status/Set Register.

Return to [Summary Table](#)

Table 2-1206. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9010h

Figure 2-601. MSS_RCM_INTR_RAW_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR	KICK_ERR	ADDR_ERR	PROT_ERR
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-1207. MSS_RCM_INTR_RAW_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR	R/W1TS	0h	Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
2	KICK_ERR	R/W1TS	0h	Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

2.5.2.239 MSS_RCM_INTR_ENABLED_STATUS_CLEAR Register

2.5.2.239.1 MSS_RCM_INTR_ENABLED_STATUS_CLEAR Register (Offset = 1014h) [reset = 0h]

Interrupt Enabled Status/Clear register.

Return to [Summary Table](#)

Table 2-1208. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9014h

Figure 2-602. MSS_RCM_INTR_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ENABLED_PROXY_ERR	ENABLED_KICK_ERR	ENABLED_ADDR_ERR	ENABLED_PROT_ERR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-1209. MSS_RCM_INTR_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	ENABLED_PROXY_ERR	R/W1TC	0h	Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
2	ENABLED_KICK_ERR	R/W1TC	0h	Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
1	ENABLED_ADDR_ERR	R/W1TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W1TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

2.5.2.240 MSS_RCM_INTR_ENABLE Register

2.5.2.240.1 MSS_RCM_INTR_ENABLE Register (Offset = 1018h) [reset = 0h]

Interrupt Enable register.

Return to [Summary Table](#)

Table 2-1210. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9018h

Figure 2-603. MSS_RCM_INTR_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN	KICK_ERR_EN	ADDR_ERR_EN	PROT_ERR_EN
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-1211. MSS_RCM_INTR_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN	R/W1TS	0h	Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
2	KICK_ERR_EN	R/W1TS	0h	Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

2.5.2.241 MSS_RCM_INTR_ENABLE_CLEAR Register

2.5.2.241.1 MSS_RCM_INTR_ENABLE_CLEAR Register (Offset = 101Ch) [reset = 0h]

Interrupt Enable Clear register.

Return to [Summary Table](#)

Table 2-1212. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 901Ch

Figure 2-604. MSS_RCM_INTR_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN_CLR	KICK_ERR_EN_CLR	ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-1213. MSS_RCM_INTR_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN_CLR	R/W1TC	0h	Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
2	KICK_ERR_EN_CLR	R/W1TC	0h	Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN_CLR	R/W1TC	0h	Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W1TC	0h	Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.

2.5.2.242 MSS_RCM_EOI Register

2.5.2.242.1 MSS_RCM_EOI Register (Offset = 1020h) [reset = 0h]

EOI register.

Return to [Summary Table](#)

Table 2-1214. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9020h

Figure 2-605. MSS_RCM_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOI_VECTOR							
R/W							
0h							

Table 2-1215. MSS_RCM_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	EOI_VECTOR	R/W	0h	EOI vector value. Write this with interrupt distribution value in the chip.

2.5.2.243 MSS_RCM_FAULT_ADDRESS Register

2.5.2.243.1 MSS_RCM_FAULT_ADDRESS Register (Offset = 1024h) [reset = 0h]

Fault Address register.

Return to [Summary Table](#)

Table 2-1216. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9024h

Figure 2-606. MSS_RCM_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 2-1217. MSS_RCM_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault Address.

2.5.2.244 MSS_RCM_FAULT_TYPE_STATUS Register

2.5.2.244.1 MSS_RCM_FAULT_TYPE_STATUS Register (Offset = 1028h) [reset = 0h]

Fault Type Status register.

Return to [Summary Table](#)

Table 2-1218. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9028h

Figure 2-607. MSS_RCM_FAULT_TYPE_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	FAULT_NS	FAULT_TYPE					
NONE	R	R					
0h	0h	0h					

Table 2-1219. MSS_RCM_FAULT_TYPE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	FAULT_NS	R	0h	Non-secure access.
5:0	FAULT_TYPE	R	0h	Fault Type 10_0000 = Supervisor read fault - priv = 1 dir = 1 dtype != 1 01_0000 = Supervisor write fault - priv = 1 dir = 0 00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1 00_0100 = User read fault - priv = 0 dir = 1 dtype = 1 00_0010 = User write fault - priv = 0 dir = 0 00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1 00_0000 = No fault

2.5.2.245 MSS_RCM_FAULT_ATTR_STATUS Register

2.5.2.245.1 MSS_RCM_FAULT_ATTR_STATUS Register (Offset = 102Ch) [reset = 0h]

Fault Attribute Status register.

Return to [Summary Table](#)

Table 2-1220. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 902Ch

Figure 2-608. MSS_RCM_FAULT_ATTR_STATUS Name Register

31	30	29	28	27	26	25	24
FAULT_XID							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_XID				FAULT_ROUTEID			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
FAULT_ROUTEID							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_PRIVID							
R							
0h							

Table 2-1221. MSS_RCM_FAULT_ATTR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	FAULT_XID	R	0h	XID.
19:8	FAULT_ROUTEID	R	0h	Route ID.
7:0	FAULT_PRIVID	R	0h	Privilege ID.

2.5.2.246 MSS_RCM_FAULT_CLEAR Register

2.5.2.246.1 MSS_RCM_FAULT_CLEAR Register (Offset = 1030h) [reset = 0h]

Fault Clear register.

Return to [Summary Table](#)

Table 2-1222. Instance Table

Instance Name	Physical Address
MSS_RCM	5320 9030h

Figure 2-609. MSS_RCM_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
NONE							W
0h							0h

Table 2-1223. MSS_RCM_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FAULT_CLR	W	0h	Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

2.6 MSS_IOMUX

MSS_IOMUX

2.6.1 MSS_IOMUX Summaries

MSS_IOMUX Summaries

Table 2-1224. IOMUX Registers, Base Address=5310 0000h, Length=4096

Offset	Length	Register Name	MSS_IOMUX Physical Address
0h	32	IOMUX_GPIO0_CFG_REG	5310 0000h
4h	32	IOMUX_GPIO1_CFG_REG	5310 0004h
8h	32	IOMUX_GPIO2_CFG_REG	5310 0008h
Ch	32	IOMUX_GPIO3_CFG_REG	5310 000Ch
10h	32	IOMUX_GPIO4_CFG_REG	5310 0010h
14h	32	IOMUX_GPIO5_CFG_REG	5310 0014h
18h	32	IOMUX_GPIO6_CFG_REG	5310 0018h
1Ch	32	IOMUX_GPIO7_CFG_REG	5310 001Ch
20h	32	IOMUX_GPIO8_CFG_REG	5310 0020h
24h	32	IOMUX_GPIO9_CFG_REG	5310 0024h
28h	32	IOMUX_GPIO10_CFG_REG	5310 0028h
2Ch	32	IOMUX_GPIO11_CFG_REG	5310 002Ch
30h	32	IOMUX_GPIO12_CFG_REG	5310 0030h
34h	32	IOMUX_GPIO13_CFG_REG	5310 0034h
38h	32	IOMUX_GPIO14_CFG_REG	5310 0038h
3Ch	32	IOMUX_GPIO15_CFG_REG	5310 003Ch
40h	32	IOMUX_GPIO16_CFG_REG	5310 0040h
44h	32	IOMUX_GPIO17_CFG_REG	5310 0044h
48h	32	IOMUX_GPIO18_CFG_REG	5310 0048h
4Ch	32	IOMUX_GPIO19_CFG_REG	5310 004Ch
50h	32	IOMUX_GPIO20_CFG_REG	5310 0050h
54h	32	IOMUX_GPIO21_CFG_REG	5310 0054h
58h	32	IOMUX_GPIO22_CFG_REG	5310 0058h
5Ch	32	IOMUX_GPIO23_CFG_REG	5310 005Ch
60h	32	IOMUX_GPIO24_CFG_REG	5310 0060h
64h	32	IOMUX_GPIO25_CFG_REG	5310 0064h
68h	32	IOMUX_GPIO26_CFG_REG	5310 0068h
6Ch	32	IOMUX_GPIO27_CFG_REG	5310 006Ch
70h	32	IOMUX_GPIO28_CFG_REG	5310 0070h
74h	32	IOMUX_GPIO29_CFG_REG	5310 0074h
78h	32	IOMUX_GPIO30_CFG_REG	5310 0078h
7Ch	32	IOMUX_GPIO31_CFG_REG	5310 007Ch
80h	32	IOMUX_GPIO32_CFG_REG	5310 0080h
84h	32	IOMUX_GPIO33_CFG_REG	5310 0084h
88h	32	IOMUX_GPIO34_CFG_REG	5310 0088h
8Ch	32	IOMUX_GPIO35_CFG_REG	5310 008Ch
90h	32	IOMUX_GPIO36_CFG_REG	5310 0090h
94h	32	IOMUX_GPIO37_CFG_REG	5310 0094h
98h	32	IOMUX_GPIO38_CFG_REG	5310 0098h
9Ch	32	IOMUX_GPIO39_CFG_REG	5310 009Ch

Table 2-1224. IOMUX Registers, Base Address=5310 0000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_IOMUX Physical Address
A0h	32	IOMUX_GPIO40_CFG_REG	5310 00A0h
A4h	32	IOMUX_GPIO41_CFG_REG	5310 00A4h
A8h	32	IOMUX_GPIO42_CFG_REG	5310 00A8h
ACh	32	IOMUX_GPIO43_CFG_REG	5310 00ACh
B0h	32	IOMUX_GPIO44_CFG_REG	5310 00B0h
B4h	32	IOMUX_GPIO45_CFG_REG	5310 00B4h
B8h	32	IOMUX_GPIO46_CFG_REG	5310 00B8h
BCh	32	IOMUX_GPIO47_CFG_REG	5310 00BCh
C0h	32	IOMUX_GPIO48_CFG_REG	5310 00C0h
C4h	32	IOMUX_GPIO49_CFG_REG	5310 00C4h
C8h	32	IOMUX_GPIO50_CFG_REG	5310 00C8h
CCh	32	IOMUX_GPIO51_CFG_REG	5310 00CCh
D0h	32	IOMUX_GPIO52_CFG_REG	5310 00D0h
D4h	32	IOMUX_GPIO53_CFG_REG	5310 00D4h
D8h	32	IOMUX_GPIO54_CFG_REG	5310 00D8h
DCh	32	IOMUX_GPIO55_CFG_REG	5310 00DCh
E0h	32	IOMUX_GPIO56_CFG_REG	5310 00E0h
E4h	32	IOMUX_GPIO57_CFG_REG	5310 00E4h
E8h	32	IOMUX_GPIO58_CFG_REG	5310 00E8h
ECh	32	IOMUX_GPIO59_CFG_REG	5310 00ECh
F0h	32	IOMUX_GPIO60_CFG_REG	5310 00F0h
F4h	32	IOMUX_GPIO61_CFG_REG	5310 00F4h
F8h	32	IOMUX_GPIO62_CFG_REG	5310 00F8h
FCh	32	IOMUX_GPIO63_CFG_REG	5310 00FCh
100h	32	IOMUX_GPIO64_CFG_REG	5310 0100h
104h	32	IOMUX_GPIO65_CFG_REG	5310 0104h
108h	32	IOMUX_GPIO66_CFG_REG	5310 0108h
10Ch	32	IOMUX_GPIO67_CFG_REG	5310 010Ch
110h	32	IOMUX_GPIO68_CFG_REG	5310 0110h
114h	32	IOMUX_GPIO69_CFG_REG	5310 0114h
118h	32	IOMUX_GPIO70_CFG_REG	5310 0118h
11Ch	32	IOMUX_GPIO71_CFG_REG	5310 011Ch
120h	32	IOMUX_GPIO72_CFG_REG	5310 0120h
124h	32	IOMUX_GPIO73_CFG_REG	5310 0124h
128h	32	IOMUX_GPIO74_CFG_REG	5310 0128h
12Ch	32	IOMUX_GPIO75_CFG_REG	5310 012Ch
130h	32	IOMUX_GPIO76_CFG_REG	5310 0130h
134h	32	IOMUX_GPIO77_CFG_REG	5310 0134h
138h	32	IOMUX_GPIO78_CFG_REG	5310 0138h
13Ch	32	IOMUX_GPIO79_CFG_REG	5310 013Ch
140h	32	IOMUX_GPIO80_CFG_REG	5310 0140h
144h	32	IOMUX_GPIO81_CFG_REG	5310 0144h
148h	32	IOMUX_GPIO82_CFG_REG	5310 0148h
14Ch	32	IOMUX_GPIO83_CFG_REG	5310 014Ch
150h	32	IOMUX_GPIO84_CFG_REG	5310 0150h
154h	32	IOMUX_GPIO85_CFG_REG	5310 0154h
158h	32	IOMUX_GPIO86_CFG_REG	5310 0158h

Table 2-1224. IOMUX Registers, Base Address=5310 0000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_IOMUX Physical Address
15Ch	32	IOMUX_GPIO87_CFG_REG	5310 015Ch
160h	32	IOMUX_GPIO88_CFG_REG	5310 0160h
164h	32	IOMUX_GPIO89_CFG_REG	5310 0164h
168h	32	IOMUX_GPIO90_CFG_REG	5310 0168h
16Ch	32	IOMUX_GPIO91_CFG_REG	5310 016Ch
170h	32	IOMUX_GPIO92_CFG_REG	5310 0170h
174h	32	IOMUX_GPIO93_CFG_REG	5310 0174h
178h	32	IOMUX_GPIO94_CFG_REG	5310 0178h
17Ch	32	IOMUX_GPIO95_CFG_REG	5310 017Ch
180h	32	IOMUX_GPIO96_CFG_REG	5310 0180h
184h	32	IOMUX_GPIO97_CFG_REG	5310 0184h
188h	32	IOMUX_GPIO98_CFG_REG	5310 0188h
18Ch	32	IOMUX_GPIO99_CFG_REG	5310 018Ch
190h	32	IOMUX_GPIO100_CFG_REG	5310 0190h
194h	32	IOMUX_GPIO101_CFG_REG	5310 0194h
198h	32	IOMUX_GPIO102_CFG_REG	5310 0198h
19Ch	32	IOMUX_GPIO103_CFG_REG	5310 019Ch
1A0h	32	IOMUX_GPIO104_CFG_REG	5310 01A0h
1A4h	32	IOMUX_GPIO105_CFG_REG	5310 01A4h
1A8h	32	IOMUX_GPIO106_CFG_REG	5310 01A8h
1ACh	32	IOMUX_GPIO107_CFG_REG	5310 01ACh
1B0h	32	IOMUX_GPIO108_CFG_REG	5310 01B0h
1B4h	32	IOMUX_GPIO109_CFG_REG	5310 01B4h
1B8h	32	IOMUX_GPIO110_CFG_REG	5310 01B8h
1BCh	32	IOMUX_GPIO111_CFG_REG	5310 01BCh
1C0h	32	IOMUX_GPIO112_CFG_REG	5310 01C0h
1C4h	32	IOMUX_GPIO113_CFG_REG	5310 01C4h
1C8h	32	IOMUX_GPIO114_CFG_REG	5310 01C8h
1CCh	32	IOMUX_GPIO115_CFG_REG	5310 01CCh
1D0h	32	IOMUX_GPIO116_CFG_REG	5310 01D0h
1D4h	32	IOMUX_GPIO117_CFG_REG	5310 01D4h
1D8h	32	IOMUX_GPIO118_CFG_REG	5310 01D8h
1DCh	32	IOMUX_GPIO119_CFG_REG	5310 01DCh
1E0h	32	IOMUX_GPIO120_CFG_REG	5310 01E0h
1E4h	32	IOMUX_GPIO121_CFG_REG	5310 01E4h
1E8h	32	IOMUX_GPIO122_CFG_REG	5310 01E8h
1ECh	32	IOMUX_GPIO123_CFG_REG	5310 01ECh
1F0h	32	IOMUX_GPIO124_CFG_REG	5310 01F0h
1F4h	32	IOMUX_GPIO125_CFG_REG	5310 01F4h
1F8h	32	IOMUX_GPIO126_CFG_REG	5310 01F8h
1FCh	32	IOMUX_GPIO127_CFG_REG	5310 01FCh
200h	32	IOMUX_GPIO128_CFG_REG	5310 0200h
204h	32	IOMUX_GPIO129_CFG_REG	5310 0204h
208h	32	IOMUX_GPIO130_CFG_REG	5310 0208h
20Ch	32	IOMUX_GPIO131_CFG_REG	5310 020Ch
210h	32	IOMUX_GPIO132_CFG_REG	5310 0210h
214h	32	IOMUX_GPIO133_CFG_REG	5310 0214h

Table 2-1224. IOMUX Registers, Base Address=5310 0000h, Length=4096 (continued)

Offset	Length	Register Name	MSS_IOMUX Physical Address
218h	32	IOMUX_GPIO134_CFG_REG	5310 0218h
21Ch	32	IOMUX_GPIO135_CFG_REG	5310 021Ch
220h	32	IOMUX_GPIO136_CFG_REG	5310 0220h
224h	32	IOMUX_GPIO137_CFG_REG	5310 0224h
228h	32	IOMUX_GPIO138_CFG_REG	5310 0228h
22Ch	32	IOMUX_GPIO139_CFG_REG	5310 022Ch
230h	32	IOMUX_GPIO140_CFG_REG	5310 0230h
234h	32	IOMUX_WARMRSTN_CFG_REG	5310 0234h
238h	32	IOMUX_SAFETY_ERRORN_CFG_REG	5310 0238h
23Ch	32	IOMUX_TDI_CFG_REG	5310 023Ch
240h	32	IOMUX_TDO_CFG_REG	5310 0240h
244h	32	IOMUX_TMS_CFG_REG	5310 0244h
248h	32	IOMUX_TCK_CFG_REG	5310 0248h
24Ch	32	IOMUX_OSPI0_CLKLB_CFG_REG	5310 024Ch
250h	32	IOMUX_OSPI1_CLKLB_CFG_REG	5310 0250h
254h	32	IOMUX_QUAL_GRP_0_CFG_REG	5310 0254h
258h	32	IOMUX_QUAL_GRP_1_CFG_REG	5310 0258h
25Ch	32	IOMUX_QUAL_GRP_2_CFG_REG	5310 025Ch
260h	32	IOMUX_QUAL_GRP_3_CFG_REG	5310 0260h
264h	32	IOMUX_QUAL_GRP_4_CFG_REG	5310 0264h
268h	32	IOMUX_QUAL_GRP_5_CFG_REG	5310 0268h
26Ch	32	IOMUX_QUAL_GRP_6_CFG_REG	5310 026Ch
270h	32	IOMUX_QUAL_GRP_7_CFG_REG	5310 0270h
274h	32	IOMUX_QUAL_GRP_8_CFG_REG	5310 0274h
278h	32	IOMUX_QUAL_GRP_9_CFG_REG	5310 0278h
27Ch	32	IOMUX_QUAL_GRP_10_CFG_REG	5310 027Ch
280h	32	IOMUX_QUAL_GRP_11_CFG_REG	5310 0280h
284h	32	IOMUX_QUAL_GRP_12_CFG_REG	5310 0284h
288h	32	IOMUX_QUAL_GRP_13_CFG_REG	5310 0288h
28Ch	32	IOMUX_QUAL_GRP_14_CFG_REG	5310 028Ch
290h	32	IOMUX_QUAL_GRP_15_CFG_REG	5310 0290h
294h	32	IOMUX_QUAL_GRP_16_CFG_REG	5310 0294h
298h	32	IOMUX_QUAL_GRP_17_CFG_REG	5310 0298h
29Ch	32	IOMUX_USER_MODE_EN	5310 029Ch
2A0h	32	IOMUX_PADGLBL_CFG_REG	5310 02A0h
2A4h	32	IOMUX_IO_CFG_KICK0	5310 02A4h
2A8h	32	IOMUX_IO_CFG_KICK1	5310 02A8h

2.6.2 MSS_IOMUX Registers

MSS_IOMUX Registers

2.6.2.1 IOMUX_GPIO0_CFG_REG Register

2.6.2.1.1 IOMUX_GPIO0_CFG_REG Register (Offset = 0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1225. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0000h

Figure 2-610. IOMUX_GPIO0_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1226. IOMUX_GPIO0_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1226. IOMUX_GPIO0_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.2 IOMUX_GPIO1_CFG_REG Register

2.6.2.2.1 IOMUX_GPIO1_CFG_REG Register (Offset = 4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1227. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0004h

Figure 2-611. IOMUX_GPIO1_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1228. IOMUX_GPIO1_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1228. IOMUX_GPIO1_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.3 IOMUX_GPIO2_CFG_REG Register

2.6.2.3.1 IOMUX_GPIO2_CFG_REG Register (Offset = 8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1229. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0008h

Figure 2-612. IOMUX_GPIO2_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1230. IOMUX_GPIO2_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1230. IOMUX_GPIO2_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.4 IOMUX_GPIO3_CFG_REG Register

2.6.2.4.1 IOMUX_GPIO3_CFG_REG Register (Offset = Ch) [reset = 5D7h]

Return to [Summary Table](#)

Table 2-1231. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 000Ch

Figure 2-613. IOMUX_GPIO3_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	0h	1h	7h			

Table 2-1232. IOMUX_GPIO3_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1232. IOMUX_GPIO3_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.5 IOMUX_GPIO4_CFG_REG Register

2.6.2.5.1 IOMUX_GPIO4_CFG_REG Register (Offset = 10h) [reset = 5D7h]

Return to [Summary Table](#)

Table 2-1233. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0010h

Figure 2-614. IOMUX_GPIO4_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	0h	1h	7h			

Table 2-1234. IOMUX_GPIO4_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1234. IOMUX_GPIO4_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.6 IOMUX_GPIO5_CFG_REG Register

2.6.2.6.1 IOMUX_GPIO5_CFG_REG Register (Offset = 14h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1235. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0014h

Figure 2-615. IOMUX_GPIO5_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1236. IOMUX_GPIO5_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1236. IOMUX_GPIO5_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.7 IOMUX_GPIO6_CFG_REG Register

2.6.2.7.1 IOMUX_GPIO6_CFG_REG Register (Offset = 18h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1237. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0018h

Figure 2-616. IOMUX_GPIO6_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1238. IOMUX_GPIO6_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1238. IOMUX_GPIO6_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.8 IOMUX_GPIO7_CFG_REG Register

2.6.2.8.1 IOMUX_GPIO7_CFG_REG Register (Offset = 1Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1239. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 001Ch

Figure 2-617. IOMUX_GPIO7_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1240. IOMUX_GPIO7_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1240. IOMUX_GPIO7_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.9 IOMUX_GPIO8_CFG_REG Register

2.6.2.9.1 IOMUX_GPIO8_CFG_REG Register (Offset = 20h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1241. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0020h

Figure 2-618. IOMUX_GPIO8_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1242. IOMUX_GPIO8_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1242. IOMUX_GPIO8_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.10 IOMUX_GPIO9_CFG_REG Register

2.6.2.10.1 IOMUX_GPIO9_CFG_REG Register (Offset = 24h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1243. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0024h

Figure 2-619. IOMUX_GPIO9_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1244. IOMUX_GPIO9_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1244. IOMUX_GPIO9_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.11 IOMUX_GPIO10_CFG_REG Register

2.6.2.11.1 IOMUX_GPIO10_CFG_REG Register (Offset = 28h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1245. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0028h

Figure 2-620. IOMUX_GPIO10_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1246. IOMUX_GPIO10_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1246. IOMUX_GPIO10_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.12 IOMUX_GPIO11_CFG_REG Register

2.6.2.12.1 IOMUX_GPIO11_CFG_REG Register (Offset = 2Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1247. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 002Ch

Figure 2-621. IOMUX_GPIO11_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1248. IOMUX_GPIO11_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1248. IOMUX_GPIO11_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.13 IOMUX_GPIO12_CFG_REG Register

2.6.2.13.1 IOMUX_GPIO12_CFG_REG Register (Offset = 30h) [reset = 5D7h]

Return to [Summary Table](#)

Table 2-1249. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0030h

Figure 2-622. IOMUX_GPIO12_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	0h	1h	7h			

Table 2-1250. IOMUX_GPIO12_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1250. IOMUX_GPIO12_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.14 IOMUX_GPIO13_CFG_REG Register

2.6.2.14.1 IOMUX_GPIO13_CFG_REG Register (Offset = 34h) [reset = 5D7h]

Return to [Summary Table](#)

Table 2-1251. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0034h

Figure 2-623. IOMUX_GPIO13_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	0h	1h	7h			

Table 2-1252. IOMUX_GPIO13_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1252. IOMUX_GPIO13_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.15 IOMUX_GPIO14_CFG_REG Register

2.6.2.15.1 IOMUX_GPIO14_CFG_REG Register (Offset = 38h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1253. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0038h

Figure 2-624. IOMUX_GPIO14_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1254. IOMUX_GPIO14_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1254. IOMUX_GPIO14_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.16 IOMUX_GPIO15_CFG_REG Register

2.6.2.16.1 IOMUX_GPIO15_CFG_REG Register (Offset = 3Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1255. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 003Ch

Figure 2-625. IOMUX_GPIO15_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1256. IOMUX_GPIO15_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1256. IOMUX_GPIO15_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.17 IOMUX_GPIO16_CFG_REG Register

2.6.2.17.1 IOMUX_GPIO16_CFG_REG Register (Offset = 40h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1257. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0040h

Figure 2-626. IOMUX_GPIO16_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1258. IOMUX_GPIO16_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1258. IOMUX_GPIO16_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.18 IOMUX_GPIO17_CFG_REG Register

2.6.2.18.1 IOMUX_GPIO17_CFG_REG Register (Offset = 44h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1259. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0044h

Figure 2-627. IOMUX_GPIO17_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1260. IOMUX_GPIO17_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1260. IOMUX_GPIO17_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.19 IOMUX_GPIO18_CFG_REG Register

2.6.2.19.1 IOMUX_GPIO18_CFG_REG Register (Offset = 48h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1261. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0048h

Figure 2-628. IOMUX_GPIO18_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1262. IOMUX_GPIO18_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1262. IOMUX_GPIO18_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.20 IOMUX_GPIO19_CFG_REG Register

2.6.2.20.1 IOMUX_GPIO19_CFG_REG Register (Offset = 4Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1263. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 004Ch

Figure 2-629. IOMUX_GPIO19_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1264. IOMUX_GPIO19_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1264. IOMUX_GPIO19_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.21 IOMUX_GPIO20_CFG_REG Register

2.6.2.21.1 IOMUX_GPIO20_CFG_REG Register (Offset = 50h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1265. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0050h

Figure 2-630. IOMUX_GPIO20_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1266. IOMUX_GPIO20_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1266. IOMUX_GPIO20_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.22 IOMUX_GPIO21_CFG_REG Register

2.6.2.22.1 IOMUX_GPIO21_CFG_REG Register (Offset = 54h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1267. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0054h

Figure 2-631. IOMUX_GPIO21_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1268. IOMUX_GPIO21_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1268. IOMUX_GPIO21_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.23 IOMUX_GPIO22_CFG_REG Register

2.6.2.23.1 IOMUX_GPIO22_CFG_REG Register (Offset = 58h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1269. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0058h

Figure 2-632. IOMUX_GPIO22_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1270. IOMUX_GPIO22_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1270. IOMUX_GPIO22_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.24 IOMUX_GPIO23_CFG_REG Register

2.6.2.24.1 IOMUX_GPIO23_CFG_REG Register (Offset = 5Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1271. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 005Ch

Figure 2-633. IOMUX_GPIO23_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1272. IOMUX_GPIO23_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1272. IOMUX_GPIO23_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.25 IOMUX_GPIO24_CFG_REG Register

2.6.2.25.1 IOMUX_GPIO24_CFG_REG Register (Offset = 60h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1273. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0060h

Figure 2-634. IOMUX_GPIO24_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1274. IOMUX_GPIO24_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1274. IOMUX_GPIO24_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.26 IOMUX_GPIO25_CFG_REG Register

2.6.2.26.1 IOMUX_GPIO25_CFG_REG Register (Offset = 64h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1275. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0064h

Figure 2-635. IOMUX_GPIO25_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1276. IOMUX_GPIO25_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1276. IOMUX_GPIO25_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.27 IOMUX_GPIO26_CFG_REG Register

2.6.2.27.1 IOMUX_GPIO26_CFG_REG Register (Offset = 68h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1277. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0068h

Figure 2-636. IOMUX_GPIO26_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1278. IOMUX_GPIO26_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1278. IOMUX_GPIO26_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.28 IOMUX_GPIO27_CFG_REG Register

2.6.2.28.1 IOMUX_GPIO27_CFG_REG Register (Offset = 6Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1279. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 006Ch

Figure 2-637. IOMUX_GPIO27_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1280. IOMUX_GPIO27_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1280. IOMUX_GPIO27_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.29 IOMUX_GPIO28_CFG_REG Register

2.6.2.29.1 IOMUX_GPIO28_CFG_REG Register (Offset = 70h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1281. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0070h

Figure 2-638. IOMUX_GPIO28_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1282. IOMUX_GPIO28_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1282. IOMUX_GPIO28_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.30 IOMUX_GPIO29_CFG_REG Register

2.6.2.30.1 IOMUX_GPIO29_CFG_REG Register (Offset = 74h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1283. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0074h

Figure 2-639. IOMUX_GPIO29_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1284. IOMUX_GPIO29_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1284. IOMUX_GPIO29_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.31 IOMUX_GPIO30_CFG_REG Register

2.6.2.31.1 IOMUX_GPIO30_CFG_REG Register (Offset = 78h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1285. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0078h

Figure 2-640. IOMUX_GPIO30_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1286. IOMUX_GPIO30_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1286. IOMUX_GPIO30_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.32 IOMUX_GPIO31_CFG_REG Register

2.6.2.32.1 IOMUX_GPIO31_CFG_REG Register (Offset = 7Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1287. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 007Ch

Figure 2-641. IOMUX_GPIO31_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1288. IOMUX_GPIO31_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1288. IOMUX_GPIO31_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.33 IOMUX_GPIO32_CFG_REG Register

2.6.2.33.1 IOMUX_GPIO32_CFG_REG Register (Offset = 80h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1289. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0080h

Figure 2-642. IOMUX_GPIO32_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1290. IOMUX_GPIO32_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1290. IOMUX_GPIO32_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.34 IOMUX_GPIO33_CFG_REG Register

2.6.2.34.1 IOMUX_GPIO33_CFG_REG Register (Offset = 84h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1291. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0084h

Figure 2-643. IOMUX_GPIO33_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1292. IOMUX_GPIO33_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1292. IOMUX_GPIO33_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.35 IOMUX_GPIO34_CFG_REG Register

2.6.2.35.1 IOMUX_GPIO34_CFG_REG Register (Offset = 88h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1293. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0088h

Figure 2-644. IOMUX_GPIO34_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1294. IOMUX_GPIO34_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1294. IOMUX_GPIO34_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.36 IOMUX_GPIO35_CFG_REG Register

2.6.2.36.1 IOMUX_GPIO35_CFG_REG Register (Offset = 8Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1295. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 008Ch

Figure 2-645. IOMUX_GPIO35_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1296. IOMUX_GPIO35_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1296. IOMUX_GPIO35_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.37 IOMUX_GPIO36_CFG_REG Register

2.6.2.37.1 IOMUX_GPIO36_CFG_REG Register (Offset = 90h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1297. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0090h

Figure 2-646. IOMUX_GPIO36_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1298. IOMUX_GPIO36_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1298. IOMUX_GPIO36_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.38 IOMUX_GPIO37_CFG_REG Register

2.6.2.38.1 IOMUX_GPIO37_CFG_REG Register (Offset = 94h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1299. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0094h

Figure 2-647. IOMUX_GPIO37_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1300. IOMUX_GPIO37_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1300. IOMUX_GPIO37_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.39 IOMUX_GPIO38_CFG_REG Register

2.6.2.39.1 IOMUX_GPIO38_CFG_REG Register (Offset = 98h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1301. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0098h

Figure 2-648. IOMUX_GPIO38_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1302. IOMUX_GPIO38_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1302. IOMUX_GPIO38_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.40 IOMUX_GPIO39_CFG_REG Register

2.6.2.40.1 IOMUX_GPIO39_CFG_REG Register (Offset = 9Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1303. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 009Ch

Figure 2-649. IOMUX_GPIO39_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1304. IOMUX_GPIO39_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1304. IOMUX_GPIO39_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.41 IOMUX_GPIO40_CFG_REG Register

2.6.2.41.1 IOMUX_GPIO40_CFG_REG Register (Offset = A0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1305. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00A0h

Figure 2-650. IOMUX_GPIO40_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1306. IOMUX_GPIO40_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1306. IOMUX_GPIO40_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.42 IOMUX_GPIO41_CFG_REG Register

2.6.2.42.1 IOMUX_GPIO41_CFG_REG Register (Offset = A4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1307. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00A4h

Figure 2-651. IOMUX_GPIO41_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1308. IOMUX_GPIO41_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1308. IOMUX_GPIO41_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.43 IOMUX_GPIO42_CFG_REG Register

2.6.2.43.1 IOMUX_GPIO42_CFG_REG Register (Offset = A8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1309. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00A8h

Figure 2-652. IOMUX_GPIO42_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1310. IOMUX_GPIO42_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1310. IOMUX_GPIO42_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.44 IOMUX_GPIO43_CFG_REG Register

2.6.2.44.1 IOMUX_GPIO43_CFG_REG Register (Offset = ACh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1311. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00ACh

Figure 2-653. IOMUX_GPIO43_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1312. IOMUX_GPIO43_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1312. IOMUX_GPIO43_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.45 IOMUX_GPIO44_CFG_REG Register

2.6.2.45.1 IOMUX_GPIO44_CFG_REG Register (Offset = B0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1313. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00B0h

Figure 2-654. IOMUX_GPIO44_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1314. IOMUX_GPIO44_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1314. IOMUX_GPIO44_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.46 IOMUX_GPIO45_CFG_REG Register
2.6.2.46.1 IOMUX_GPIO45_CFG_REG Register (Offset = B4h) [reset = 5F7h]

Return to [Summary Table](#)
Table 2-1315. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00B4h

Figure 2-655. IOMUX_GPIO45_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1316. IOMUX_GPIO45_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1316. IOMUX_GPIO45_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.47 IOMUX_GPIO46_CFG_REG Register

2.6.2.47.1 IOMUX_GPIO46_CFG_REG Register (Offset = B8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1317. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00B8h

Figure 2-656. IOMUX_GPIO46_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1318. IOMUX_GPIO46_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1318. IOMUX_GPIO46_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.48 IOMUX_GPIO47_CFG_REG Register

2.6.2.48.1 IOMUX_GPIO47_CFG_REG Register (Offset = BCh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1319. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00BCh

Figure 2-657. IOMUX_GPIO47_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1320. IOMUX_GPIO47_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1320. IOMUX_GPIO47_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.49 IOMUX_GPIO48_CFG_REG Register
2.6.2.49.1 IOMUX_GPIO48_CFG_REG Register (Offset = C0h) [reset = 5F7h]

 Return to [Summary Table](#)
Table 2-1321. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00C0h

Figure 2-658. IOMUX_GPIO48_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1322. IOMUX_GPIO48_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1322. IOMUX_GPIO48_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.50 IOMUX_GPIO49_CFG_REG Register

2.6.2.50.1 IOMUX_GPIO49_CFG_REG Register (Offset = C4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1323. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00C4h

Figure 2-659. IOMUX_GPIO49_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1324. IOMUX_GPIO49_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1324. IOMUX_GPIO49_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.51 IOMUX_GPIO50_CFG_REG Register

2.6.2.51.1 IOMUX_GPIO50_CFG_REG Register (Offset = C8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1325. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00C8h

Figure 2-660. IOMUX_GPIO50_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1326. IOMUX_GPIO50_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1326. IOMUX_GPIO50_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.52 IOMUX_GPIO51_CFG_REG Register

2.6.2.52.1 IOMUX_GPIO51_CFG_REG Register (Offset = CCh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1327. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00CCh

Figure 2-661. IOMUX_GPIO51_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1328. IOMUX_GPIO51_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1328. IOMUX_GPIO51_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.53 IOMUX_GPIO52_CFG_REG Register

2.6.2.53.1 IOMUX_GPIO52_CFG_REG Register (Offset = D0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1329. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00D0h

Figure 2-662. IOMUX_GPIO52_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1330. IOMUX_GPIO52_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1330. IOMUX_GPIO52_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.54 IOMUX_GPIO53_CFG_REG Register

2.6.2.54.1 IOMUX_GPIO53_CFG_REG Register (Offset = D4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1331. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00D4h

Figure 2-663. IOMUX_GPIO53_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1332. IOMUX_GPIO53_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1332. IOMUX_GPIO53_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.55 IOMUX_GPIO54_CFG_REG Register

2.6.2.55.1 IOMUX_GPIO54_CFG_REG Register (Offset = D8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1333. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00D8h

Figure 2-664. IOMUX_GPIO54_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1334. IOMUX_GPIO54_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1334. IOMUX_GPIO54_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.56 IOMUX_GPIO55_CFG_REG Register

2.6.2.56.1 IOMUX_GPIO55_CFG_REG Register (Offset = DCh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1335. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00DCh

Figure 2-665. IOMUX_GPIO55_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1336. IOMUX_GPIO55_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1336. IOMUX_GPIO55_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.57 IOMUX_GPIO56_CFG_REG Register

2.6.2.57.1 IOMUX_GPIO56_CFG_REG Register (Offset = E0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1337. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00E0h

Figure 2-666. IOMUX_GPIO56_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1338. IOMUX_GPIO56_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1338. IOMUX_GPIO56_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.58 IOMUX_GPIO57_CFG_REG Register

2.6.2.58.1 IOMUX_GPIO57_CFG_REG Register (Offset = E4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1339. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00E4h

Figure 2-667. IOMUX_GPIO57_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1340. IOMUX_GPIO57_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1340. IOMUX_GPIO57_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.59 IOMUX_GPIO58_CFG_REG Register

2.6.2.59.1 IOMUX_GPIO58_CFG_REG Register (Offset = E8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1341. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00E8h

Figure 2-668. IOMUX_GPIO58_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1342. IOMUX_GPIO58_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1342. IOMUX_GPIO58_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.60 IOMUX_GPIO59_CFG_REG Register

2.6.2.60.1 IOMUX_GPIO59_CFG_REG Register (Offset = ECh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1343. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00ECh

Figure 2-669. IOMUX_GPIO59_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1344. IOMUX_GPIO59_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1344. IOMUX_GPIO59_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.61 IOMUX_GPIO60_CFG_REG Register

2.6.2.61.1 IOMUX_GPIO60_CFG_REG Register (Offset = F0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1345. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00F0h

Figure 2-670. IOMUX_GPIO60_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1346. IOMUX_GPIO60_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1346. IOMUX_GPIO60_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.62 IOMUX_GPIO61_CFG_REG Register

2.6.2.62.1 IOMUX_GPIO61_CFG_REG Register (Offset = F4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1347. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00F4h

Figure 2-671. IOMUX_GPIO61_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1348. IOMUX_GPIO61_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1348. IOMUX_GPIO61_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.63 IOMUX_GPIO62_CFG_REG Register
2.6.2.63.1 IOMUX_GPIO62_CFG_REG Register (Offset = F8h) [reset = 5F7h]

Return to [Summary Table](#)
Table 2-1349. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00F8h

Figure 2-672. IOMUX_GPIO62_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1350. IOMUX_GPIO62_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1350. IOMUX_GPIO62_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.64 IOMUX_GPIO63_CFG_REG Register

2.6.2.64.1 IOMUX_GPIO63_CFG_REG Register (Offset = FCh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1351. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 00FCh

Figure 2-673. IOMUX_GPIO63_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1352. IOMUX_GPIO63_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1352. IOMUX_GPIO63_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.65 IOMUX_GPIO64_CFG_REG Register

2.6.2.65.1 IOMUX_GPIO64_CFG_REG Register (Offset = 100h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1353. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0100h

Figure 2-674. IOMUX_GPIO64_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1354. IOMUX_GPIO64_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1354. IOMUX_GPIO64_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.66 IOMUX_GPIO65_CFG_REG Register

2.6.2.66.1 IOMUX_GPIO65_CFG_REG Register (Offset = 104h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1355. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0104h

Figure 2-675. IOMUX_GPIO65_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1356. IOMUX_GPIO65_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1356. IOMUX_GPIO65_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.67 IOMUX_GPIO66_CFG_REG Register

2.6.2.67.1 IOMUX_GPIO66_CFG_REG Register (Offset = 108h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1357. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0108h

Figure 2-676. IOMUX_GPIO66_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1358. IOMUX_GPIO66_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1358. IOMUX_GPIO66_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.68 IOMUX_GPIO67_CFG_REG Register

2.6.2.68.1 IOMUX_GPIO67_CFG_REG Register (Offset = 10Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1359. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 010Ch

Figure 2-677. IOMUX_GPIO67_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1360. IOMUX_GPIO67_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1360. IOMUX_GPIO67_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.69 IOMUX_GPIO68_CFG_REG Register

2.6.2.69.1 IOMUX_GPIO68_CFG_REG Register (Offset = 110h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1361. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0110h

Figure 2-678. IOMUX_GPIO68_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1362. IOMUX_GPIO68_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1362. IOMUX_GPIO68_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.70 IOMUX_GPIO69_CFG_REG Register

2.6.2.70.1 IOMUX_GPIO69_CFG_REG Register (Offset = 114h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1363. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0114h

Figure 2-679. IOMUX_GPIO69_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1364. IOMUX_GPIO69_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1364. IOMUX_GPIO69_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.71 IOMUX_GPIO70_CFG_REG Register

2.6.2.71.1 IOMUX_GPIO70_CFG_REG Register (Offset = 118h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1365. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0118h

Figure 2-680. IOMUX_GPIO70_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1366. IOMUX_GPIO70_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1366. IOMUX_GPIO70_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.72 IOMUX_GPIO71_CFG_REG Register

2.6.2.72.1 IOMUX_GPIO71_CFG_REG Register (Offset = 11Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1367. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 011Ch

Figure 2-681. IOMUX_GPIO71_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1368. IOMUX_GPIO71_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1368. IOMUX_GPIO71_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.73 IOMUX_GPIO72_CFG_REG Register

2.6.2.73.1 IOMUX_GPIO72_CFG_REG Register (Offset = 120h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1369. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0120h

Figure 2-682. IOMUX_GPIO72_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1370. IOMUX_GPIO72_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1370. IOMUX_GPIO72_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.74 IOMUX_GPIO73_CFG_REG Register

2.6.2.74.1 IOMUX_GPIO73_CFG_REG Register (Offset = 124h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1371. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0124h

Figure 2-683. IOMUX_GPIO73_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1372. IOMUX_GPIO73_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1372. IOMUX_GPIO73_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.75 IOMUX_GPIO74_CFG_REG Register

2.6.2.75.1 IOMUX_GPIO74_CFG_REG Register (Offset = 128h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1373. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0128h

Figure 2-684. IOMUX_GPIO74_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1374. IOMUX_GPIO74_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1374. IOMUX_GPIO74_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.76 IOMUX_GPIO75_CFG_REG Register

2.6.2.76.1 IOMUX_GPIO75_CFG_REG Register (Offset = 12Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1375. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 012Ch

Figure 2-685. IOMUX_GPIO75_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1376. IOMUX_GPIO75_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1376. IOMUX_GPIO75_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.77 IOMUX_GPIO76_CFG_REG Register

2.6.2.77.1 IOMUX_GPIO76_CFG_REG Register (Offset = 130h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1377. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0130h

Figure 2-686. IOMUX_GPIO76_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1378. IOMUX_GPIO76_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1378. IOMUX_GPIO76_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.78 IOMUX_GPIO77_CFG_REG Register

2.6.2.78.1 IOMUX_GPIO77_CFG_REG Register (Offset = 134h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1379. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0134h

Figure 2-687. IOMUX_GPIO77_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1380. IOMUX_GPIO77_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1380. IOMUX_GPIO77_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.79 IOMUX_GPIO78_CFG_REG Register

2.6.2.79.1 IOMUX_GPIO78_CFG_REG Register (Offset = 138h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1381. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0138h

Figure 2-688. IOMUX_GPIO78_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1382. IOMUX_GPIO78_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1382. IOMUX_GPIO78_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.80 IOMUX_GPIO79_CFG_REG Register

2.6.2.80.1 IOMUX_GPIO79_CFG_REG Register (Offset = 13Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1383. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 013Ch

Figure 2-689. IOMUX_GPIO79_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1384. IOMUX_GPIO79_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1384. IOMUX_GPIO79_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.81 IOMUX_GPIO80_CFG_REG Register

2.6.2.81.1 IOMUX_GPIO80_CFG_REG Register (Offset = 140h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1385. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0140h

Figure 2-690. IOMUX_GPIO80_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1386. IOMUX_GPIO80_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1386. IOMUX_GPIO80_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.82 IOMUX_GPIO81_CFG_REG Register

2.6.2.82.1 IOMUX_GPIO81_CFG_REG Register (Offset = 144h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1387. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0144h

Figure 2-691. IOMUX_GPIO81_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1388. IOMUX_GPIO81_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1388. IOMUX_GPIO81_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.83 IOMUX_GPIO82_CFG_REG Register

2.6.2.83.1 IOMUX_GPIO82_CFG_REG Register (Offset = 148h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1389. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0148h

Figure 2-692. IOMUX_GPIO82_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1390. IOMUX_GPIO82_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1390. IOMUX_GPIO82_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.84 IOMUX_GPIO83_CFG_REG Register

2.6.2.84.1 IOMUX_GPIO83_CFG_REG Register (Offset = 14Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1391. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 014Ch

Figure 2-693. IOMUX_GPIO83_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1392. IOMUX_GPIO83_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1392. IOMUX_GPIO83_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.85 IOMUX_GPIO84_CFG_REG Register

2.6.2.85.1 IOMUX_GPIO84_CFG_REG Register (Offset = 150h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1393. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0150h

Figure 2-694. IOMUX_GPIO84_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1394. IOMUX_GPIO84_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1394. IOMUX_GPIO84_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.86 IOMUX_GPIO85_CFG_REG Register

2.6.2.86.1 IOMUX_GPIO85_CFG_REG Register (Offset = 154h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1395. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0154h

Figure 2-695. IOMUX_GPIO85_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1396. IOMUX_GPIO85_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1396. IOMUX_GPIO85_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.87 IOMUX_GPIO86_CFG_REG Register

2.6.2.87.1 IOMUX_GPIO86_CFG_REG Register (Offset = 158h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1397. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0158h

Figure 2-696. IOMUX_GPIO86_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1398. IOMUX_GPIO86_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1398. IOMUX_GPIO86_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.88 IOMUX_GPIO87_CFG_REG Register

2.6.2.88.1 IOMUX_GPIO87_CFG_REG Register (Offset = 15Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1399. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 015Ch

Figure 2-697. IOMUX_GPIO87_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1400. IOMUX_GPIO87_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1400. IOMUX_GPIO87_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.89 IOMUX_GPIO88_CFG_REG Register

2.6.2.89.1 IOMUX_GPIO88_CFG_REG Register (Offset = 160h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1401. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0160h

Figure 2-698. IOMUX_GPIO88_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1402. IOMUX_GPIO88_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1402. IOMUX_GPIO88_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.90 IOMUX_GPIO89_CFG_REG Register

2.6.2.90.1 IOMUX_GPIO89_CFG_REG Register (Offset = 164h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1403. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0164h

Figure 2-699. IOMUX_GPIO89_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1404. IOMUX_GPIO89_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1404. IOMUX_GPIO89_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.91 IOMUX_GPIO90_CFG_REG Register

2.6.2.91.1 IOMUX_GPIO90_CFG_REG Register (Offset = 168h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1405. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0168h

Figure 2-700. IOMUX_GPIO90_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1406. IOMUX_GPIO90_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1406. IOMUX_GPIO90_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.92 IOMUX_GPIO91_CFG_REG Register

2.6.2.92.1 IOMUX_GPIO91_CFG_REG Register (Offset = 16Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1407. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 016Ch

Figure 2-701. IOMUX_GPIO91_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1408. IOMUX_GPIO91_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1408. IOMUX_GPIO91_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.93 IOMUX_GPIO92_CFG_REG Register

2.6.2.93.1 IOMUX_GPIO92_CFG_REG Register (Offset = 170h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1409. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0170h

Figure 2-702. IOMUX_GPIO92_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1410. IOMUX_GPIO92_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1410. IOMUX_GPIO92_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.94 IOMUX_GPIO93_CFG_REG Register

2.6.2.94.1 IOMUX_GPIO93_CFG_REG Register (Offset = 174h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1411. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0174h

Figure 2-703. IOMUX_GPIO93_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1412. IOMUX_GPIO93_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1412. IOMUX_GPIO93_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.95 IOMUX_GPIO94_CFG_REG Register

2.6.2.95.1 IOMUX_GPIO94_CFG_REG Register (Offset = 178h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1413. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0178h

Figure 2-704. IOMUX_GPIO94_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1414. IOMUX_GPIO94_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1414. IOMUX_GPIO94_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.96 IOMUX_GPIO95_CFG_REG Register

2.6.2.96.1 IOMUX_GPIO95_CFG_REG Register (Offset = 17Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1415. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 017Ch

Figure 2-705. IOMUX_GPIO95_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1416. IOMUX_GPIO95_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1416. IOMUX_GPIO95_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.97 IOMUX_GPIO96_CFG_REG Register

2.6.2.97.1 IOMUX_GPIO96_CFG_REG Register (Offset = 180h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1417. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0180h

Figure 2-706. IOMUX_GPIO96_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1418. IOMUX_GPIO96_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1418. IOMUX_GPIO96_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.98 IOMUX_GPIO97_CFG_REG Register

2.6.2.98.1 IOMUX_GPIO97_CFG_REG Register (Offset = 184h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1419. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0184h

Figure 2-707. IOMUX_GPIO97_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1420. IOMUX_GPIO97_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1420. IOMUX_GPIO97_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.99 IOMUX_GPIO98_CFG_REG Register

2.6.2.99.1 IOMUX_GPIO98_CFG_REG Register (Offset = 188h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1421. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0188h

Figure 2-708. IOMUX_GPIO98_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1422. IOMUX_GPIO98_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1422. IOMUX_GPIO98_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.100 IOMUX_GPIO99_CFG_REG Register

2.6.2.100.1 IOMUX_GPIO99_CFG_REG Register (Offset = 18Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1423. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 018Ch

Figure 2-709. IOMUX_GPIO99_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1424. IOMUX_GPIO99_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1424. IOMUX_GPIO99_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.101 IOMUX_GPIO100_CFG_REG Register

2.6.2.101.1 IOMUX_GPIO100_CFG_REG Register (Offset = 190h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1425. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0190h

Figure 2-710. IOMUX_GPIO100_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1426. IOMUX_GPIO100_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1426. IOMUX_GPIO100_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.102 IOMUX_GPIO101_CFG_REG Register

2.6.2.102.1 IOMUX_GPIO101_CFG_REG Register (Offset = 194h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1427. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0194h

Figure 2-711. IOMUX_GPIO101_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1428. IOMUX_GPIO101_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1428. IOMUX_GPIO101_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.103 IOMUX_GPIO102_CFG_REG Register

2.6.2.103.1 IOMUX_GPIO102_CFG_REG Register (Offset = 198h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1429. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0198h

Figure 2-712. IOMUX_GPIO102_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1430. IOMUX_GPIO102_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1430. IOMUX_GPIO102_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.104 IOMUX_GPIO103_CFG_REG Register

2.6.2.104.1 IOMUX_GPIO103_CFG_REG Register (Offset = 19Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1431. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 019Ch

Figure 2-713. IOMUX_GPIO103_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1432. IOMUX_GPIO103_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1432. IOMUX_GPIO103_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.105 IOMUX_GPIO104_CFG_REG Register

2.6.2.105.1 IOMUX_GPIO104_CFG_REG Register (Offset = 1A0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1433. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01A0h

Figure 2-714. IOMUX_GPIO104_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1434. IOMUX_GPIO104_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1434. IOMUX_GPIO104_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.106 IOMUX_GPIO105_CFG_REG Register

2.6.2.106.1 IOMUX_GPIO105_CFG_REG Register (Offset = 1A4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1435. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01A4h

Figure 2-715. IOMUX_GPIO105_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1436. IOMUX_GPIO105_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1436. IOMUX_GPIO105_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.107 IOMUX_GPIO106_CFG_REG Register

2.6.2.107.1 IOMUX_GPIO106_CFG_REG Register (Offset = 1A8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1437. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01A8h

Figure 2-716. IOMUX_GPIO106_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1438. IOMUX_GPIO106_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1438. IOMUX_GPIO106_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.108 IOMUX_GPIO107_CFG_REG Register

2.6.2.108.1 IOMUX_GPIO107_CFG_REG Register (Offset = 1ACh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1439. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01ACh

Figure 2-717. IOMUX_GPIO107_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1440. IOMUX_GPIO107_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1440. IOMUX_GPIO107_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.109 IOMUX_GPIO108_CFG_REG Register

2.6.2.109.1 IOMUX_GPIO108_CFG_REG Register (Offset = 1B0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1441. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01B0h

Figure 2-718. IOMUX_GPIO108_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1442. IOMUX_GPIO108_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1442. IOMUX_GPIO108_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.110 IOMUX_GPIO109_CFG_REG Register

2.6.2.110.1 IOMUX_GPIO109_CFG_REG Register (Offset = 1B4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1443. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01B4h

Figure 2-719. IOMUX_GPIO109_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1444. IOMUX_GPIO109_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1444. IOMUX_GPIO109_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.111 IOMUX_GPIO110_CFG_REG Register

2.6.2.111.1 IOMUX_GPIO110_CFG_REG Register (Offset = 1B8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1445. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01B8h

Figure 2-720. IOMUX_GPIO110_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1446. IOMUX_GPIO110_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1446. IOMUX_GPIO110_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.112 IOMUX_GPIO111_CFG_REG Register

2.6.2.112.1 IOMUX_GPIO111_CFG_REG Register (Offset = 1BCh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1447. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01BCh

Figure 2-721. IOMUX_GPIO111_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1448. IOMUX_GPIO111_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1448. IOMUX_GPIO111_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.113 IOMUX_GPIO112_CFG_REG Register

2.6.2.113.1 IOMUX_GPIO112_CFG_REG Register (Offset = 1C0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1449. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01C0h

Figure 2-722. IOMUX_GPIO112_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1450. IOMUX_GPIO112_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1450. IOMUX_GPIO112_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.114 IOMUX_GPIO113_CFG_REG Register

2.6.2.114.1 IOMUX_GPIO113_CFG_REG Register (Offset = 1C4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1451. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01C4h

Figure 2-723. IOMUX_GPIO113_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1452. IOMUX_GPIO113_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1452. IOMUX_GPIO113_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.115 IOMUX_GPIO114_CFG_REG Register

2.6.2.115.1 IOMUX_GPIO114_CFG_REG Register (Offset = 1C8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1453. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01C8h

Figure 2-724. IOMUX_GPIO114_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1454. IOMUX_GPIO114_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1454. IOMUX_GPIO114_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.116 IOMUX_GPIO115_CFG_REG Register
2.6.2.116.1 IOMUX_GPIO115_CFG_REG Register (Offset = 1CCh) [reset = 5F7h]

Return to [Summary Table](#)
Table 2-1455. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01CCh

Figure 2-725. IOMUX_GPIO115_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1456. IOMUX_GPIO115_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1456. IOMUX_GPIO115_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.117 IOMUX_GPIO116_CFG_REG Register

2.6.2.117.1 IOMUX_GPIO116_CFG_REG Register (Offset = 1D0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1457. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01D0h

Figure 2-726. IOMUX_GPIO116_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1458. IOMUX_GPIO116_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1458. IOMUX_GPIO116_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.118 IOMUX_GPIO117_CFG_REG Register

2.6.2.118.1 IOMUX_GPIO117_CFG_REG Register (Offset = 1D4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1459. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01D4h

Figure 2-727. IOMUX_GPIO117_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1460. IOMUX_GPIO117_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1460. IOMUX_GPIO117_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.119 IOMUX_GPIO118_CFG_REG Register

2.6.2.119.1 IOMUX_GPIO118_CFG_REG Register (Offset = 1D8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1461. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01D8h

Figure 2-728. IOMUX_GPIO118_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1462. IOMUX_GPIO118_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1462. IOMUX_GPIO118_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.120 IOMUX_GPIO119_CFG_REG Register

2.6.2.120.1 IOMUX_GPIO119_CFG_REG Register (Offset = 1DCh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1463. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01DCh

Figure 2-729. IOMUX_GPIO119_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1464. IOMUX_GPIO119_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1464. IOMUX_GPIO119_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.121 IOMUX_GPIO120_CFG_REG Register

2.6.2.121.1 IOMUX_GPIO120_CFG_REG Register (Offset = 1E0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1465. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01E0h

Figure 2-730. IOMUX_GPIO120_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1466. IOMUX_GPIO120_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1466. IOMUX_GPIO120_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.122 IOMUX_GPIO121_CFG_REG Register

2.6.2.122.1 IOMUX_GPIO121_CFG_REG Register (Offset = 1E4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1467. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01E4h

Figure 2-731. IOMUX_GPIO121_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1468. IOMUX_GPIO121_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1468. IOMUX_GPIO121_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.123 IOMUX_GPIO122_CFG_REG Register

2.6.2.123.1 IOMUX_GPIO122_CFG_REG Register (Offset = 1E8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1469. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01E8h

Figure 2-732. IOMUX_GPIO122_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1470. IOMUX_GPIO122_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1470. IOMUX_GPIO122_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.124 IOMUX_GPIO123_CFG_REG Register

2.6.2.124.1 IOMUX_GPIO123_CFG_REG Register (Offset = 1ECh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1471. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01ECh

Figure 2-733. IOMUX_GPIO123_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1472. IOMUX_GPIO123_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1472. IOMUX_GPIO123_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.125 IOMUX_GPIO124_CFG_REG Register

2.6.2.125.1 IOMUX_GPIO124_CFG_REG Register (Offset = 1F0h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1473. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01F0h

Figure 2-734. IOMUX_GPIO124_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1474. IOMUX_GPIO124_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1474. IOMUX_GPIO124_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.126 IOMUX_GPIO125_CFG_REG Register

2.6.2.126.1 IOMUX_GPIO125_CFG_REG Register (Offset = 1F4h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1475. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01F4h

Figure 2-735. IOMUX_GPIO125_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1476. IOMUX_GPIO125_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1476. IOMUX_GPIO125_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.127 IOMUX_GPIO126_CFG_REG Register

2.6.2.127.1 IOMUX_GPIO126_CFG_REG Register (Offset = 1F8h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1477. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01F8h

Figure 2-736. IOMUX_GPIO126_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1478. IOMUX_GPIO126_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1478. IOMUX_GPIO126_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.128 IOMUX_GPIO127_CFG_REG Register

2.6.2.128.1 IOMUX_GPIO127_CFG_REG Register (Offset = 1FCh) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1479. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 01FCh

Figure 2-737. IOMUX_GPIO127_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1480. IOMUX_GPIO127_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1480. IOMUX_GPIO127_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.129 IOMUX_GPIO128_CFG_REG Register

2.6.2.129.1 IOMUX_GPIO128_CFG_REG Register (Offset = 200h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1481. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0200h

Figure 2-738. IOMUX_GPIO128_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1482. IOMUX_GPIO128_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1482. IOMUX_GPIO128_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.130 IOMUX_GPIO129_CFG_REG Register

2.6.2.130.1 IOMUX_GPIO129_CFG_REG Register (Offset = 204h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1483. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0204h

Figure 2-739. IOMUX_GPIO129_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1484. IOMUX_GPIO129_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1484. IOMUX_GPIO129_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.131 IOMUX_GPIO130_CFG_REG Register

2.6.2.131.1 IOMUX_GPIO130_CFG_REG Register (Offset = 208h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1485. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0208h

Figure 2-740. IOMUX_GPIO130_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1486. IOMUX_GPIO130_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1486. IOMUX_GPIO130_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.132 IOMUX_GPIO131_CFG_REG Register

2.6.2.132.1 IOMUX_GPIO131_CFG_REG Register (Offset = 20Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1487. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 020Ch

Figure 2-741. IOMUX_GPIO131_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1488. IOMUX_GPIO131_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1488. IOMUX_GPIO131_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.133 IOMUX_GPIO132_CFG_REG Register
2.6.2.133.1 IOMUX_GPIO132_CFG_REG Register (Offset = 210h) [reset = 5F7h]

Return to [Summary Table](#)
Table 2-1489. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0210h

Figure 2-742. IOMUX_GPIO132_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1490. IOMUX_GPIO132_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1490. IOMUX_GPIO132_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.134 IOMUX_GPIO133_CFG_REG Register

2.6.2.134.1 IOMUX_GPIO133_CFG_REG Register (Offset = 214h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1491. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0214h

Figure 2-743. IOMUX_GPIO133_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1492. IOMUX_GPIO133_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1492. IOMUX_GPIO133_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.135 IOMUX_GPIO134_CFG_REG Register

2.6.2.135.1 IOMUX_GPIO134_CFG_REG Register (Offset = 218h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1493. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0218h

Figure 2-744. IOMUX_GPIO134_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1494. IOMUX_GPIO134_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1494. IOMUX_GPIO134_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.136 IOMUX_GPIO135_CFG_REG Register

2.6.2.136.1 IOMUX_GPIO135_CFG_REG Register (Offset = 21Ch) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1495. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 021Ch

Figure 2-745. IOMUX_GPIO135_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1496. IOMUX_GPIO135_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1496. IOMUX_GPIO135_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.137 IOMUX_GPIO136_CFG_REG Register

2.6.2.137.1 IOMUX_GPIO136_CFG_REG Register (Offset = 220h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1497. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0220h

Figure 2-746. IOMUX_GPIO136_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SELECT	ICSSM_GPIO_SELECT	INP_INV_SELECT	QUAL_SELECT		RESERVED	GPIO_SELECT
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SELECT			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1498. IOMUX_GPIO136_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SELECT	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SELECT	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SELECT	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SELECT	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1498. IOMUX_GPIO136_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.138 IOMUX_GPIO137_CFG_REG Register

2.6.2.138.1 IOMUX_GPIO137_CFG_REG Register (Offset = 224h) [reset = 5F7h]

Return to [Summary Table](#)

Table 2-1499. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0224h

Figure 2-747. IOMUX_GPIO137_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
1h	1h	1h	1h	7h			

Table 2-1500. IOMUX_GPIO137_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin in case of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin in case of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0: 1.8V Power Domain 1: 3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1500. IOMUX_GPIO137_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	7h	Function select

2.6.2.139 IOMUX_GPIO138_CFG_REG Register

2.6.2.139.1 IOMUX_GPIO138_CFG_REG Register (Offset = 228h) [reset = 570h]

Return to [Summary Table](#)

Table 2-1501. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0228h

Figure 2-748. IOMUX_GPIO138_CFG_REG Name Register

31	30	29	28	27	26	25	24
HSMMASTER	HSMODE	RESERVED				HVMODE_STATUS	
R/W	R/W	NONE				R	
0h	0h	0h				0h	
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVERRIDE_SEL	ICSSM_GPIO_SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
0h	1h	1h	1h	0h			

Table 2-1502. IOMUX_GPIO138_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSMMASTER	R/W	0h	MMR bits for HSMMASTER pin incase of true I2C pads
30	HSMODE	R/W	0h	MMR bits for HSMODE pin incase of true I2C pads
29:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SEL	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async

Table 2-1502. IOMUX_GPIO138_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	0h	Function select

2.6.2.140 IOMUX_GPIO139_CFG_REG Register

2.6.2.140.1 IOMUX_GPIO139_CFG_REG Register (Offset = 22Ch) [reset = 60h]

Return to [Summary Table](#)

Table 2-1503. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 022Ch

Figure 2-749. IOMUX_GPIO139_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVE RRIDE_SEL	ICSSM_GPIO_ SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED						PUPDSEL	RESERVED
NONE						R/W	NONE
0h						0h	0h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_ CTRL	IE_OVERRIDE	IE_OVERRIDE_ CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
0h	1h	1h	0h	0h			

Table 2-1504. IOMUX_GPIO139_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SE L	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:10	RESERVED	NONE	0h	Reserved
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	RESERVED	NONE	0h	Reserved

Table 2-1504. IOMUX_GPIO139_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	0h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	0h	Function select

2.6.2.141 IOMUX_GPIO140_CFG_REG Register

2.6.2.141.1 IOMUX_GPIO140_CFG_REG Register (Offset = 230h) [reset = 60h]

Return to [Summary Table](#)

Table 2-1505. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0230h

Figure 2-750. IOMUX_GPIO140_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	SAFETY_OVE RRIDE_SEL	ICSSM_GPIO_ SEL	INP_INV_SEL	QUAL_SEL		RESERVED	GPIO_SEL
NONE	R/W	R/W	R/W	R/W		NONE	R/W
0h	0h	0h	0h	0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED						PUPDSEL	RESERVED
NONE						R/W	NONE
0h						0h	0h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_ CTRL	IE_OVERRIDE	IE_OVERRIDE_ CTRL	FUNC_SEL			
R/W	R/W	R/W	R/W	R/W			
0h	1h	1h	0h	0h			

Table 2-1506. IOMUX_GPIO140_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	SAFETY_OVERRIDE_SE L	R/W	0h	mux Select Value to choose between Actual IO pad input and Safety override mux output 1 Safety override mux output is selected 0 Actual IO pad input is selected
21	ICSSM_GPIO_SEL	R/W	0h	mux Select Value to choose between ICSSM_GPIO and normal GPIO 1 ICSSM_GPIO is selected 0 Normal GPIO is selected
20	INP_INV_SEL	R/W	0h	Select Value for choosing inverted version of PAD input for chip: 0 : Non Inverted 1 : Inverted
19:18	QUAL_SEL	R/W	0h	Select Value for choosing input qualifer type for PAD. 00 : Sync, 01 : 3 Sample qual 10 : 6 Samples qual 11 : Async
17	RESERVED	NONE	0h	Reserved
16	GPIO_SEL	R/W	0h	R5F CPU ownership select for GPIO. 0 : GPO0, 1 :GPO1
15:10	RESERVED	NONE	0h	Reserved
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	RESERVED	NONE	0h	Reserved

Table 2-1506. IOMUX_GPIO140_CFG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	0h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	FUNC_SEL	R/W	0h	Function select

2.6.2.142 IOMUX_WARMRSTN_CFG_REG Register

2.6.2.142.1 IOMUX_WARMRSTN_CFG_REG Register (Offset = 234h) [reset = 510h]

Return to [Summary Table](#)

Table 2-1507. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0234h

Figure 2-751. IOMUX_WARMRSTN_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						HVMODE_STATUS
R	NONE						R
0h	0h						0h
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
0h	0h	0h	1h	0h			

Table 2-1508. IOMUX_WARMRSTN_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	0h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.143 IOMUX_SAFETY_ERRORN_CFG_REG Register

2.6.2.143.1 IOMUX_SAFETY_ERRORN_CFG_REG Register (Offset = 238h) [reset = 410h]

Return to [Summary Table](#)

Table 2-1509. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0238h

Figure 2-752. IOMUX_SAFETY_ERRORN_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						HVMODE_STATUS
R	NONE						R
0h	0h						0h
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	0h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
0h	0h	0h	1h	0h			

Table 2-1510. IOMUX_SAFETY_ERRORN_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	0h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	0h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.144 IOMUX_TDI_CFG_REG Register

2.6.2.144.1 IOMUX_TDI_CFG_REG Register (Offset = 23Ch) [reset = 6D0h]

Return to [Summary Table](#)

Table 2-1511. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 023Ch

Figure 2-753. IOMUX_TDI_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						HVMODE_STATUS
R	NONE						R
0h	0h						0h
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	1h	0h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
1h	1h	0h	1h	0h			

Table 2-1512. IOMUX_TDI_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	1h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	0h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.145 IOMUX_TDO_CFG_REG Register

2.6.2.145.1 IOMUX_TDO_CFG_REG Register (Offset = 240h) [reset = 630h]

Return to [Summary Table](#)

Table 2-1513. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0240h

Figure 2-754. IOMUX_TDO_CFG_REG Name Register

31	30	29	28	27	26	25	24	
RESERVED	RESERVED						HVMODE_STATUS	
R	NONE						R	
0h	0h						0h	
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED						SC1	PUPDSEL	PE
NONE						R/W	R/W	R/W
0h						1h	1h	0h
7	6	5	4	3	2	1	0	
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED				
R/W	R/W	R/W	R/W	NONE				
0h	0h	1h	1h	0h				

Table 2-1514. IOMUX_TDO_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	1h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	0h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	0h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.146 IOMUX_TMS_CFG_REG Register

2.6.2.146.1 IOMUX_TMS_CFG_REG Register (Offset = 244h) [reset = 610h]

Return to [Summary Table](#)

Table 2-1515. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0244h

Figure 2-755. IOMUX_TMS_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						HVMODE_STATUS
R	NONE						R
0h	0h						0h
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	1h	0h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
0h	0h	0h	1h	0h			

Table 2-1516. IOMUX_TMS_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	1h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	0h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	0h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.147 IOMUX_TCK_CFG_REG Register

2.6.2.147.1 IOMUX_TCK_CFG_REG Register (Offset = 248h) [reset = 210h]

Return to [Summary Table](#)

Table 2-1517. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0248h

Figure 2-756. IOMUX_TCK_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						HVMODE_STATUS
R	NONE						R
0h	0h						0h
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					0h	1h	0h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
0h	0h	0h	1h	0h			

Table 2-1518. IOMUX_TCK_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	0h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	1h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	0h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	0h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	0h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	0h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.148 IOMUX_OSPI0_CLKLB_CFG_REG Register

2.6.2.148.1 IOMUX_OSPI0_CLKLB_CFG_REG Register (Offset = 24Ch) [reset = 5F0h]

Return to [Summary Table](#)

Table 2-1519. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 024Ch

Figure 2-757. IOMUX_OSPI0_CLKLB_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						HVMODE_STATUS
R	NONE						R
0h	0h						0h
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
1h	1h	1h	1h	0h			

Table 2-1520. IOMUX_OSPI0_CLKLB_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.149 IOMUX_OSPI1_CLKLB_CFG_REG Register

2.6.2.149.1 IOMUX_OSPI1_CLKLB_CFG_REG Register (Offset = 250h) [reset = 5F0h]

Return to [Summary Table](#)

Table 2-1521. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0250h

Figure 2-758. IOMUX_OSPI1_CLKLB_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						HVMODE_STATUS
R	NONE						R
0h	0h						0h
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SC1	PUPDSEL	PE
NONE					R/W	R/W	R/W
0h					1h	0h	1h
7	6	5	4	3	2	1	0
OE_OVERRIDE	OE_OVERRIDE_CTRL	IE_OVERRIDE	IE_OVERRIDE_CTRL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
1h	1h	1h	1h	0h			

Table 2-1522. IOMUX_OSPI1_CLKLB_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:25	RESERVED	NONE	0h	Reserved
24	HVMODE_STATUS	R	0h	IO Power group indication 0:1.8V Power Domain 1:3.3V Power Domain
23:11	RESERVED	NONE	0h	Reserved
10	SC1	R/W	1h	IO Slew Rate Control : 0 : higher slew rate. 1:Lower slew rate.
9	PUPDSEL	R/W	0h	Pullup/PullDown Selection 0 -- Pull Down 1 - Pull Up
8	PE	R/W	1h	PE = Pull Enable [Active Low] 0 = Pull Enabled 1 = Pull Disabled
7	OE_OVERRIDE	R/W	1h	Active Low Output Override
6	OE_OVERRIDE_CTRL	R/W	1h	Active Low Output Override Control : Write 1 to select Active low Output Override value to control IOs OE_N/GZ instead of the control from hardware
5	IE_OVERRIDE	R/W	1h	Active Low Input Override
4	IE_OVERRIDE_CTRL	R/W	1h	Active Low Input Override Control : Write 1 to select Active low Input Override value to control IOs IE_N/RXACTIVE_N instead of the control from hardware
3:0	RESERVED	NONE	0h	Reserved

2.6.2.150 IOMUX_QUAL_GRP_0_CFG_REG Register

2.6.2.150.1 IOMUX_QUAL_GRP_0_CFG_REG Register (Offset = 254h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1523. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0254h

Figure 2-759. IOMUX_QUAL_GRP_0_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1524. IOMUX_QUAL_GRP_0_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.151 IOMUX_QUAL_GRP_1_CFG_REG Register

2.6.2.151.1 IOMUX_QUAL_GRP_1_CFG_REG Register (Offset = 258h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1525. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0258h

Figure 2-760. IOMUX_QUAL_GRP_1_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1526. IOMUX_QUAL_GRP_1_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.152 IOMUX_QUAL_GRP_2_CFG_REG Register

2.6.2.152.1 IOMUX_QUAL_GRP_2_CFG_REG Register (Offset = 25Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1527. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 025Ch

Figure 2-761. IOMUX_QUAL_GRP_2_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1528. IOMUX_QUAL_GRP_2_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.153 IOMUX_QUAL_GRP_3_CFG_REG Register

2.6.2.153.1 IOMUX_QUAL_GRP_3_CFG_REG Register (Offset = 260h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1529. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0260h

Figure 2-762. IOMUX_QUAL_GRP_3_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1530. IOMUX_QUAL_GRP_3_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.154 IOMUX_QUAL_GRP_4_CFG_REG Register

2.6.2.154.1 IOMUX_QUAL_GRP_4_CFG_REG Register (Offset = 264h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1531. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0264h

Figure 2-763. IOMUX_QUAL_GRP_4_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1532. IOMUX_QUAL_GRP_4_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.155 IOMUX_QUAL_GRP_5_CFG_REG Register

2.6.2.155.1 IOMUX_QUAL_GRP_5_CFG_REG Register (Offset = 268h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1533. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0268h

Figure 2-764. IOMUX_QUAL_GRP_5_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1534. IOMUX_QUAL_GRP_5_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.156 IOMUX_QUAL_GRP_6_CFG_REG Register

2.6.2.156.1 IOMUX_QUAL_GRP_6_CFG_REG Register (Offset = 26Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1535. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 026Ch

Figure 2-765. IOMUX_QUAL_GRP_6_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1536. IOMUX_QUAL_GRP_6_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.157 IOMUX_QUAL_GRP_7_CFG_REG Register

2.6.2.157.1 IOMUX_QUAL_GRP_7_CFG_REG Register (Offset = 270h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1537. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0270h

Figure 2-766. IOMUX_QUAL_GRP_7_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1538. IOMUX_QUAL_GRP_7_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.158 IOMUX_QUAL_GRP_8_CFG_REG Register

2.6.2.158.1 IOMUX_QUAL_GRP_8_CFG_REG Register (Offset = 274h) [reset = 0h]

Return to [Summary Table](#)**Table 2-1539. Instance Table**

Instance Name	Physical Address
MSS_IOMUX	5310 0274h

Figure 2-767. IOMUX_QUAL_GRP_8_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1540. IOMUX_QUAL_GRP_8_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.159 IOMUX_QUAL_GRP_9_CFG_REG Register

2.6.2.159.1 IOMUX_QUAL_GRP_9_CFG_REG Register (Offset = 278h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1541. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0278h

Figure 2-768. IOMUX_QUAL_GRP_9_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1542. IOMUX_QUAL_GRP_9_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.160 IOMUX_QUAL_GRP_10_CFG_REG Register

2.6.2.160.1 IOMUX_QUAL_GRP_10_CFG_REG Register (Offset = 27Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1543. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 027Ch

Figure 2-769. IOMUX_QUAL_GRP_10_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1544. IOMUX_QUAL_GRP_10_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.161 IOMUX_QUAL_GRP_11_CFG_REG Register

2.6.2.161.1 IOMUX_QUAL_GRP_11_CFG_REG Register (Offset = 280h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1545. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0280h

Figure 2-770. IOMUX_QUAL_GRP_11_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1546. IOMUX_QUAL_GRP_11_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.162 IOMUX_QUAL_GRP_12_CFG_REG Register

2.6.2.162.1 IOMUX_QUAL_GRP_12_CFG_REG Register (Offset = 284h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1547. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0284h

Figure 2-771. IOMUX_QUAL_GRP_12_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1548. IOMUX_QUAL_GRP_12_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.163 IOMUX_QUAL_GRP_13_CFG_REG Register

2.6.2.163.1 IOMUX_QUAL_GRP_13_CFG_REG Register (Offset = 288h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1549. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0288h

Figure 2-772. IOMUX_QUAL_GRP_13_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1550. IOMUX_QUAL_GRP_13_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.164 IOMUX_QUAL_GRP_14_CFG_REG Register

2.6.2.164.1 IOMUX_QUAL_GRP_14_CFG_REG Register (Offset = 28Ch) [reset = 0h]

Return to [Summary Table](#)

Table 2-1551. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 028Ch

Figure 2-773. IOMUX_QUAL_GRP_14_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1552. IOMUX_QUAL_GRP_14_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.165 IOMUX_QUAL_GRP_15_CFG_REG Register

2.6.2.165.1 IOMUX_QUAL_GRP_15_CFG_REG Register (Offset = 290h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1553. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0290h

Figure 2-774. IOMUX_QUAL_GRP_15_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1554. IOMUX_QUAL_GRP_15_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.166 IOMUX_QUAL_GRP_16_CFG_REG Register

2.6.2.166.1 IOMUX_QUAL_GRP_16_CFG_REG Register (Offset = 294h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1555. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0294h

Figure 2-775. IOMUX_QUAL_GRP_16_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1556. IOMUX_QUAL_GRP_16_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.167 IOMUX_QUAL_GRP_17_CFG_REG Register

2.6.2.167.1 IOMUX_QUAL_GRP_17_CFG_REG Register (Offset = 298h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1557. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 0298h

Figure 2-776. IOMUX_QUAL_GRP_17_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
QUAL_PERIOD_PER_SAMPLE							
R/W							
0h							

Table 2-1558. IOMUX_QUAL_GRP_17_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30:8	RESERVED	NONE	0h	Reserved
7:0	QUAL_PERIOD_PER_SAMPLE	R/W	0h	MMR bits for programming the qualifier clock count per sample

2.6.2.168 IOMUX_USER_MODE_EN Register

2.6.2.168.1 IOMUX_USER_MODE_EN Register (Offset = 29Ch) [reset = 0h]

Return to [Summary Table](#)**Table 2-1559. Instance Table**

Instance Name	Physical Address
MSS_IOMUX	5310 029Ch

Figure 2-777. IOMUX_USER_MODE_EN Name Register

31	30	29	28	27	26	25	24
USER_MODE_EN							
R/W							
0h							
23	22	21	20	19	18	17	16
USER_MODE_EN							
R/W							
0h							
15	14	13	12	11	10	9	8
USER_MODE_EN							
R/W							
0h							
7	6	5	4	3	2	1	0
USER_MODE_EN							
R/W							
0h							

Table 2-1560. IOMUX_USER_MODE_EN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	USER_MODE_EN	R/W	0h	Write 0XADADADAD to enable user mode write access to IO CFG space

2.6.2.169 IOMUX_PADGLBL_CFG_REG Register

2.6.2.169.1 IOMUX_PADGLBL_CFG_REG Register (Offset = 2A0h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1561. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 02A0h

Figure 2-778. IOMUX_PADGLBL_CFG_REG Name Register

31	30	29	28	27	26	25	24
PADGLBL_CFG_REG							
R/W							
0h							
23	22	21	20	19	18	17	16
PADGLBL_CFG_REG							
R/W							
0h							
15	14	13	12	11	10	9	8
PADGLBL_CFG_REG							
R/W							
0h							
7	6	5	4	3	2	1	0
PADGLBL_CFG_REG							
R/W							
0h							

Table 2-1562. IOMUX_PADGLBL_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PADGLBL_CFG_REG	R/W	0h	2 0 : global_ie_n_ctl - Write 3'b111 to pass global_ie_n_val to IE_N/ RXACTIVE_N pin of all the IOs. 3 : global_ie_n_val - Active low 10 8 : global_oe_n_ctl - Write 3'b111 to pass global_oe_n_val to OE_N/GZ pin of all the IOs. 11 : global_oe_n_val - Active low 18 16 : global_pi_ctl - Write 3'b111 to pass global_pi_val and global_pu_val to all the IOs 19 : global_pi_val 20 : global_pu_val

2.6.2.170 IOMUX_IO_CFG_KICK0 Register

2.6.2.170.1 IOMUX_IO_CFG_KICK0 Register (Offset = 2A4h) [reset = 0h]

Return to [Summary Table](#)

Table 2-1563. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 02A4h

Figure 2-779. IOMUX_IO_CFG_KICK0 Name Register

31	30	29	28	27	26	25	24
IO_CFG_KICK0							
R/W							
0h							
23	22	21	20	19	18	17	16
IO_CFG_KICK0							
R/W							
0h							
15	14	13	12	11	10	9	8
IO_CFG_KICK0							
R/W							
0h							
7	6	5	4	3	2	1	0
IO_CFG_KICK0							
R/W							
0h							

Table 2-1564. IOMUX_IO_CFG_KICK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IO_CFG_KICK0	R/W	0h	Kicker 0 Register. The value 83E7 0B13h must be written to KICK0 as part of the process to unlock the CPU.write access to the above PIN MUX registers [including IOCFGKICK1]

2.6.2.171 IOMUX_IO_CFG_KICK1 Register

2.6.2.171.1 IOMUX_IO_CFG_KICK1 Register (Offset = 2A8h) [reset = C1h]

Return to [Summary Table](#)

Table 2-1565. Instance Table

Instance Name	Physical Address
MSS_IOMUX	5310 02A8h

Figure 2-780. IOMUX_IO_CFG_KICK1 Name Register

31	30	29	28	27	26	25	24
IO_CFG_KICK1							
R/W							
C1h							
23	22	21	20	19	18	17	16
IO_CFG_KICK1							
R/W							
C1h							
15	14	13	12	11	10	9	8
IO_CFG_KICK1							
R/W							
C1h							
7	6	5	4	3	2	1	0
IO_CFG_KICK1							
R/W							
C1h							

Table 2-1566. IOMUX_IO_CFG_KICK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IO_CFG_KICK1	R/W	C1h	Kicker 1 Register. The value 95A4 F1E0h must be written to the KICK1 as part of the process to unlock the CPU write access to above PINMUX registers [excluding IOCFGKICK0]. IOCFGKICK0 has to be written with 83E70B13h to enable access to IOCFGKICK1.

2.7 CONTROLSS_GLOBAL_CTRL

CONTROLSS_GLOBAL_CTRL

2.7.1 CONTROLSS_GLOBAL_CTRL Summaries

CONTROLSS_GLOBAL_CTRL Summaries

Table 2-1567. CONTROLSS_CTRL Registers, Base Address=502F 0000h, Length=4096

Offset	Length	Register Name	CONTROLSS_GLOBAL_CTRL Physical Address
4h	32	CONTROLSS_CTRL_ADCEXTCHXBAR0_G0_SEL	502F 0004h
8h	32	CONTROLSS_CTRL_ADCEXTCHXBAR1_G0_SEL	502F 0008h
Ch	32	CONTROLSS_CTRL_ADCEXTCHXBAR2_G0_SEL	502F 000Ch
10h	32	CONTROLSS_CTRL_ADCEXTCHXBAR3_G0_SEL	502F 0010h
14h	32	CONTROLSS_CTRL_ADCEXTCHXBAR4_G0_SEL	502F 0014h
18h	32	CONTROLSS_CTRL_ADCEXTCHXBAR5_G0_SEL	502F 0018h
1Ch	32	CONTROLSS_CTRL_ADCEXTCHXBAR6_G0_SEL	502F 001Ch
20h	32	CONTROLSS_CTRL_ADCEXTCHXBAR7_G0_SEL	502F 0020h
24h	32	CONTROLSS_CTRL_ADCEXTCHXBAR8_G0_SEL	502F 0024h
28h	32	CONTROLSS_CTRL_ADCEXTCHXBAR9_G0_SEL	502F 0028h
44h	32	CONTROLSS_CTRL_ADCSOCFRCGBSEL	502F 0044h
48h	32	CONTROLSS_CTRL_ADCSOCFRCGB	502F 0048h
4Ch	32	CONTROLSS_CTRL_ADC_EXTCH_DLY_SEL	502F 004Ch
78h	32	CONTROLSS_CTRL_SDFM0_CLK0_OUT_SEL	502F 0078h
7Ch	32	CONTROLSS_CTRL_SDFM0_CLK1_OUT_SEL	502F 007Ch
80h	32	CONTROLSS_CTRL_SDFM0_CLK2_OUT_SEL	502F 0080h
84h	32	CONTROLSS_CTRL_SDFM0_CLK3_OUT_SEL	502F 0084h
88h	32	CONTROLSS_CTRL_SDFM1_CLK0_OUT_SEL	502F 0088h
8Ch	32	CONTROLSS_CTRL_SDFM1_CLK1_OUT_SEL	502F 008Ch
90h	32	CONTROLSS_CTRL_SDFM1_CLK2_OUT_SEL	502F 0090h
94h	32	CONTROLSS_CTRL_SDFM1_CLK3_OUT_SEL	502F 0094h
FCh	32	CONTROLSS_CTRL_SDFM1_CLK0_SEL	502F 00FCh
128h	32	CONTROLSS_CTRL_CONTROLSS_G0_EPWM_WLINK	502F 0128h
12Ch	32	CONTROLSS_CTRL_CONTROLSS_G1_EPWM_WLINK	502F 012Ch
138h	32	CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0	502F 0138h
148h	32	CONTROLSS_CTRL_EPWM_CLKSYNC	502F 0148h
150h	32	CONTROLSS_CTRL_EPWM_SOCA_SEL	502F 0150h
158h	32	CONTROLSS_CTRL_EPWM_SOCB_SEL	502F 0158h
160h	32	CONTROLSS_CTRL_EMUSTOPN_MASK	502F 0160h
164h	32	CONTROLSS_CTRL_CLB_AQ_EN0	502F 0164h
174h	32	CONTROLSS_CTRL_CLB_DB_EN0	502F 0174h
1ACh	32	CONTROLSS_CTRL_XBAR_LOOPBACK_CTRL	502F 01ACh
200h	32	CONTROLSS_CTRL_EPWM0_CLK_GATE	502F 0200h
204h	32	CONTROLSS_CTRL_EPWM1_CLK_GATE	502F 0204h
208h	32	CONTROLSS_CTRL_EPWM2_CLK_GATE	502F 0208h
20Ch	32	CONTROLSS_CTRL_EPWM3_CLK_GATE	502F 020Ch
210h	32	CONTROLSS_CTRL_EPWM4_CLK_GATE	502F 0210h
214h	32	CONTROLSS_CTRL_EPWM5_CLK_GATE	502F 0214h
218h	32	CONTROLSS_CTRL_EPWM6_CLK_GATE	502F 0218h

Table 2-1567. CONTROLSS_CTRL Registers, Base Address=502F 0000h, Length=4096 (continued)

Offset	Length	Register Name	CONTROLSS_GLOBAL_CTRL Physical Address
21Ch	32	CONTROLSS_CTRL_EPWM7_CLK_GATE	502F 021Ch
220h	32	CONTROLSS_CTRL_EPWM8_CLK_GATE	502F 0220h
224h	32	CONTROLSS_CTRL_EPWM9_CLK_GATE	502F 0224h
300h	32	CONTROLSS_CTRL_ECAP0_CLK_GATE	502F 0300h
304h	32	CONTROLSS_CTRL_ECAP1_CLK_GATE	502F 0304h
308h	32	CONTROLSS_CTRL_ECAP2_CLK_GATE	502F 0308h
30Ch	32	CONTROLSS_CTRL_ECAP3_CLK_GATE	502F 030Ch
310h	32	CONTROLSS_CTRL_ECAP4_CLK_GATE	502F 0310h
314h	32	CONTROLSS_CTRL_ECAP5_CLK_GATE	502F 0314h
318h	32	CONTROLSS_CTRL_ECAP6_CLK_GATE	502F 0318h
31Ch	32	CONTROLSS_CTRL_ECAP7_CLK_GATE	502F 031Ch
400h	32	CONTROLSS_CTRL_CMPSSA0_CLK_GATE	502F 0400h
404h	32	CONTROLSS_CTRL_CMPSSA1_CLK_GATE	502F 0404h
408h	32	CONTROLSS_CTRL_CMPSSA2_CLK_GATE	502F 0408h
40Ch	32	CONTROLSS_CTRL_CMPSSA3_CLK_GATE	502F 040Ch
410h	32	CONTROLSS_CTRL_CMPSSA4_CLK_GATE	502F 0410h
414h	32	CONTROLSS_CTRL_CMPSSA5_CLK_GATE	502F 0414h
418h	32	CONTROLSS_CTRL_CMPSSA6_CLK_GATE	502F 0418h
41Ch	32	CONTROLSS_CTRL_CMPSSA7_CLK_GATE	502F 041Ch
420h	32	CONTROLSS_CTRL_CMPSSA8_CLK_GATE	502F 0420h
480h	32	CONTROLSS_CTRL_ADC_SCTILE0_CLK_GATE	502F 0480h
484h	32	CONTROLSS_CTRL_ADC_SCTILE1_CLK_GATE	502F 0484h
488h	32	CONTROLSS_CTRL_ADC_SCTILE2_CLK_GATE	502F 0488h
48Ch	32	CONTROLSS_CTRL_ADC_SCTILE3_CLK_GATE	502F 048Ch
490h	32	CONTROLSS_CTRL_ADC_SCTILE4_CLK_GATE	502F 0490h
494h	32	CONTROLSS_CTRL_ADC_SCTILE5_CLK_GATE	502F 0494h
540h	32	CONTROLSS_CTRL_ADC0_CLK_GATE	502F 0540h
544h	32	CONTROLSS_CTRL_ADC1_CLK_GATE	502F 0544h
548h	32	CONTROLSS_CTRL_ADC2_CLK_GATE	502F 0548h
5A0h	32	CONTROLSS_CTRL_EQEP0_CLK_GATE	502F 05A0h
5A4h	32	CONTROLSS_CTRL_EQEP1_CLK_GATE	502F 05A4h
5C0h	32	CONTROLSS_CTRL_SDFM0_CLK_GATE	502F 05C0h
5C4h	32	CONTROLSS_CTRL_SDFM1_CLK_GATE	502F 05C4h
5E0h	32	CONTROLSS_CTRL_OTTO0_CLK_GATE	502F 05E0h
5E4h	32	CONTROLSS_CTRL_OTTO1_CLK_GATE	502F 05E4h
600h	32	CONTROLSS_CTRL_FSI_TX0_CLK_GATE	502F 0600h
620h	32	CONTROLSS_CTRL_FSI_RX0_CLK_GATE	502F 0620h
680h	32	CONTROLSS_CTRL_ADC_AGG0_CLK_GATE	502F 0680h
690h	32	CONTROLSS_CTRL_DAC_CLK_GATE	502F 0690h
6F0h	32	CONTROLSS_CTRL_FSI_TX0_PLL_CLK_GATE	502F 06F0h
710h	32	CONTROLSS_CTRL_SDFM0_PLL_CLK_GATE	502F 0710h
714h	32	CONTROLSS_CTRL_SDFM1_PLL_CLK_GATE	502F 0714h
750h	32	CONTROLSS_CTRL_CONTROLSS_XBAR_CLK_GATE	502F 0750h
800h	32	CONTROLSS_CTRL_EPWM0_RST	502F 0800h
804h	32	CONTROLSS_CTRL_EPWM1_RST	502F 0804h
808h	32	CONTROLSS_CTRL_EPWM2_RST	502F 0808h

Table 2-1567. CONTROLSS_CTRL Registers, Base Address=502F 0000h, Length=4096 (continued)

Offset	Length	Register Name	CONTROLSS_GLOBAL_CTRL Physical Address
80Ch	32	CONTROLSS_CTRL_EPWM3_RST	502F 080Ch
810h	32	CONTROLSS_CTRL_EPWM4_RST	502F 0810h
814h	32	CONTROLSS_CTRL_EPWM5_RST	502F 0814h
818h	32	CONTROLSS_CTRL_EPWM6_RST	502F 0818h
81Ch	32	CONTROLSS_CTRL_EPWM7_RST	502F 081Ch
820h	32	CONTROLSS_CTRL_EPWM8_RST	502F 0820h
824h	32	CONTROLSS_CTRL_EPWM9_RST	502F 0824h
900h	32	CONTROLSS_CTRL_ECAP0_RST	502F 0900h
904h	32	CONTROLSS_CTRL_ECAP1_RST	502F 0904h
908h	32	CONTROLSS_CTRL_ECAP2_RST	502F 0908h
90Ch	32	CONTROLSS_CTRL_ECAP3_RST	502F 090Ch
910h	32	CONTROLSS_CTRL_ECAP4_RST	502F 0910h
914h	32	CONTROLSS_CTRL_ECAP5_RST	502F 0914h
918h	32	CONTROLSS_CTRL_ECAP6_RST	502F 0918h
91Ch	32	CONTROLSS_CTRL_ECAP7_RST	502F 091Ch
A00h	32	CONTROLSS_CTRL_CMPSSA0_RST	502F 0A00h
A04h	32	CONTROLSS_CTRL_CMPSSA1_RST	502F 0A04h
A08h	32	CONTROLSS_CTRL_CMPSSA2_RST	502F 0A08h
A0Ch	32	CONTROLSS_CTRL_CMPSSA3_RST	502F 0A0Ch
A10h	32	CONTROLSS_CTRL_CMPSSA4_RST	502F 0A10h
A14h	32	CONTROLSS_CTRL_CMPSSA5_RST	502F 0A14h
A18h	32	CONTROLSS_CTRL_CMPSSA6_RST	502F 0A18h
A1Ch	32	CONTROLSS_CTRL_CMPSSA7_RST	502F 0A1Ch
A20h	32	CONTROLSS_CTRL_CMPSSA8_RST	502F 0A20h
A80h	32	CONTROLSS_CTRL_ADC_SCTILE0_RST	502F 0A80h
A84h	32	CONTROLSS_CTRL_ADC_SCTILE1_RST	502F 0A84h
A88h	32	CONTROLSS_CTRL_ADC_SCTILE2_RST	502F 0A88h
A8Ch	32	CONTROLSS_CTRL_ADC_SCTILE3_RST	502F 0A8Ch
A90h	32	CONTROLSS_CTRL_ADC_SCTILE4_RST	502F 0A90h
A94h	32	CONTROLSS_CTRL_ADC_SCTILE5_RST	502F 0A94h
B40h	32	CONTROLSS_CTRL_ADC0_RST	502F 0B40h
B44h	32	CONTROLSS_CTRL_ADC1_RST	502F 0B44h
B48h	32	CONTROLSS_CTRL_ADC2_RST	502F 0B48h
BA0h	32	CONTROLSS_CTRL_EQEP0_RST	502F 0BA0h
BA4h	32	CONTROLSS_CTRL_EQEP1_RST	502F 0BA4h
BC0h	32	CONTROLSS_CTRL_SDFM0_RST	502F 0BC0h
BC4h	32	CONTROLSS_CTRL_SDFM1_RST	502F 0BC4h
BE0h	32	CONTROLSS_CTRL_OTTO0_RST	502F 0BE0h
BE4h	32	CONTROLSS_CTRL_OTTO1_RST	502F 0BE4h
C00h	32	CONTROLSS_CTRL_FSI_TX0_RST	502F 0C00h
C20h	32	CONTROLSS_CTRL_FSI_RX0_RST	502F 0C20h
C80h	32	CONTROLSS_CTRL_ADC_AGG0_RST	502F 0C80h
C90h	32	CONTROLSS_CTRL_DAC_RST	502F 0C90h
D00h	32	CONTROLSS_CTRL_EPWM0_HALTEN	502F 0D00h
D04h	32	CONTROLSS_CTRL_EPWM1_HALTEN	502F 0D04h
D08h	32	CONTROLSS_CTRL_EPWM2_HALTEN	502F 0D08h

Table 2-1567. CONTROLSS_CTRL Registers, Base Address=502F 0000h, Length=4096 (continued)

Offset	Length	Register Name	CONTROLSS_GLOBAL_CTRL Physical Address
D0Ch	32	CONTROLSS_CTRL_EPWM3_HALTEN	502F 0D0Ch
D10h	32	CONTROLSS_CTRL_EPWM4_HALTEN	502F 0D10h
D14h	32	CONTROLSS_CTRL_EPWM5_HALTEN	502F 0D14h
D18h	32	CONTROLSS_CTRL_EPWM6_HALTEN	502F 0D18h
D1Ch	32	CONTROLSS_CTRL_EPWM7_HALTEN	502F 0D1Ch
D20h	32	CONTROLSS_CTRL_EPWM8_HALTEN	502F 0D20h
D24h	32	CONTROLSS_CTRL_EPWM9_HALTEN	502F 0D24h
E00h	32	CONTROLSS_CTRL_CMPSSA0_HALTEN	502F 0E00h
E04h	32	CONTROLSS_CTRL_CMPSSA1_HALTEN	502F 0E04h
E08h	32	CONTROLSS_CTRL_CMPSSA2_HALTEN	502F 0E08h
E0Ch	32	CONTROLSS_CTRL_CMPSSA3_HALTEN	502F 0E0Ch
E10h	32	CONTROLSS_CTRL_CMPSSA4_HALTEN	502F 0E10h
E14h	32	CONTROLSS_CTRL_CMPSSA5_HALTEN	502F 0E14h
E18h	32	CONTROLSS_CTRL_CMPSSA6_HALTEN	502F 0E18h
E1Ch	32	CONTROLSS_CTRL_CMPSSA7_HALTEN	502F 0E1Ch
E20h	32	CONTROLSS_CTRL_CMPSSA8_HALTEN	502F 0E20h
E80h	32	CONTROLSS_CTRL_ECAP0_HALTEN	502F 0E80h
E84h	32	CONTROLSS_CTRL_ECAP1_HALTEN	502F 0E84h
E88h	32	CONTROLSS_CTRL_ECAP2_HALTEN	502F 0E88h
E8Ch	32	CONTROLSS_CTRL_ECAP3_HALTEN	502F 0E8Ch
E90h	32	CONTROLSS_CTRL_ECAP4_HALTEN	502F 0E90h
E94h	32	CONTROLSS_CTRL_ECAP5_HALTEN	502F 0E94h
E98h	32	CONTROLSS_CTRL_ECAP6_HALTEN	502F 0E98h
E9Ch	32	CONTROLSS_CTRL_ECAP7_HALTEN	502F 0E9Ch
F40h	32	CONTROLSS_CTRL_EQEP0_HALTEN	502F 0F40h
F44h	32	CONTROLSS_CTRL_EQEP1_HALTEN	502F 0F44h
1008h	32	CONTROLSS_CTRL_LOCK0_KICK0	502F 1008h
100Ch	32	CONTROLSS_CTRL_LOCK0_KICK1	502F 100Ch
1010h	32	CONTROLSS_CTRL_INTR_RAW_STATUS	502F 1010h
1014h	32	CONTROLSS_CTRL_INTR_ENABLED_STATUS_CLEAR	502F 1014h
1018h	32	CONTROLSS_CTRL_INTR_ENABLE	502F 1018h
101Ch	32	CONTROLSS_CTRL_INTR_ENABLE_CLEAR	502F 101Ch
1020h	32	CONTROLSS_CTRL_EOI	502F 1020h
1024h	32	CONTROLSS_CTRL_FAULT_ADDRESS	502F 1024h
1028h	32	CONTROLSS_CTRL_FAULT_TYPE_STATUS	502F 1028h
102Ch	32	CONTROLSS_CTRL_FAULT_ATTR_STATUS	502F 102Ch
1030h	32	CONTROLSS_CTRL_FAULT_CLEAR	502F 1030h

2.7.2 CONTROLSS_GLOBAL_CTRL Registers

CONTROLSS_GLOBAL_CTRL Registers

2.7.2.1 CONTROLSS_CTRL_ADCEXTCHXBAR0_G0_SEL Register

2.7.2.1.1 CONTROLSS_CTRL_ADCEXTCHXBAR0_G0_SEL Register (Offset = 4h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1568. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0004h

Figure 2-781. CONTROLSS_CTRL_ADCEXTCHXBAR0_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR0_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1569. CONTROLSS_CTRL_ADCEXTCHXBAR0_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR0_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 0 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.2 CONTROLSS_CTRL_ADCEXTCHXBAR1_G0_SEL Register

2.7.2.2.1 CONTROLSS_CTRL_ADCEXTCHXBAR1_G0_SEL Register (Offset = 8h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1570. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0008h

Figure 2-782. CONTROLSS_CTRL_ADCEXTCHXBAR1_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR1_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1571. CONTROLSS_CTRL_ADCEXTCHXBAR1_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR1_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 1 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.3 CONTROLSS_CTRL_ADCEXTCHXBAR2_G0_SEL Register

2.7.2.3.1 CONTROLSS_CTRL_ADCEXTCHXBAR2_G0_SEL Register (Offset = Ch) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1572. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 000Ch

Figure 2-783. CONTROLSS_CTRL_ADCEXTCHXBAR2_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR2_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1573. CONTROLSS_CTRL_ADCEXTCHXBAR2_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR2_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 2 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.4 CONTROLSS_CTRL_ADCEXTCHXBAR3_G0_SEL Register

2.7.2.4.1 CONTROLSS_CTRL_ADCEXTCHXBAR3_G0_SEL Register (Offset = 10h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1574. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0010h

Figure 2-784. CONTROLSS_CTRL_ADCEXTCHXBAR3_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR3_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1575. CONTROLSS_CTRL_ADCEXTCHXBAR3_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR3_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 3 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.5 CONTROLSS_CTRL_ADCEXTCHXBAR4_G0_SEL Register

2.7.2.5.1 CONTROLSS_CTRL_ADCEXTCHXBAR4_G0_SEL Register (Offset = 14h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1576. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0014h

Figure 2-785. CONTROLSS_CTRL_ADCEXTCHXBAR4_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR4_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1577. CONTROLSS_CTRL_ADCEXTCHXBAR4_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR4_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 4 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.6 CONTROLSS_CTRL_ADCEXTCHXBAR5_G0_SEL Register

2.7.2.6.1 CONTROLSS_CTRL_ADCEXTCHXBAR5_G0_SEL Register (Offset = 18h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1578. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0018h

Figure 2-786. CONTROLSS_CTRL_ADCEXTCHXBAR5_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR5_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1579. CONTROLSS_CTRL_ADCEXTCHXBAR5_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR5_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 5 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.7 CONTROLSS_CTRL_ADCEXTCHXBAR6_G0_SEL Register

2.7.2.7.1 CONTROLSS_CTRL_ADCEXTCHXBAR6_G0_SEL Register (Offset = 1Ch) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1580. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 001Ch

Figure 2-787. CONTROLSS_CTRL_ADCEXTCHXBAR6_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR6_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1581. CONTROLSS_CTRL_ADCEXTCHXBAR6_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR6_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 6 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.8 CONTROLSS_CTRL_ADCEXTCHXBAR7_G0_SEL Register

2.7.2.8.1 CONTROLSS_CTRL_ADCEXTCHXBAR7_G0_SEL Register (Offset = 20h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1582. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0020h

Figure 2-788. CONTROLSS_CTRL_ADCEXTCHXBAR7_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR7_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1583. CONTROLSS_CTRL_ADCEXTCHXBAR7_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR7_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 7 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.9 CONTROLSS_CTRL_ADCEXTCHXBAR8_G0_SEL Register

2.7.2.9.1 CONTROLSS_CTRL_ADCEXTCHXBAR8_G0_SEL Register (Offset = 24h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1584. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0024h

Figure 2-789. CONTROLSS_CTRL_ADCEXTCHXBAR8_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR8_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1585. CONTROLSS_CTRL_ADCEXTCHXBAR8_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR8_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 8 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.10 CONTROLSS_CTRL_ADCEXTCHXBAR9_G0_SEL Register

2.7.2.10.1 CONTROLSS_CTRL_ADCEXTCHXBAR9_G0_SEL Register (Offset = 28h) [reset = 0h]

ADC EXTCH XBAR [x] Input Select.

Return to [Summary Table](#)

Table 2-1586. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0028h

Figure 2-790. CONTROLSS_CTRL_ADCEXTCHXBAR9_G0_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCEXTCHXBAR9_G0_SEL_SEL			
NONE				R/W			
0h				0h			

Table 2-1587. CONTROLSS_CTRL_ADCEXTCHXBAR9_G0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	ADCEXTCHXBAR9_G0_SEL_SEL	R/W	0h	ADC EXTCH XBAR 9 Input Select 0h ADC0 ADCCHSEL0 1h ADC0 ADCCHSEL1 2h ADC0 ADCCHSEL2 3h ADC0 ADCCHSEL3 4h ADC1 ADCCHSEL0 5h ADC1 ADCCHSEL1 6h ADC1 ADCCHSEL2 7h ADC1 ADCCHSEL3 8h ADC2 ADCCHSEL0 9h ADC2 ADCCHSEL1 Ah: ADC2 ADCCHSEL2 Bh: ADC2 ADCCHSEL3 Example: ADC2EXTCHSEL_BIT0 needs to be connect to ADC_EXTCH_XBAROUT3, then ADCEXTCHXBAR3.G0.SEL set to 4'b1000

2.7.2.11 CONTROLSS_CTRL_ADCSOCFRGBSEL Register

2.7.2.11.1 CONTROLSS_CTRL_ADCSOCFRGBSEL Register (Offset = 44h) [reset = 0h]

ADC Global SoC Force select.

Return to [Summary Table](#)

Table 2-1588. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0044h

Figure 2-791. CONTROLSS_CTRL_ADCSOCFRGBSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADCSOCFRGBSEL_ENABLE			
NONE				R/W			
0h				0h			

Table 2-1589. CONTROLSS_CTRL_ADCSOCFRGBSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADCSOCFRGBSEL_ENABLE	R/W	0h	ADCSOCFRGBSEL has one bit for each ADC BIT FIELD Description bitx ADCx Indicate if ADCx selected for global SW trigger 1'b0 Not selected for Global SW Trigger 1'b1 Selected for Global SW TriggerReset Reset type: SYSRSn Note: x represents 0-2

2.7.2.12 CONTROLSS_CTRL_ADCSOCFRCGB Register

2.7.2.12.1 CONTROLSS_CTRL_ADCSOCFRCGB Register (Offset = 48h) [reset = 0h]

ADC Global SOC Force.

Return to [Summary Table](#)

Table 2-1590. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0048h

Figure 2-792. CONTROLSS_CTRL_ADCSOCFRCGB Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
ADCSOCFRCGB_TRIG							
R/W							
0h							
7	6	5	4	3	2	1	0
ADCSOCFRCGB_TRIG							
R/W							
0h							

Table 2-1591. CONTROLSS_CTRL_ADCSOCFRCGB Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	ADCSOCFRCGB_TRIG	R/W	0h	ADCSOCFRCGB has one bit for each SOC[Start of conversion] BIT FIELD Description bitxx SOCxx Indicate if SOCxx selected for global SW trigger 1'b0 Not selected for Global SW Trigger 1'b1 Selected for Global SW Trigger Reset type: SYSRSn Note: xx represents 0-15

2.7.2.13 CONTROLSS_CTRL_ADC_EXTCH_DLY_SEL Register

2.7.2.13.1 CONTROLSS_CTRL_ADC_EXTCH_DLY_SEL Register (Offset = 4Ch) [reset = 1h]

Mux select to choose delay for adc_extchsel.

Return to [Summary Table](#)

Table 2-1592. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 004Ch

Figure 2-793. CONTROLSS_CTRL_ADC_EXTCH_DLY_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC_EXTCH_DLY_SEL_SEL			
NONE				R/W			
0h				1h			

Table 2-1593. CONTROLSS_CTRL_ADC_EXTCH_DLY_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_EXTCH_DLY_SEL_SEL	R/W	1h	MUX select to choose delay 3'd0: 2 cycle delay 3'd1: 3 cycle delay 3'd2: 4 cycle delay 3'd3: 5 cycle delay 3'd4: 6 cycle delay

2.7.2.14 CONTROLSS_CTRL_SDFM0_CLK0_OUT_SEL Register

2.7.2.14.1 CONTROLSS_CTRL_SDFM0_CLK0_OUT_SEL Register (Offset = 78h) [reset = 0h]

SDFM0_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1594. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0078h

Figure 2-794. CONTROLSS_CTRL_SDFM0_CLK0_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM0_CLK0_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1595. CONTROLSS_CTRL_SDFM0_CLK0_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM0_CLK0_OUT_SEL_SEL	R/W	0h	SDFM0_CLK0_OUT Input select 1'b0: ECAP0_OUT [default] 1'b1: ECAP7_OUT

2.7.2.15 CONTROLSS_CTRL_SDFM0_CLK1_OUT_SEL Register

2.7.2.15.1 CONTROLSS_CTRL_SDFM0_CLK1_OUT_SEL Register (Offset = 7Ch) [reset = 0h]

SDFM0_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1596. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 007Ch

Figure 2-795. CONTROLSS_CTRL_SDFM0_CLK1_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM0_CLK1_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1597. CONTROLSS_CTRL_SDFM0_CLK1_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM0_CLK1_OUT_SEL_SEL	R/W	0h	SDFM0_CLK1OUT Input select 1'b0: ECAP1_OUT [default] 1'b1: ECAP6_OUT

2.7.2.16 CONTROLSS_CTRL_SDFM0_CLK2_OUT_SEL Register

2.7.2.16.1 CONTROLSS_CTRL_SDFM0_CLK2_OUT_SEL Register (Offset = 80h) [reset = 0h]

SDFM0_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1598. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0080h

Figure 2-796. CONTROLSS_CTRL_SDFM0_CLK2_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM0_CLK2_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1599. CONTROLSS_CTRL_SDFM0_CLK2_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM0_CLK2_OUT_SEL_SEL	R/W	0h	SDFM0_CLK2_OUT Input select 1'b0: ECAP2_OUT [default] 1'b1: ECAP5_OUT

2.7.2.17 CONTROLSS_CTRL_SDFM0_CLK3_OUT_SEL Register

2.7.2.17.1 CONTROLSS_CTRL_SDFM0_CLK3_OUT_SEL Register (Offset = 84h) [reset = 0h]

SDFM0_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1600. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0084h

Figure 2-797. CONTROLSS_CTRL_SDFM0_CLK3_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM0_CLK3_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1601. CONTROLSS_CTRL_SDFM0_CLK3_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM0_CLK3_OUT_SEL_SEL	R/W	0h	SDFM0_CLK3_OUT Input select 1'b0: ECAP3_OUT [default] 1'b1: ECAP4_OUT

2.7.2.18 CONTROLSS_CTRL_SDFM1_CLK0_OUT_SEL Register

2.7.2.18.1 CONTROLSS_CTRL_SDFM1_CLK0_OUT_SEL Register (Offset = 88h) [reset = 0h]

SDFM1_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1602. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0088h

Figure 2-798. CONTROLSS_CTRL_SDFM1_CLK0_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM1_CLK0_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1603. CONTROLSS_CTRL_SDFM1_CLK0_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM1_CLK0_OUT_SEL_SEL	R/W	0h	SDFM1_CLK0_OUT Input select 1'b0: ECAP4_OUT [default] 1'b1: ECAP3_OUT

2.7.2.19 CONTROLSS_CTRL_SDFM1_CLK1_OUT_SEL Register

2.7.2.19.1 CONTROLSS_CTRL_SDFM1_CLK1_OUT_SEL Register (Offset = 8Ch) [reset = 0h]

SDFM1_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1604. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 008Ch

Figure 2-799. CONTROLSS_CTRL_SDFM1_CLK1_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM1_CLK1_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1605. CONTROLSS_CTRL_SDFM1_CLK1_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM1_CLK1_OUT_SEL_SEL	R/W	0h	SDFM1_CLK1_OUT Input select 1'b0: ECAP5_OUT [default] 1'b1: ECAP2_OUT

2.7.2.20 CONTROLSS_CTRL_SDFM1_CLK2_OUT_SEL Register

2.7.2.20.1 CONTROLSS_CTRL_SDFM1_CLK2_OUT_SEL Register (Offset = 90h) [reset = 0h]

SDFM1_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1606. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0090h

Figure 2-800. CONTROLSS_CTRL_SDFM1_CLK2_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM1_CLK2_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1607. CONTROLSS_CTRL_SDFM1_CLK2_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM1_CLK2_OUT_SEL_SEL	R/W	0h	SDFM1_CLK2_OUT Input select 1'b0: ECAP6_OUT [default] 1'b1: ECAP1_OUT

2.7.2.21 CONTROLSS_CTRL_SDFM1_CLK3_OUT_SEL Register

2.7.2.21.1 CONTROLSS_CTRL_SDFM1_CLK3_OUT_SEL Register (Offset = 94h) [reset = 0h]

SDFM1_CLK[x]_OUT Input Select.

Return to [Summary Table](#)

Table 2-1608. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0094h

Figure 2-801. CONTROLSS_CTRL_SDFM1_CLK3_OUT_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SDFM1_CLK3_OUT_SEL_SEL
NONE							R/W
0h							0h

Table 2-1609. CONTROLSS_CTRL_SDFM1_CLK3_OUT_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM1_CLK3_OUT_SEL_SEL	R/W	0h	SDFM1_CLK3_OUT Input select 1'b0: ECAP7_OUT [default] 1'b1: ECAP0_OUT

2.7.2.22 CONTROLSS_CTRL_SDFM1_CLK0_SEL Register

2.7.2.22.1 CONTROLSS_CTRL_SDFM1_CLK0_SEL Register (Offset = FCh) [reset = 0h]

Sdfm1_clk0_sel.

Return to [Summary Table](#)

Table 2-1610. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 00FCh

Figure 2-802. CONTROLSS_CTRL_SDFM1_CLK0_SEL Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
								SDFM1_CLK0_SEL_SEL	
								R/W	
								0h	

Table 2-1611. CONTROLSS_CTRL_SDFM1_CLK0_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SDFM1_CLK0_SEL_SEL	R/W	0h	SDFM1 clock CK0 select 1'b0: source is SDFM1 CK0 from Pinmux 1'b1: source is SDFM0 CK0 from Pinmux

2.7.2.23 CONTROLSS_CTRL_CONTROLSS_G0_EPWM_WLINK Register

2.7.2.23.1 CONTROLSS_CTRL_CONTROLSS_G0_EPWM_WLINK Register (Offset = 128h) [reset = 0h]

Enable for WLINK of EPWM groups.

Return to [Summary Table](#)

Table 2-1612. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0128h

Figure 2-803. CONTROLSS_CTRL_CONTROLSS_G0_EPWM_WLINK Name Register

31	30	29	28	27	26	25	24
CONTROLSS_G0_EPWM_WLINK_ENABLE							
R/W							
0h							
23	22	21	20	19	18	17	16
CONTROLSS_G0_EPWM_WLINK_ENABLE							
R/W							
0h							
15	14	13	12	11	10	9	8
CONTROLSS_G0_EPWM_WLINK_ENABLE							
R/W							
0h							
7	6	5	4	3	2	1	0
CONTROLSS_G0_EPWM_WLINK_ENABLE							
R/W							
0h							

Table 2-1613. CONTROLSS_CTRL_CONTROLSS_G0_EPWM_WLINK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CONTROLSS_G0_EPWM_WLINK_ENABLE	R/W	0h	Writing 1'b1 enables the corresponding EPWM instance for WLINK feature

2.7.2.24 CONTROLSS_CTRL_CONTROLSS_G1_EPWM_WLINK Register

2.7.2.24.1 CONTROLSS_CTRL_CONTROLSS_G1_EPWM_WLINK Register (Offset = 12Ch) [reset = 0h]

Enable for WLINK of EPWM groups.

Return to [Summary Table](#)

Table 2-1614. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 012Ch

Figure 2-804. CONTROLSS_CTRL_CONTROLSS_G1_EPWM_WLINK Name Register

31	30	29	28	27	26	25	24
CONTROLSS_G1_EPWM_WLINK_ENABLE							
R/W							
0h							
23	22	21	20	19	18	17	16
CONTROLSS_G1_EPWM_WLINK_ENABLE							
R/W							
0h							
15	14	13	12	11	10	9	8
CONTROLSS_G1_EPWM_WLINK_ENABLE							
R/W							
0h							
7	6	5	4	3	2	1	0
CONTROLSS_G1_EPWM_WLINK_ENABLE							
R/W							
0h							

Table 2-1615. CONTROLSS_CTRL_CONTROLSS_G1_EPWM_WLINK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CONTROLSS_G1_EPWM_WLINK_ENABLE	R/W	0h	Writing 1'b1 enables the corresponding EPWM instance for WLINK feature

2.7.2.25 CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0 Register

2.7.2.25.1 CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0 Register (Offset = 138h) [reset = 0h]

Static crossbar for epwm sel.

Return to [Summary Table](#)

Table 2-1616. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0138h

Figure 2-805. CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED					EPWM_STATIC XBAR_SEL0_E PWM9	RESERVED	EPWM_STATIC XBAR_SEL0_E PWM8
NONE					R/W	NONE	R/W
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED	EPWM_STATIC XBAR_SEL0_E PWM7	RESERVED	EPWM_STATIC XBAR_SEL0_E PWM6	RESERVED	EPWM_STATIC XBAR_SEL0_E PWM5	RESERVED	EPWM_STATIC XBAR_SEL0_E PWM4
NONE	R/W	NONE	R/W	NONE	R/W	NONE	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED	EPWM_STATIC XBAR_SEL0_E PWM3	RESERVED	EPWM_STATIC XBAR_SEL0_E PWM2	RESERVED	EPWM_STATIC XBAR_SEL0_E PWM1	RESERVED	EPWM_STATIC XBAR_SEL0_E PWM0
NONE	R/W	NONE	R/W	NONE	R/W	NONE	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 2-1617. CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED	NONE	0h	Reserved
18	EPWM_STATICXBAR_SEL0_EPWM9	R/W	0h	EPWM9 access from PCR grouping - 00 = G0, 01 = G1
17	RESERVED	NONE	0h	Reserved
16	EPWM_STATICXBAR_SEL0_EPWM8	R/W	0h	EPWM8 access from PCR grouping - 00 = G0, 01 = G1
15	RESERVED	NONE	0h	Reserved
14	EPWM_STATICXBAR_SEL0_EPWM7	R/W	0h	EPWM7 access from PCR grouping - 00 = G0, 01 = G1
13	RESERVED	NONE	0h	Reserved
12	EPWM_STATICXBAR_SEL0_EPWM6	R/W	0h	EPWM6 access from PCR grouping - 00 = G0, 01 = G1
11	RESERVED	NONE	0h	Reserved
10	EPWM_STATICXBAR_SEL0_EPWM5	R/W	0h	EPWM5 access from PCR grouping - 00 = G0, 01 = G1
9	RESERVED	NONE	0h	Reserved

Table 2-1617. CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	EPWM_STATICXBAR_SE L0_EPWM4	R/W	0h	EPWM4 access from PCR grouping - 00 = G0, 01 = G1
7	RESERVED	NONE	0h	Reserved
6	EPWM_STATICXBAR_SE L0_EPWM3	R/W	0h	EPWM3 access from PCR grouping - 00 = G0, 01 = G1
5	RESERVED	NONE	0h	Reserved
4	EPWM_STATICXBAR_SE L0_EPWM2	R/W	0h	EPWM2 access from PCR grouping - 00 = G0, 01 = G1
3	RESERVED	NONE	0h	Reserved
2	EPWM_STATICXBAR_SE L0_EPWM1	R/W	0h	EPWM1 access from PCR grouping - 00 = G0, 01 = G1
1	RESERVED	NONE	0h	Reserved
0	EPWM_STATICXBAR_SE L0_EPWM0	R/W	0h	EPWM0 access from PCR grouping - 00 = G0, 01 = G1

2.7.2.26 CONTROLSS_CTRL_EPWM_CLKSYNC Register

2.7.2.26.1 CONTROLSS_CTRL_EPWM_CLKSYNC Register (Offset = 148h) [reset = 0h]

Epwm_clksync.

Return to [Summary Table](#)

Table 2-1618. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0148h

Figure 2-806. CONTROLSS_CTRL_EPWM_CLKSYNC Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						EPWM_CLKSYNC_BIT	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
EPWM_CLKSYNC_BIT							
R/W							
0h							

Table 2-1619. CONTROLSS_CTRL_EPWM_CLKSYNC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	EPWM_CLKSYNC_BIT	R/W	0h	EPWM clock sync for each EPWM instance. Set the bit corresponding to the instance number to enable that EPWM instance. When set, all enabled EPWM module clocks are started with the first rising edge of TBCLK aligned. Refer to TRM for more details. Writing 1'b1 will allow to enable corresponding EPWM instance Writing 1'b0 will disable corresponding EPWM instance.

2.7.2.27 CONTROLSS_CTRL_EPWM_SOCA_SEL Register

2.7.2.27.1 CONTROLSS_CTRL_EPWM_SOCA_SEL Register (Offset = 150h) [reset = 0h]

Select line to choose EPWM SOC A to EQEPx.SOCA and PWMBAR.

Return to [Summary Table](#)

Table 2-1620. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0150h

Figure 2-807. CONTROLSS_CTRL_EPWM_SOCA_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						EPWM_SOCA_SEL_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
EPWM_SOCA_SEL_SEL							
R/W							
0h							

Table 2-1621. CONTROLSS_CTRL_EPWM_SOCA_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	EPWM_SOCA_SEL_SEL	R/W	0h	MUX select to choose EPWM SOC A to EQEPx.SOCA and PWMBAR. Each bit in SOC_A_SEL corresponds to each input EPWM_SOCA_SEL0:pwm_soca0 EPWM_SOCA_SEL1:pwm_soca1 EPWM_SOCA_SEL2:pwm_soca2 EPWM_SOCA_SEL3:pwm_soca3 EPWM_SOCA_SEL4:pwm_soca4 EPWM_SOCA_SEL5:pwm_soca5 EPWM_SOCA_SEL6:pwm_soca6 EPWM_SOCA_SEL7:pwm_soca7 EPWM_SOCA_SEL8:pwm_soca8 EPWM_SOCA_SEL9:pwm_soca9

2.7.2.28 CONTROLSS_CTRL_EPWM_SOCB_SEL Register

2.7.2.28.1 CONTROLSS_CTRL_EPWM_SOCB_SEL Register (Offset = 158h) [reset = 0h]

Select line to choose EPWM SOC B to EQEPx.SOCB and PWMBAR.

Return to [Summary Table](#)

Table 2-1622. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0158h

Figure 2-808. CONTROLSS_CTRL_EPWM_SOCB_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						EPWM_SOCB_SEL_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
EPWM_SOCB_SEL_SEL							
R/W							
0h							

Table 2-1623. CONTROLSS_CTRL_EPWM_SOCB_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	EPWM_SOCB_SEL_SEL	R/W	0h	MUX select to choose EPWM SOC B to EQEPx.SOCB and PWMBAR. Each bit in SOC_B_SEL corresponds to each input EPWM_SOCB_SEL0:pwm_socb0 EPWM_SOCB_SEL1:pwm_socb1 EPWM_SOCB_SEL2:pwm_socb2 EPWM_SOCB_SEL3:pwm_socb3 EPWM_SOCB_SEL4:pwm_socb4 EPWM_SOCB_SEL5:pwm_socb5 EPWM_SOCB_SEL6:pwm_socb6 EPWM_SOCB_SEL7:pwm_socb7 EPWM_SOCB_SEL8:pwm_socb8 EPWM_SOCB_SEL9:pwm_socb9

2.7.2.29 CONTROLSS_CTRL_EMUSTOPN_MASK Register

2.7.2.29.1 CONTROLSS_CTRL_EMUSTOPN_MASK Register (Offset = 160h) [reset = 0h]

Emustopn_mask.

Return to [Summary Table](#)

Table 2-1624. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0160h

Figure 2-809. CONTROLSS_CTRL_EMUSTOPN_MASK Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						EMUSTOPN_M ASK_CR5B0	EMUSTOPN_M ASK_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1625. CONTROLSS_CTRL_EMUSTOPN_MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EMUSTOPN_MASK_CR5 B0	R/W	0h	Bit-mask for debug suspend cpu cores to EPWM 1'b0 R5FSS0_CORE1 enabled to control EMUSTOPn 1'b1 R5FSS0_CORE1 disabled to control EMUSTOPn
0	EMUSTOPN_MASK_CR5 A0	R/W	0h	Bit-mask for debug suspend cpu cores to EPWM 1'b0 R5FSS0_CORE0 enabled to control EMUSTOPn 1'b1 R5FSS0_CORE0 disabled to control EMUSTOPn

2.7.2.30 CONTROLSS_CTRL_CLB_AQ_EN0 Register

2.7.2.30.1 CONTROLSS_CTRL_CLB_AQ_EN0 Register (Offset = 164h) [reset = 0h]

clb_aq_en0.

Return to [Summary Table](#)

Table 2-1626. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0164h

Figure 2-810. CONTROLSS_CTRL_CLB_AQ_EN0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				CLB_AQ_EN0_ENABLE			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
CLB_AQ_EN0_ENABLE							
R/W							
0h							
7	6	5	4	3	2	1	0
CLB_AQ_EN0_ENABLE							
R/W							
0h							

Table 2-1627. CONTROLSS_CTRL_CLB_AQ_EN0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	CLB_AQ_EN0_ENABLE	R/W	0h	Enable ICCS control to CLB_AQ signal of PWM[9:0]

2.7.2.31 CONTROLSS_CTRL_CLB_DB_EN0 Register

2.7.2.31.1 CONTROLSS_CTRL_CLB_DB_EN0 Register (Offset = 174h) [reset = 0h]

clb_db_en0.

Return to [Summary Table](#)

Table 2-1628. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0174h

Figure 2-811. CONTROLSS_CTRL_CLB_DB_EN0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				CLB_DB_EN0_ENABLE			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
CLB_DB_EN0_ENABLE							
R/W							
0h							
7	6	5	4	3	2	1	0
CLB_DB_EN0_ENABLE							
R/W							
0h							

Table 2-1629. CONTROLSS_CTRL_CLB_DB_EN0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	CLB_DB_EN0_ENABLE	R/W	0h	Enable ICCS control to CLB_DB signal of PWM[9:0]

2.7.2.32 CONTROLSS_CTRL_XBAR_LOOPBACK_CTRL Register

2.7.2.32.1 CONTROLSS_CTRL_XBAR_LOOPBACK_CTRL Register (Offset = 1ACh) [reset = 0h]

Mux select to enable Loopback for corresponding outputXBAR.

Return to [Summary Table](#)

Table 2-1630. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 01ACh

Figure 2-812. CONTROLSS_CTRL_XBAR_LOOPBACK_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
XBAR_LOOPBACK_CTRL_ENABLE							
R/W							
0h							
7	6	5	4	3	2	1	0
XBAR_LOOPBACK_CTRL_ENABLE							
R/W							
0h							

Table 2-1631. CONTROLSS_CTRL_XBAR_LOOPBACK_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	XBAR_LOOPBACK_CTRL_ENABLE	R/W	0h	Mux select to enable Loopback for corresponding outputXBAR signal to the inputXBAR 1'b0: Loopback disabled [default] 1'b1: Loopback enable **Note: Each Mux select bit corresponds to the corresponding XBAR_LOOPBACK_CTRL_MUX

2.7.2.33 CONTROLSS_CTRL_EPWM0_CLK_GATE Register

2.7.2.33.1 CONTROLSS_CTRL_EPWM0_CLK_GATE Register (Offset = 200h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1632. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0200h

Figure 2-813. CONTROLSS_CTRL_EPWM0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EPWM0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1633. CONTROLSS_CTRL_EPWM0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.34 CONTROLSS_CTRL_EPWM1_CLK_GATE Register

2.7.2.34.1 CONTROLSS_CTRL_EPWM1_CLK_GATE Register (Offset = 204h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1634. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0204h

Figure 2-814. CONTROLSS_CTRL_EPWM1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EPWM1_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1635. CONTROLSS_CTRL_EPWM1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.35 CONTROLSS_CTRL_EPWM2_CLK_GATE Register

2.7.2.35.1 CONTROLSS_CTRL_EPWM2_CLK_GATE Register (Offset = 208h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1636. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0208h

Figure 2-815. CONTROLSS_CTRL_EPWM2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EPWM2_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1637. CONTROLSS_CTRL_EPWM2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM2_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.36 CONTROLSS_CTRL_EPWM3_CLK_GATE Register

2.7.2.36.1 CONTROLSS_CTRL_EPWM3_CLK_GATE Register (Offset = 20Ch) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1638. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 020Ch

Figure 2-816. CONTROLSS_CTRL_EPWM3_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EPWM3_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1639. CONTROLSS_CTRL_EPWM3_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM3_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.37 CONTROLSS_CTRL_EPWM4_CLK_GATE Register

2.7.2.37.1 CONTROLSS_CTRL_EPWM4_CLK_GATE Register (Offset = 210h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1640. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0210h

Figure 2-817. CONTROLSS_CTRL_EPWM4_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM4_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1641. CONTROLSS_CTRL_EPWM4_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM4_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.38 CONTROLSS_CTRL_EPWM5_CLK_GATE Register

2.7.2.38.1 CONTROLSS_CTRL_EPWM5_CLK_GATE Register (Offset = 214h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1642. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0214h

Figure 2-818. CONTROLSS_CTRL_EPWM5_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EPWM5_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1643. CONTROLSS_CTRL_EPWM5_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM5_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.39 CONTROLSS_CTRL_EPWM6_CLK_GATE Register

2.7.2.39.1 CONTROLSS_CTRL_EPWM6_CLK_GATE Register (Offset = 218h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1644. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0218h

Figure 2-819. CONTROLSS_CTRL_EPWM6_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM6_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1645. CONTROLSS_CTRL_EPWM6_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM6_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.40 CONTROLSS_CTRL_EPWM7_CLK_GATE Register

2.7.2.40.1 CONTROLSS_CTRL_EPWM7_CLK_GATE Register (Offset = 21Ch) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1646. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 021Ch

Figure 2-820. CONTROLSS_CTRL_EPWM7_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EPWM7_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1647. CONTROLSS_CTRL_EPWM7_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM7_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.41 CONTROLSS_CTRL_EPWM8_CLK_GATE Register

2.7.2.41.1 CONTROLSS_CTRL_EPWM8_CLK_GATE Register (Offset = 220h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1648. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0220h

Figure 2-821. CONTROLSS_CTRL_EPWM8_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM8_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1649. CONTROLSS_CTRL_EPWM8_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM8_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.42 CONTROLSS_CTRL_EPWM9_CLK_GATE Register

2.7.2.42.1 CONTROLSS_CTRL_EPWM9_CLK_GATE Register (Offset = 224h) [reset = 0h]

Epwm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1650. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0224h

Figure 2-822. CONTROLSS_CTRL_EPWM9_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EPWM9_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1651. CONTROLSS_CTRL_EPWM9_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM9_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding epwm

2.7.2.43 CONTROLSS_CTRL_ECAP0_CLK_GATE Register
2.7.2.43.1 CONTROLSS_CTRL_ECAP0_CLK_GATE Register (Offset = 300h) [reset = 0h]

Ecap[x]_clk_gate.

 Return to [Summary Table](#)
Table 2-1652. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0300h

Figure 2-823. CONTROLSS_CTRL_ECAP0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1653. CONTROLSS_CTRL_ECAP0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.44 CONTROLSS_CTRL_ECAP1_CLK_GATE Register

2.7.2.44.1 CONTROLSS_CTRL_ECAP1_CLK_GATE Register (Offset = 304h) [reset = 0h]

Ecap[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1654. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0304h

Figure 2-824. CONTROLSS_CTRL_ECAP1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP1_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1655. CONTROLSS_CTRL_ECAP1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.45 CONTROLSS_CTRL_ECAP2_CLK_GATE Register

2.7.2.45.1 CONTROLSS_CTRL_ECAP2_CLK_GATE Register (Offset = 308h) [reset = 0h]

Ecap[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1656. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0308h

Figure 2-825. CONTROLSS_CTRL_ECAP2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP2_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1657. CONTROLSS_CTRL_ECAP2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP2_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.46 CONTROLSS_CTRL_ECAP3_CLK_GATE Register

2.7.2.46.1 CONTROLSS_CTRL_ECAP3_CLK_GATE Register (Offset = 30Ch) [reset = 0h]

Ecap[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1658. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 030Ch

Figure 2-826. CONTROLSS_CTRL_ECAP3_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP3_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1659. CONTROLSS_CTRL_ECAP3_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP3_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.47 CONTROLSS_CTRL_ECAP4_CLK_GATE Register

2.7.2.47.1 CONTROLSS_CTRL_ECAP4_CLK_GATE Register (Offset = 310h) [reset = 0h]

Ecap[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1660. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0310h

Figure 2-827. CONTROLSS_CTRL_ECAP4_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP4_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1661. CONTROLSS_CTRL_ECAP4_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP4_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.48 CONTROLSS_CTRL_ECAP5_CLK_GATE Register

2.7.2.48.1 CONTROLSS_CTRL_ECAP5_CLK_GATE Register (Offset = 314h) [reset = 0h]

Ecap[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1662. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0314h

Figure 2-828. CONTROLSS_CTRL_ECAP5_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP5_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1663. CONTROLSS_CTRL_ECAP5_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP5_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.49 CONTROLSS_CTRL_ECAP6_CLK_GATE Register

2.7.2.49.1 CONTROLSS_CTRL_ECAP6_CLK_GATE Register (Offset = 318h) [reset = 0h]

Ecap[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1664. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0318h

Figure 2-829. CONTROLSS_CTRL_ECAP6_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP6_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1665. CONTROLSS_CTRL_ECAP6_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP6_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.50 CONTROLSS_CTRL_ECAP7_CLK_GATE Register

2.7.2.50.1 CONTROLSS_CTRL_ECAP7_CLK_GATE Register (Offset = 31Ch) [reset = 0h]

Ecap[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1666. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 031Ch

Figure 2-830. CONTROLSS_CTRL_ECAP7_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP7_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1667. CONTROLSS_CTRL_ECAP7_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP7_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding ecap

2.7.2.51 CONTROLSS_CTRL_CMPSSA0_CLK_GATE Register

2.7.2.51.1 CONTROLSS_CTRL_CMPSSA0_CLK_GATE Register (Offset = 400h) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1668. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0400h

Figure 2-831. CONTROLSS_CTRL_CMPSSA0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1669. CONTROLSS_CTRL_CMPSSA0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.52 CONTROLSS_CTRL_CMPSSA1_CLK_GATE Register

2.7.2.52.1 CONTROLSS_CTRL_CMPSSA1_CLK_GATE Register (Offset = 404h) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1670. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0404h

Figure 2-832. CONTROLSS_CTRL_CMPSSA1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA1_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1671. CONTROLSS_CTRL_CMPSSA1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.53 CONTROLSS_CTRL_CMPSSA2_CLK_GATE Register

2.7.2.53.1 CONTROLSS_CTRL_CMPSSA2_CLK_GATE Register (Offset = 408h) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1672. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0408h

Figure 2-833. CONTROLSS_CTRL_CMPSSA2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA2_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1673. CONTROLSS_CTRL_CMPSSA2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA2_CLK_GATE_CK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.54 CONTROLSS_CTRL_CMPSSA3_CLK_GATE Register

2.7.2.54.1 CONTROLSS_CTRL_CMPSSA3_CLK_GATE Register (Offset = 40Ch) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1674. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 040Ch

Figure 2-834. CONTROLSS_CTRL_CMPSSA3_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA3_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1675. CONTROLSS_CTRL_CMPSSA3_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA3_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.55 CONTROLSS_CTRL_CMPSSA4_CLK_GATE Register

2.7.2.55.1 CONTROLSS_CTRL_CMPSSA4_CLK_GATE Register (Offset = 410h) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1676. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0410h

Figure 2-835. CONTROLSS_CTRL_CMPSSA4_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA4_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1677. CONTROLSS_CTRL_CMPSSA4_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA4_CLK_GATE_CK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.56 CONTROLSS_CTRL_CMPSSA5_CLK_GATE Register

2.7.2.56.1 CONTROLSS_CTRL_CMPSSA5_CLK_GATE Register (Offset = 414h) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1678. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0414h

Figure 2-836. CONTROLSS_CTRL_CMPSSA5_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA5_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1679. CONTROLSS_CTRL_CMPSSA5_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA5_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.57 CONTROLSS_CTRL_CMPSSA6_CLK_GATE Register

2.7.2.57.1 CONTROLSS_CTRL_CMPSSA6_CLK_GATE Register (Offset = 418h) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1680. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0418h

Figure 2-837. CONTROLSS_CTRL_CMPSSA6_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA6_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1681. CONTROLSS_CTRL_CMPSSA6_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA6_CLK_GATE_CK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.58 CONTROLSS_CTRL_CMPSSA7_CLK_GATE Register

2.7.2.58.1 CONTROLSS_CTRL_CMPSSA7_CLK_GATE Register (Offset = 41Ch) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1682. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 041Ch

Figure 2-838. CONTROLSS_CTRL_CMPSSA7_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA7_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1683. CONTROLSS_CTRL_CMPSSA7_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA7_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.59 CONTROLSS_CTRL_CMPSSA8_CLK_GATE Register

2.7.2.59.1 CONTROLSS_CTRL_CMPSSA8_CLK_GATE Register (Offset = 420h) [reset = 0h]

cmpssa[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1684. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0420h

Figure 2-839. CONTROLSS_CTRL_CMPSSA8_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA8_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1685. CONTROLSS_CTRL_CMPSSA8_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA8_CLK_GATE_CK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding cmpssa

2.7.2.60 CONTROLSS_CTRL_ADC_SCTILE0_CLK_GATE Register

2.7.2.60.1 CONTROLSS_CTRL_ADC_SCTILE0_CLK_GATE Register (Offset = 480h) [reset = 0h]

ADC Safecheck tiles clock gate.

Return to [Summary Table](#)

Table 2-1686. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0480h

Figure 2-840. CONTROLSS_CTRL_ADC_SCTILE0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE0_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1687. CONTROLSS_CTRL_ADC_SCTILE0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc safety tiles

2.7.2.61 CONTROLSS_CTRL_ADC_SCTILE1_CLK_GATE Register

2.7.2.61.1 CONTROLSS_CTRL_ADC_SCTILE1_CLK_GATE Register (Offset = 484h) [reset = 0h]

ADC Safecheck tiles clock gate.

Return to [Summary Table](#)

Table 2-1688. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0484h

Figure 2-841. CONTROLSS_CTRL_ADC_SCTILE1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE1_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1689. CONTROLSS_CTRL_ADC_SCTILE1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc safety tiles

2.7.2.62 CONTROLSS_CTRL_ADC_SCTILE2_CLK_GATE Register

2.7.2.62.1 CONTROLSS_CTRL_ADC_SCTILE2_CLK_GATE Register (Offset = 488h) [reset = 0h]

ADC Safecheck tiles clock gate.

Return to [Summary Table](#)

Table 2-1690. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0488h

Figure 2-842. CONTROLSS_CTRL_ADC_SCTILE2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC_SCTILE2_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1691. CONTROLSS_CTRL_ADC_SCTILE2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE2_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc safety tiles

2.7.2.63 CONTROLSS_CTRL_ADC_SCTILE3_CLK_GATE Register

2.7.2.63.1 CONTROLSS_CTRL_ADC_SCTILE3_CLK_GATE Register (Offset = 48Ch) [reset = 0h]

ADC Safecheck tiles clock gate.

Return to [Summary Table](#)

Table 2-1692. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 048Ch

Figure 2-843. CONTROLSS_CTRL_ADC_SCTILE3_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE3_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1693. CONTROLSS_CTRL_ADC_SCTILE3_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE3_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc safety tiles

2.7.2.64 CONTROLSS_CTRL_ADC_SCTILE4_CLK_GATE Register

2.7.2.64.1 CONTROLSS_CTRL_ADC_SCTILE4_CLK_GATE Register (Offset = 490h) [reset = 0h]

ADC Safecheck tiles clock gate.

Return to [Summary Table](#)

Table 2-1694. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0490h

Figure 2-844. CONTROLSS_CTRL_ADC_SCTILE4_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC_SCTILE4_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1695. CONTROLSS_CTRL_ADC_SCTILE4_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE4_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc safety tiles

2.7.2.65 CONTROLSS_CTRL_ADC_SCTILE5_CLK_GATE Register

2.7.2.65.1 CONTROLSS_CTRL_ADC_SCTILE5_CLK_GATE Register (Offset = 494h) [reset = 0h]

ADC Safecheck tiles clock gate.

Return to [Summary Table](#)

Table 2-1696. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0494h

Figure 2-845. CONTROLSS_CTRL_ADC_SCTILE5_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE5_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1697. CONTROLSS_CTRL_ADC_SCTILE5_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE5_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc safety tiles

2.7.2.66 CONTROLSS_CTRL_ADC0_CLK_GATE Register

2.7.2.66.1 CONTROLSS_CTRL_ADC0_CLK_GATE Register (Offset = 540h) [reset = 0h]

Adc[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1698. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0540h

Figure 2-846. CONTROLSS_CTRL_ADC0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1699. CONTROLSS_CTRL_ADC0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc

2.7.2.67 CONTROLSS_CTRL_ADC1_CLK_GATE Register

2.7.2.67.1 CONTROLSS_CTRL_ADC1_CLK_GATE Register (Offset = 544h) [reset = 0h]

Adc[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1700. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0544h

Figure 2-847. CONTROLSS_CTRL_ADC1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC1_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1701. CONTROLSS_CTRL_ADC1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc

2.7.2.68 CONTROLSS_CTRL_ADC2_CLK_GATE Register

2.7.2.68.1 CONTROLSS_CTRL_ADC2_CLK_GATE Register (Offset = 548h) [reset = 0h]

Adc[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1702. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0548h

Figure 2-848. CONTROLSS_CTRL_ADC2_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC2_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1703. CONTROLSS_CTRL_ADC2_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC2_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc

2.7.2.69 CONTROLSS_CTRL_EQEP0_CLK_GATE Register

2.7.2.69.1 CONTROLSS_CTRL_EQEP0_CLK_GATE Register (Offset = 5A0h) [reset = 0h]

Eqep[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1704. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 05A0h

Figure 2-849. CONTROLSS_CTRL_EQEP0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EQEP0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1705. CONTROLSS_CTRL_EQEP0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EQEP0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding eqep

2.7.2.70 CONTROLSS_CTRL_EQEP1_CLK_GATE Register

2.7.2.70.1 CONTROLSS_CTRL_EQEP1_CLK_GATE Register (Offset = 5A4h) [reset = 0h]

Eqep[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1706. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 05A4h

Figure 2-850. CONTROLSS_CTRL_EQEP1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EQEP1_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1707. CONTROLSS_CTRL_EQEP1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EQEP1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding eqep

2.7.2.71 CONTROLSS_CTRL_SDFM0_CLK_GATE Register

2.7.2.71.1 CONTROLSS_CTRL_SDFM0_CLK_GATE Register (Offset = 5C0h) [reset = 0h]

Sdfm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1708. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 05C0h

Figure 2-851. CONTROLSS_CTRL_SDFM0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SDFM0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1709. CONTROLSS_CTRL_SDFM0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SDFM0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding sdfm

2.7.2.72 CONTROLSS_CTRL_SDFM1_CLK_GATE Register

2.7.2.72.1 CONTROLSS_CTRL_SDFM1_CLK_GATE Register (Offset = 5C4h) [reset = 0h]

Sdfm[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1710. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 05C4h

Figure 2-852. CONTROLSS_CTRL_SDFM1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SDFM1_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1711. CONTROLSS_CTRL_SDFM1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SDFM1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding sdfm

2.7.2.73 CONTROLSS_CTRL_OTTO0_CLK_GATE Register

2.7.2.73.1 CONTROLSS_CTRL_OTTO0_CLK_GATE Register (Offset = 5E0h) [reset = 0h]

Otto[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1712. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 05E0h

Figure 2-853. CONTROLSS_CTRL_OTTO0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OTTO0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1713. CONTROLSS_CTRL_OTTO0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OTTO0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding otto

2.7.2.74 CONTROLSS_CTRL_OTTO1_CLK_GATE Register

2.7.2.74.1 CONTROLSS_CTRL_OTTO1_CLK_GATE Register (Offset = 5E4h) [reset = 0h]

Otto[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1714. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 05E4h

Figure 2-854. CONTROLSS_CTRL_OTTO1_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OTTO1_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1715. CONTROLSS_CTRL_OTTO1_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OTTO1_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding otto

2.7.2.75 CONTROLSS_CTRL_FSI_TX0_CLK_GATE Register

2.7.2.75.1 CONTROLSS_CTRL_FSI_TX0_CLK_GATE Register (Offset = 600h) [reset = 0h]

fsi_tx[x]_clk_gate.

Return to [Summary Table](#)

Table 2-1716. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0600h

Figure 2-855. CONTROLSS_CTRL_FSI_TX0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FSI_TX0_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1717. CONTROLSS_CTRL_FSI_TX0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	FSI_TX0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding fsi_tx

2.7.2.76 CONTROLSS_CTRL_FSI_RX0_CLK_GATE Register

2.7.2.76.1 CONTROLSS_CTRL_FSI_RX0_CLK_GATE Register (Offset = 620h) [reset = 0h]

fsi_rx[x]_clk_gate.

Return to [Summary Table](#)**Table 2-1718. Instance Table**

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0620h

Figure 2-856. CONTROLSS_CTRL_FSI_RX0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					FSI_RX0_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1719. CONTROLSS_CTRL_FSI_RX0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	FSI_RX0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding fsi_rx

2.7.2.77 CONTROLSS_CTRL_ADC_AGG0_CLK_GATE Register

2.7.2.77.1 CONTROLSS_CTRL_ADC_AGG0_CLK_GATE Register (Offset = 680h) [reset = 0h]

ADC Aggregator clock gate.

Return to [Summary Table](#)

Table 2-1720. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0680h

Figure 2-857. CONTROLSS_CTRL_ADC_AGG0_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_AGG0_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1721. CONTROLSS_CTRL_ADC_AGG0_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_AGG0_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding adc aggregator

2.7.2.78 CONTROLSS_CTRL_DAC_CLK_GATE Register

2.7.2.78.1 CONTROLSS_CTRL_DAC_CLK_GATE Register (Offset = 690h) [reset = 0h]

dac_clk_gate.

Return to [Summary Table](#)

Table 2-1722. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0690h

Figure 2-858. CONTROLSS_CTRL_DAC_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DAC_CLK_GATE_CLK_GATE			
NONE				R/W			
0h				0h			

Table 2-1723. CONTROLSS_CTRL_DAC_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DAC_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for dac

2.7.2.79 CONTROLSS_CTRL_FSI_TX0_PLL_CLK_GATE Register

2.7.2.79.1 CONTROLSS_CTRL_FSI_TX0_PLL_CLK_GATE Register (Offset = 6F0h) [reset = 0h]

fsi_tx[x]_pll_clk_gate.

Return to [Summary Table](#)

Table 2-1724. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 06F0h

Figure 2-859. CONTROLSS_CTRL_FSI_TX0_PLL_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					FSI_TX0_PLL_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1725. CONTROLSS_CTRL_FSI_TX0_PLL_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	FSI_TX0_PLL_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding fsi rx pll clock

2.7.2.80 CONTROLSS_CTRL_SDFM0_PLL_CLK_GATE Register

2.7.2.80.1 CONTROLSS_CTRL_SDFM0_PLL_CLK_GATE Register (Offset = 710h) [reset = 0h]

Sdfm[x]_pll_clk_gate.

Return to [Summary Table](#)

Table 2-1726. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0710h

Figure 2-860. CONTROLSS_CTRL_SDFM0_PLL_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					SDFM0_PLL_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1727. CONTROLSS_CTRL_SDFM0_PLL_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SDFM0_PLL_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding sdfm pll clock

2.7.2.81 CONTROLSS_CTRL_SDFM1_PLL_CLK_GATE Register

2.7.2.81.1 CONTROLSS_CTRL_SDFM1_PLL_CLK_GATE Register (Offset = 714h) [reset = 0h]

Sdfm[x]_pll_clk_gate.

Return to [Summary Table](#)

Table 2-1728. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0714h

Figure 2-861. CONTROLSS_CTRL_SDFM1_PLL_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					SDFM1_PLL_CLK_GATE_CLK_GATE		
NONE					R/W		
0h					0h		

Table 2-1729. CONTROLSS_CTRL_SDFM1_PLL_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SDFM1_PLL_CLK_GATE_CLK_GATE	R/W	0h	Writing 3'b111 will gate clock for corresponding sdfm pll clock

2.7.2.82 CONTROLSS_CTRL_CONTROLSS_XBAR_CLK_GATE Register

2.7.2.82.1 CONTROLSS_CTRL_CONTROLSS_XBAR_CLK_GATE Register (Offset = 750h) [reset = 0h]

clock gate for eight XBARs.

Return to [Summary Table](#)

Table 2-1730. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0750h

Figure 2-862. CONTROLSS_CTRL_CONTROLSS_XBAR_CLK_GATE Name Register

31	30	29	28	27	26	25	24
RESERVED	CONTROLSS_XBAR_CLK_GATE_PWMSYNCOU TXBAR			RESERVED	CONTROLSS_XBAR_CLK_GATE_OUTPUTXBAR		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
23	22	21	20	19	18	17	16
RESERVED	CONTROLSS_XBAR_CLK_GATE_DMAXBAR			RESERVED	CONTROLSS_XBAR_CLK_GATE_INTXBAR		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
15	14	13	12	11	10	9	8
RESERVED	CONTROLSS_XBAR_CLK_GATE_ICLXBAR			RESERVED	CONTROLSS_XBAR_CLK_GATE_MDLXBAR		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		
7	6	5	4	3	2	1	0
RESERVED	CONTROLSS_XBAR_CLK_GATE_PWMXBAR			RESERVED	CONTROLSS_XBAR_CLK_GATE_INPUTXBAR		
NONE	R/W			NONE	R/W		
0h	0h			0h	0h		

Table 2-1731. CONTROLSS_CTRL_CONTROLSS_XBAR_CLK_GATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	CONTROLSS_XBAR_CLK_GATE_PWMSYNCOU TXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR
27	RESERVED	NONE	0h	Reserved
26:24	CONTROLSS_XBAR_CLK_GATE_OUTPUTXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR
23	RESERVED	NONE	0h	Reserved
22:20	CONTROLSS_XBAR_CLK_GATE_DMAXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR
19	RESERVED	NONE	0h	Reserved
18:16	CONTROLSS_XBAR_CLK_GATE_INTXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR
15	RESERVED	NONE	0h	Reserved
14:12	CONTROLSS_XBAR_CLK_GATE_ICLXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR
11	RESERVED	NONE	0h	Reserved
10:8	CONTROLSS_XBAR_CLK_GATE_MDLXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR
7	RESERVED	NONE	0h	Reserved

**Table 2-1731. CONTROLSS_CTRL_CONTROLSS_XBAR_CLK_GATE Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
6:4	CONTROLSS_XBAR_CLK_GATE_PWMXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR
3	RESERVED	NONE	0h	Reserved
2:0	CONTROLSS_XBAR_CLK_GATE_INPUTXBAR	R/W	0h	Writing 3'b111 to register will clock gate the corresponding XBAR

2.7.2.83 CONTROLSS_CTRL_EPWM0_RST Register

2.7.2.83.1 CONTROLSS_CTRL_EPWM0_RST Register (Offset = 800h) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1732. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0800h

Figure 2-863. CONTROLSS_CTRL_EPWM0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM0_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1733. CONTROLSS_CTRL_EPWM0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.84 CONTROLSS_CTRL_EPWM1_RST Register
2.7.2.84.1 CONTROLSS_CTRL_EPWM1_RST Register (Offset = 804h) [reset = 0h]

Epwm[x]_rst.

 Return to [Summary Table](#)
Table 2-1734. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0804h

Figure 2-864. CONTROLSS_CTRL_EPWM1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM1_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1735. CONTROLSS_CTRL_EPWM1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.85 CONTROLSS_CTRL_EPWM2_RST Register

2.7.2.85.1 CONTROLSS_CTRL_EPWM2_RST Register (Offset = 808h) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1736. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0808h

Figure 2-865. CONTROLSS_CTRL_EPWM2_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM2_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1737. CONTROLSS_CTRL_EPWM2_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM2_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.86 CONTROLSS_CTRL_EPWM3_RST Register

2.7.2.86.1 CONTROLSS_CTRL_EPWM3_RST Register (Offset = 80Ch) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1738. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 080Ch

Figure 2-866. CONTROLSS_CTRL_EPWM3_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM3_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1739. CONTROLSS_CTRL_EPWM3_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM3_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.87 CONTROLSS_CTRL_EPWM4_RST Register

2.7.2.87.1 CONTROLSS_CTRL_EPWM4_RST Register (Offset = 810h) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1740. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0810h

Figure 2-867. CONTROLSS_CTRL_EPWM4_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM4_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1741. CONTROLSS_CTRL_EPWM4_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM4_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.88 CONTROLSS_CTRL_EPWM5_RST Register

2.7.2.88.1 CONTROLSS_CTRL_EPWM5_RST Register (Offset = 814h) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1742. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0814h

Figure 2-868. CONTROLSS_CTRL_EPWM5_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM5_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1743. CONTROLSS_CTRL_EPWM5_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM5_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.89 CONTROLSS_CTRL_EPWM6_RST Register

2.7.2.89.1 CONTROLSS_CTRL_EPWM6_RST Register (Offset = 818h) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1744. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0818h

Figure 2-869. CONTROLSS_CTRL_EPWM6_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM6_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1745. CONTROLSS_CTRL_EPWM6_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM6_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.90 CONTROLSS_CTRL_EPWM7_RST Register

2.7.2.90.1 CONTROLSS_CTRL_EPWM7_RST Register (Offset = 81Ch) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1746. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 081Ch

Figure 2-870. CONTROLSS_CTRL_EPWM7_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM7_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1747. CONTROLSS_CTRL_EPWM7_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM7_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.91 CONTROLSS_CTRL_EPWM8_RST Register

2.7.2.91.1 CONTROLSS_CTRL_EPWM8_RST Register (Offset = 820h) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1748. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0820h

Figure 2-871. CONTROLSS_CTRL_EPWM8_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM8_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1749. CONTROLSS_CTRL_EPWM8_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM8_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.92 CONTROLSS_CTRL_EPWM9_RST Register

2.7.2.92.1 CONTROLSS_CTRL_EPWM9_RST Register (Offset = 824h) [reset = 0h]

Epwm[x]_rst.

Return to [Summary Table](#)

Table 2-1750. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0824h

Figure 2-872. CONTROLSS_CTRL_EPWM9_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					EPWM9_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1751. CONTROLSS_CTRL_EPWM9_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EPWM9_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding epwm

2.7.2.93 CONTROLSS_CTRL_ECAP0_RST Register

2.7.2.93.1 CONTROLSS_CTRL_ECAP0_RST Register (Offset = 900h) [reset = 0h]

Ecap[x]_rst.

Return to [Summary Table](#)

Table 2-1752. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0900h

Figure 2-873. CONTROLSS_CTRL_ECAP0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1753. CONTROLSS_CTRL_ECAP0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.94 CONTROLSS_CTRL_ECAP1_RST Register
2.7.2.94.1 CONTROLSS_CTRL_ECAP1_RST Register (Offset = 904h) [reset = 0h]

Ecap[x]_rst.

 Return to [Summary Table](#)
Table 2-1754. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0904h

Figure 2-874. CONTROLSS_CTRL_ECAP1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP1_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1755. CONTROLSS_CTRL_ECAP1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.95 CONTROLSS_CTRL_ECAP2_RST Register

2.7.2.95.1 CONTROLSS_CTRL_ECAP2_RST Register (Offset = 908h) [reset = 0h]

Ecap[x]_rst.

Return to [Summary Table](#)

Table 2-1756. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0908h

Figure 2-875. CONTROLSS_CTRL_ECAP2_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP2_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1757. CONTROLSS_CTRL_ECAP2_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP2_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.96 CONTROLSS_CTRL_ECAP3_RST Register

2.7.2.96.1 CONTROLSS_CTRL_ECAP3_RST Register (Offset = 90Ch) [reset = 0h]

Ecap[x]_rst.

Return to [Summary Table](#)

Table 2-1758. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 090Ch

Figure 2-876. CONTROLSS_CTRL_ECAP3_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP3_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1759. CONTROLSS_CTRL_ECAP3_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP3_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.97 CONTROLSS_CTRL_ECAP4_RST Register

2.7.2.97.1 CONTROLSS_CTRL_ECAP4_RST Register (Offset = 910h) [reset = 0h]

Ecap[x]_rst.

Return to [Summary Table](#)

Table 2-1760. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0910h

Figure 2-877. CONTROLSS_CTRL_ECAP4_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP4_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1761. CONTROLSS_CTRL_ECAP4_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP4_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.98 CONTROLSS_CTRL_ECAP5_RST Register

2.7.2.98.1 CONTROLSS_CTRL_ECAP5_RST Register (Offset = 914h) [reset = 0h]

Ecap[x]_rst.

Return to [Summary Table](#)

Table 2-1762. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0914h

Figure 2-878. CONTROLSS_CTRL_ECAP5_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP5_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1763. CONTROLSS_CTRL_ECAP5_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP5_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.99 CONTROLSS_CTRL_ECAP6_RST Register

2.7.2.99.1 CONTROLSS_CTRL_ECAP6_RST Register (Offset = 918h) [reset = 0h]

Ecap[x]_rst.

Return to [Summary Table](#)

Table 2-1764. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0918h

Figure 2-879. CONTROLSS_CTRL_ECAP6_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP6_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1765. CONTROLSS_CTRL_ECAP6_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP6_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.100 CONTROLSS_CTRL_ECAP7_RST Register

2.7.2.100.1 CONTROLSS_CTRL_ECAP7_RST Register (Offset = 91Ch) [reset = 0h]

Ecap[x]_rst.

Return to [Summary Table](#)

Table 2-1766. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 091Ch

Figure 2-880. CONTROLSS_CTRL_ECAP7_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ECAP7_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1767. CONTROLSS_CTRL_ECAP7_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ECAP7_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding ecap

2.7.2.101 CONTROLSS_CTRL_CMPSSA0_RST Register

2.7.2.101.1 CONTROLSS_CTRL_CMPSSA0_RST Register (Offset = A00h) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1768. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A00h

Figure 2-881. CONTROLSS_CTRL_CMPSSA0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CMPSSA0_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1769. CONTROLSS_CTRL_CMPSSA0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.102 CONTROLSS_CTRL_CMPSSA1_RST Register

2.7.2.102.1 CONTROLSS_CTRL_CMPSSA1_RST Register (Offset = A04h) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1770. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A04h

Figure 2-882. CONTROLSS_CTRL_CMPSSA1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA1_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1771. CONTROLSS_CTRL_CMPSSA1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.103 CONTROLSS_CTRL_CMPSSA2_RST Register

2.7.2.103.1 CONTROLSS_CTRL_CMPSSA2_RST Register (Offset = A08h) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1772. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A08h

Figure 2-883. CONTROLSS_CTRL_CMPSSA2_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA2_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1773. CONTROLSS_CTRL_CMPSSA2_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA2_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.104 CONTROLSS_CTRL_CMPSSA3_RST Register

2.7.2.104.1 CONTROLSS_CTRL_CMPSSA3_RST Register (Offset = A0Ch) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1774. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A0Ch

Figure 2-884. CONTROLSS_CTRL_CMPSSA3_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA3_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1775. CONTROLSS_CTRL_CMPSSA3_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA3_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.105 CONTROLSS_CTRL_CMPSSA4_RST Register

2.7.2.105.1 CONTROLSS_CTRL_CMPSSA4_RST Register (Offset = A10h) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1776. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A10h

Figure 2-885. CONTROLSS_CTRL_CMPSSA4_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA4_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1777. CONTROLSS_CTRL_CMPSSA4_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA4_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.106 CONTROLSS_CTRL_CMPSSA5_RST Register

2.7.2.106.1 CONTROLSS_CTRL_CMPSSA5_RST Register (Offset = A14h) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1778. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A14h

Figure 2-886. CONTROLSS_CTRL_CMPSSA5_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA5_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1779. CONTROLSS_CTRL_CMPSSA5_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA5_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.107 CONTROLSS_CTRL_CMPSSA6_RST Register

2.7.2.107.1 CONTROLSS_CTRL_CMPSSA6_RST Register (Offset = A18h) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1780. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A18h

Figure 2-887. CONTROLSS_CTRL_CMPSSA6_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA6_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1781. CONTROLSS_CTRL_CMPSSA6_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA6_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.108 CONTROLSS_CTRL_CMPSSA7_RST Register

2.7.2.108.1 CONTROLSS_CTRL_CMPSSA7_RST Register (Offset = A1Ch) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1782. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A1Ch

Figure 2-888. CONTROLSS_CTRL_CMPSSA7_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA7_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1783. CONTROLSS_CTRL_CMPSSA7_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA7_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.109 CONTROLSS_CTRL_CMPSSA8_RST Register

2.7.2.109.1 CONTROLSS_CTRL_CMPSSA8_RST Register (Offset = A20h) [reset = 0h]

cmpssa[x]_rst.

Return to [Summary Table](#)

Table 2-1784. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A20h

Figure 2-889. CONTROLSS_CTRL_CMPSSA8_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CMPSSA8_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1785. CONTROLSS_CTRL_CMPSSA8_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	CMPSSA8_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding cmpssa

2.7.2.110 CONTROLSS_CTRL_ADC_SCTILE0_RST Register
2.7.2.110.1 CONTROLSS_CTRL_ADC_SCTILE0_RST Register (Offset = A80h) [reset = 0h]

ADC Safecheck tiles Reset.

 Return to [Summary Table](#)
Table 2-1786. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A80h

Figure 2-890. CONTROLSS_CTRL_ADC_SCTILE0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE0_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1787. CONTROLSS_CTRL_ADC_SCTILE0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc safety tiles

2.7.2.111 CONTROLSS_CTRL_ADC_SCTILE1_RST Register

2.7.2.111.1 CONTROLSS_CTRL_ADC_SCTILE1_RST Register (Offset = A84h) [reset = 0h]

ADC Safecheck tiles Reset.

Return to [Summary Table](#)

Table 2-1788. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A84h

Figure 2-891. CONTROLSS_CTRL_ADC_SCTILE1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE1_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1789. CONTROLSS_CTRL_ADC_SCTILE1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc safety tiles

2.7.2.112 CONTROLSS_CTRL_ADC_SCTILE2_RST Register

2.7.2.112.1 CONTROLSS_CTRL_ADC_SCTILE2_RST Register (Offset = A88h) [reset = 0h]

ADC Safecheck tiles Reset.

Return to [Summary Table](#)

Table 2-1790. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A88h

Figure 2-892. CONTROLSS_CTRL_ADC_SCTILE2_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC_SCTILE2_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1791. CONTROLSS_CTRL_ADC_SCTILE2_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE2_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc safety tiles

2.7.2.113 CONTROLSS_CTRL_ADC_SCTILE3_RST Register

2.7.2.113.1 CONTROLSS_CTRL_ADC_SCTILE3_RST Register (Offset = A8Ch) [reset = 0h]

ADC Safecheck tiles Reset.

Return to [Summary Table](#)**Table 2-1792. Instance Table**

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A8Ch

Figure 2-893. CONTROLSS_CTRL_ADC_SCTILE3_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE3_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1793. CONTROLSS_CTRL_ADC_SCTILE3_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE3_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc safety tiles

2.7.2.114 CONTROLSS_CTRL_ADC_SCTILE4_RST Register

2.7.2.114.1 CONTROLSS_CTRL_ADC_SCTILE4_RST Register (Offset = A90h) [reset = 0h]

ADC Safecheck tiles Reset.

Return to [Summary Table](#)

Table 2-1794. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A90h

Figure 2-894. CONTROLSS_CTRL_ADC_SCTILE4_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC_SCTILE4_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1795. CONTROLSS_CTRL_ADC_SCTILE4_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE4_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc safety tiles

2.7.2.115 CONTROLSS_CTRL_ADC_SCTILE5_RST Register

2.7.2.115.1 CONTROLSS_CTRL_ADC_SCTILE5_RST Register (Offset = A94h) [reset = 0h]

ADC Safecheck tiles Reset.

Return to [Summary Table](#)

Table 2-1796. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0A94h

Figure 2-895. CONTROLSS_CTRL_ADC_SCTILE5_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC_SCTILE5_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1797. CONTROLSS_CTRL_ADC_SCTILE5_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_SCTILE5_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc safety tiles

2.7.2.116 CONTROLSS_CTRL_ADC0_RST Register

2.7.2.116.1 CONTROLSS_CTRL_ADC0_RST Register (Offset = B40h) [reset = 0h]

Adc[x]_rst.

Return to [Summary Table](#)

Table 2-1798. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0B40h

Figure 2-896. CONTROLSS_CTRL_ADC0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1799. CONTROLSS_CTRL_ADC0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc

2.7.2.117 CONTROLSS_CTRL_ADC1_RST Register

2.7.2.117.1 CONTROLSS_CTRL_ADC1_RST Register (Offset = B44h) [reset = 0h]

Adc[x]_rst.

Return to [Summary Table](#)**Table 2-1800. Instance Table**

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0B44h

Figure 2-897. CONTROLSS_CTRL_ADC1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					ADC1_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1801. CONTROLSS_CTRL_ADC1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc

2.7.2.118 CONTROLSS_CTRL_ADC2_RST Register

2.7.2.118.1 CONTROLSS_CTRL_ADC2_RST Register (Offset = B48h) [reset = 0h]

Adc[x]_rst.

Return to [Summary Table](#)

Table 2-1802. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0B48h

Figure 2-898. CONTROLSS_CTRL_ADC2_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC2_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1803. CONTROLSS_CTRL_ADC2_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC2_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc

2.7.2.119 CONTROLSS_CTRL_EQEP0_RST Register

2.7.2.119.1 CONTROLSS_CTRL_EQEP0_RST Register (Offset = BA0h) [reset = 0h]

Eqep[x]_rst.

Return to [Summary Table](#)

Table 2-1804. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0BA0h

Figure 2-899. CONTROLSS_CTRL_EQEP0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EQEP0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1805. CONTROLSS_CTRL_EQEP0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EQEP0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding eqep

2.7.2.120 CONTROLSS_CTRL_EQEP1_RST Register

2.7.2.120.1 CONTROLSS_CTRL_EQEP1_RST Register (Offset = BA4h) [reset = 0h]

Eqep[x]_rst.

Return to [Summary Table](#)

Table 2-1806. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0BA4h

Figure 2-900. CONTROLSS_CTRL_EQEP1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EQEP1_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1807. CONTROLSS_CTRL_EQEP1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	EQEP1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding eqep

2.7.2.121 CONTROLSS_CTRL_SDFM0_RST Register

2.7.2.121.1 CONTROLSS_CTRL_SDFM0_RST Register (Offset = BC0h) [reset = 0h]

Sdfm[x]_rst.

Return to [Summary Table](#)

Table 2-1808. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0BC0h

Figure 2-901. CONTROLSS_CTRL_SDFM0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SDFM0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1809. CONTROLSS_CTRL_SDFM0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SDFM0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding sdfm

2.7.2.122 CONTROLSS_CTRL_SDFM1_RST Register

2.7.2.122.1 CONTROLSS_CTRL_SDFM1_RST Register (Offset = BC4h) [reset = 0h]

Sdfm[x]_rst.

Return to [Summary Table](#)

Table 2-1810. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0BC4h

Figure 2-902. CONTROLSS_CTRL_SDFM1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				SDFM1_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1811. CONTROLSS_CTRL_SDFM1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	SDFM1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding sdfm

2.7.2.123 CONTROLSS_CTRL_OTTO0_RST Register

2.7.2.123.1 CONTROLSS_CTRL_OTTO0_RST Register (Offset = BE0h) [reset = 0h]

Otto[x]_rst.

Return to [Summary Table](#)

Table 2-1812. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0BE0h

Figure 2-903. CONTROLSS_CTRL_OTTO0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OTTO0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1813. CONTROLSS_CTRL_OTTO0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OTTO0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding otto

2.7.2.124 CONTROLSS_CTRL_OTTO1_RST Register

2.7.2.124.1 CONTROLSS_CTRL_OTTO1_RST Register (Offset = BE4h) [reset = 0h]

Otto[x]_rst.

Return to [Summary Table](#)

Table 2-1814. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0BE4h

Figure 2-904. CONTROLSS_CTRL_OTTO1_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					OTTO1_RST_RST		
NONE					R/W		
0h					0h		

Table 2-1815. CONTROLSS_CTRL_OTTO1_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OTTO1_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding otto

2.7.2.125 CONTROLSS_CTRL_FSI_TX0_RST Register

2.7.2.125.1 CONTROLSS_CTRL_FSI_TX0_RST Register (Offset = C00h) [reset = 0h]

fsi_tx[x]_rst.

Return to [Summary Table](#)**Table 2-1816. Instance Table**

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0C00h

Figure 2-905. CONTROLSS_CTRL_FSI_TX0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FSI_TX0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1817. CONTROLSS_CTRL_FSI_TX0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	FSI_TX0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding fsi_tx

2.7.2.126 CONTROLSS_CTRL_FSI_RX0_RST Register

2.7.2.126.1 CONTROLSS_CTRL_FSI_RX0_RST Register (Offset = C20h) [reset = 0h]

fsi_rx[x]_rst.

Return to [Summary Table](#)

Table 2-1818. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0C20h

Figure 2-906. CONTROLSS_CTRL_FSI_RX0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FSI_RX0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1819. CONTROLSS_CTRL_FSI_RX0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	FSI_RX0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding fsi_rx

2.7.2.127 CONTROLSS_CTRL_ADC_AGG0_RST Register

2.7.2.127.1 CONTROLSS_CTRL_ADC_AGG0_RST Register (Offset = C80h) [reset = 0h]

ADC Aggregator Reset.

Return to [Summary Table](#)

Table 2-1820. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0C80h

Figure 2-907. CONTROLSS_CTRL_ADC_AGG0_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADC_AGG0_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1821. CONTROLSS_CTRL_ADC_AGG0_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADC_AGG0_RST_RST	R/W	0h	Writing 3'b111 will generate reset for corresponding adc aggregator

2.7.2.128 CONTROLSS_CTRL_DAC_RST Register
2.7.2.128.1 CONTROLSS_CTRL_DAC_RST Register (Offset = C90h) [reset = 0h]

dac_rst.

 Return to [Summary Table](#)
Table 2-1822. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0C90h

Figure 2-908. CONTROLSS_CTRL_DAC_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DAC_RST_RST			
NONE				R/W			
0h				0h			

Table 2-1823. CONTROLSS_CTRL_DAC_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DAC_RST_RST	R/W	0h	Writing 3'b111 will generate reset for dac

2.7.2.129 CONTROLSS_CTRL_EPWM0_HALTEN Register

2.7.2.129.1 CONTROLSS_CTRL_EPWM0_HALTEN Register (Offset = D00h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1824. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D00h

Figure 2-909. CONTROLSS_CTRL_EPWM0_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED			
NONE											
0h											
23	22	21	20	19	18	17	16	RESERVED			
NONE											
0h											
15	14	13	12	11	10	9	8	RESERVED			
NONE											
0h											
7	6	5	4	3	2	1	0	RESERVED		EPWM0_HALT EN_CR5B0	EPWM0_HALT EN_CR5A0
NONE										R/W	R/W
0h										0h	0h

Table 2-1825. CONTROLSS_CTRL_EPWM0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM0_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM0_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.130 CONTROLSS_CTRL_EPWM1_HALTEN Register

2.7.2.130.1 CONTROLSS_CTRL_EPWM1_HALTEN Register (Offset = D04h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1826. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D04h

Figure 2-910. CONTROLSS_CTRL_EPWM1_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						EPWM1_HALT EN_CR5B0	EPWM1_HALT EN_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1827. CONTROLSS_CTRL_EPWM1_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM1_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM1_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.131 CONTROLSS_CTRL_EPWM2_HALTEN Register

2.7.2.131.1 CONTROLSS_CTRL_EPWM2_HALTEN Register (Offset = D08h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1828. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D08h

Figure 2-911. CONTROLSS_CTRL_EPWM2_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						EPWM2_HALT EN_CR5B0	EPWM2_HALT EN_CR5A0			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-1829. CONTROLSS_CTRL_EPWM2_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM2_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM2_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.132 CONTROLSS_CTRL_EPWM3_HALTEN Register

2.7.2.132.1 CONTROLSS_CTRL_EPWM3_HALTEN Register (Offset = D0Ch) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1830. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D0Ch

Figure 2-912. CONTROLSS_CTRL_EPWM3_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						EPWM3_HALT EN_CR5B0	EPWM3_HALT EN_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1831. CONTROLSS_CTRL_EPWM3_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM3_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM3_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.133 CONTROLSS_CTRL_EPWM4_HALTEN Register

2.7.2.133.1 CONTROLSS_CTRL_EPWM4_HALTEN Register (Offset = D10h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1832. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D10h

Figure 2-913. CONTROLSS_CTRL_EPWM4_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						EPWM4_HALT EN_CR5B0	EPWM4_HALT EN_CR5A0			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-1833. CONTROLSS_CTRL_EPWM4_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM4_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM4_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.134 CONTROLSS_CTRL_EPWM5_HALTEN Register

2.7.2.134.1 CONTROLSS_CTRL_EPWM5_HALTEN Register (Offset = D14h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1834. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D14h

Figure 2-914. CONTROLSS_CTRL_EPWM5_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						EPWM5_HALT EN_CR5B0	EPWM5_HALT EN_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1835. CONTROLSS_CTRL_EPWM5_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM5_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM5_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.135 CONTROLSS_CTRL_EPWM6_HALTEN Register

2.7.2.135.1 CONTROLSS_CTRL_EPWM6_HALTEN Register (Offset = D18h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1836. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D18h

Figure 2-915. CONTROLSS_CTRL_EPWM6_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						EPWM6_HALT EN_CR5B0	EPWM6_HALT EN_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1837. CONTROLSS_CTRL_EPWM6_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM6_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM6_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.136 CONTROLSS_CTRL_EPWM7_HALTEN Register
2.7.2.136.1 CONTROLSS_CTRL_EPWM7_HALTEN Register (Offset = D1Ch) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)
Table 2-1838. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D1Ch

Figure 2-916. CONTROLSS_CTRL_EPWM7_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						EPWM7_HALT EN_CR5B0	EPWM7_HALT EN_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1839. CONTROLSS_CTRL_EPWM7_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM7_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM7_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.137 CONTROLSS_CTRL_EPWM8_HALTEN Register

2.7.2.137.1 CONTROLSS_CTRL_EPWM8_HALTEN Register (Offset = D20h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1840. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D20h

Figure 2-917. CONTROLSS_CTRL_EPWM8_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						EPWM8_HALT EN_CR5B0	EPWM8_HALT EN_CR5A0			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-1841. CONTROLSS_CTRL_EPWM8_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM8_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM8_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.138 CONTROLSS_CTRL_EPWM9_HALTEN Register

2.7.2.138.1 CONTROLSS_CTRL_EPWM9_HALTEN Register (Offset = D24h) [reset = 0h]

Epwm halten.

Return to [Summary Table](#)

Table 2-1842. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0D24h

Figure 2-918. CONTROLSS_CTRL_EPWM9_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						EPWM9_HALT EN_CR5B0	EPWM9_HALT EN_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1843. CONTROLSS_CTRL_EPWM9_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EPWM9_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EPWM9_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.139 CONTROLSS_CTRL_CMPSSA0_HALTEN Register

2.7.2.139.1 CONTROLSS_CTRL_CMPSSA0_HALTEN Register (Offset = E00h) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1844. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E00h

Figure 2-919. CONTROLSS_CTRL_CMPSSA0_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						CMPSSA0_HALTEN_CR5B0	CMPSSA0_HALTEN_CR5A0			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-1845. CONTROLSS_CTRL_CMPSSA0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA0_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA0_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.140 CONTROLSS_CTRL_CMPSSA1_HALTEN Register

2.7.2.140.1 CONTROLSS_CTRL_CMPSSA1_HALTEN Register (Offset = E04h) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1846. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E04h

Figure 2-920. CONTROLSS_CTRL_CMPSSA1_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
						CMPSSA1_HALTEN_CR5B0	CMPSSA1_HALTEN_CR5A0			
						R/W	R/W			
						0h	0h			

Table 2-1847. CONTROLSS_CTRL_CMPSSA1_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA1_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA1_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.141 CONTROLSS_CTRL_CMPSSA2_HALTEN Register

2.7.2.141.1 CONTROLSS_CTRL_CMPSSA2_HALTEN Register (Offset = E08h) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1848. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E08h

Figure 2-921. CONTROLSS_CTRL_CMPSSA2_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED						CMPSSA2_HALTEN_CR5B0	CMPSSA2_HALTEN_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1849. CONTROLSS_CTRL_CMPSSA2_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA2_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA2_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.142 CONTROLSS_CTRL_CMPSSA3_HALTEN Register

2.7.2.142.1 CONTROLSS_CTRL_CMPSSA3_HALTEN Register (Offset = E0Ch) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1850. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E0Ch

Figure 2-922. CONTROLSS_CTRL_CMPSSA3_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED						CMPSSA3_HALTEN_CR5B0	CMPSSA3_HALTEN_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1851. CONTROLSS_CTRL_CMPSSA3_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA3_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA3_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.143 CONTROLSS_CTRL_CMPSSA4_HALTEN Register

2.7.2.143.1 CONTROLSS_CTRL_CMPSSA4_HALTEN Register (Offset = E10h) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1852. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E10h

Figure 2-923. CONTROLSS_CTRL_CMPSSA4_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0	CMPSSA4_HALTEN_CR5B0	CMPSSA4_HALTEN_CR5A0
RESERVED									
NONE							R/W	R/W	
0h							0h	0h	

Table 2-1853. CONTROLSS_CTRL_CMPSSA4_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA4_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA4_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.144 CONTROLSS_CTRL_CMPSSA5_HALTEN Register
2.7.2.144.1 CONTROLSS_CTRL_CMPSSA5_HALTEN Register (Offset = E14h) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)
Table 2-1854. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E14h

Figure 2-924. CONTROLSS_CTRL_CMPSSA5_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED						CMPSSA5_HALTEN_CR5B0	CMPSSA5_HALTEN_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1855. CONTROLSS_CTRL_CMPSSA5_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA5_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA5_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.145 CONTROLSS_CTRL_CMPSSA6_HALTEN Register

2.7.2.145.1 CONTROLSS_CTRL_CMPSSA6_HALTEN Register (Offset = E18h) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1856. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E18h

Figure 2-925. CONTROLSS_CTRL_CMPSSA6_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						CMPSSA6_HALTEN_CR5B0	CMPSSA6_HALTEN_CR5A0			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-1857. CONTROLSS_CTRL_CMPSSA6_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA6_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA6_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.146 CONTROLSS_CTRL_CMPSSA7_HALTEN Register

2.7.2.146.1 CONTROLSS_CTRL_CMPSSA7_HALTEN Register (Offset = E1Ch) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1858. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E1Ch

Figure 2-926. CONTROLSS_CTRL_CMPSSA7_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						CMPSSA7_HALTEN_CR5B0	CMPSSA7_HALTEN_CR5A0			
0h						R/W	R/W			
0h						0h	0h			

Table 2-1859. CONTROLSS_CTRL_CMPSSA7_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA7_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA7_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.147 CONTROLSS_CTRL_CMPSSA8_HALTEN Register

2.7.2.147.1 CONTROLSS_CTRL_CMPSSA8_HALTEN Register (Offset = E20h) [reset = 0h]

cmpssa halten.

Return to [Summary Table](#)

Table 2-1860. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E20h

Figure 2-927. CONTROLSS_CTRL_CMPSSA8_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						CMPSSA8_HALTEN_CR5B0	CMPSSA8_HALTEN_CR5A0			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-1861. CONTROLSS_CTRL_CMPSSA8_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	CMPSSA8_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	CMPSSA8_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.148 CONTROLSS_CTRL_ECAP0_HALTEN Register

2.7.2.148.1 CONTROLSS_CTRL_ECAP0_HALTEN Register (Offset = E80h) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)

Table 2-1862. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E80h

Figure 2-928. CONTROLSS_CTRL_ECAP0_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP0_HALTE N_CR5B0	ECAP0_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1863. CONTROLSS_CTRL_ECAP0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP0_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP0_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.149 CONTROLSS_CTRL_ECAP1_HALTEN Register

2.7.2.149.1 CONTROLSS_CTRL_ECAP1_HALTEN Register (Offset = E84h) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)

Table 2-1864. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E84h

Figure 2-929. CONTROLSS_CTRL_ECAP1_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP1_HALTE N_CR5B0	ECAP1_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1865. CONTROLSS_CTRL_ECAP1_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP1_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP1_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.150 CONTROLSS_CTRL_ECAP2_HALTEN Register

2.7.2.150.1 CONTROLSS_CTRL_ECAP2_HALTEN Register (Offset = E88h) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)

Table 2-1866. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E88h

Figure 2-930. CONTROLSS_CTRL_ECAP2_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP2_HALTE N_CR5B0	ECAP2_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1867. CONTROLSS_CTRL_ECAP2_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP2_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP2_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.151 CONTROLSS_CTRL_ECAP3_HALTEN Register

2.7.2.151.1 CONTROLSS_CTRL_ECAP3_HALTEN Register (Offset = E8Ch) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)

Table 2-1868. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E8Ch

Figure 2-931. CONTROLSS_CTRL_ECAP3_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP3_HALTE N_CR5B0	ECAP3_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1869. CONTROLSS_CTRL_ECAP3_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP3_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP3_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.152 CONTROLSS_CTRL_ECAP4_HALTEN Register
2.7.2.152.1 CONTROLSS_CTRL_ECAP4_HALTEN Register (Offset = E90h) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)
Table 2-1870. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E90h

Figure 2-932. CONTROLSS_CTRL_ECAP4_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP4_HALTE N_CR5B0	ECAP4_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1871. CONTROLSS_CTRL_ECAP4_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP4_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP4_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.153 CONTROLSS_CTRL_ECAP5_HALTEN Register

2.7.2.153.1 CONTROLSS_CTRL_ECAP5_HALTEN Register (Offset = E94h) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)

Table 2-1872. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E94h

Figure 2-933. CONTROLSS_CTRL_ECAP5_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP5_HALTE N_CR5B0	ECAP5_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1873. CONTROLSS_CTRL_ECAP5_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP5_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP5_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.154 CONTROLSS_CTRL_ECAP6_HALTEN Register

2.7.2.154.1 CONTROLSS_CTRL_ECAP6_HALTEN Register (Offset = E98h) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)

Table 2-1874. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E98h

Figure 2-934. CONTROLSS_CTRL_ECAP6_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP6_HALTE N_CR5B0	ECAP6_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1875. CONTROLSS_CTRL_ECAP6_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP6_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP6_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.155 CONTROLSS_CTRL_ECAP7_HALTEN Register

2.7.2.155.1 CONTROLSS_CTRL_ECAP7_HALTEN Register (Offset = E9Ch) [reset = 0h]

Ecap halten.

Return to [Summary Table](#)

Table 2-1876. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0E9Ch

Figure 2-935. CONTROLSS_CTRL_ECAP7_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						ECAP7_HALTE N_CR5B0	ECAP7_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1877. CONTROLSS_CTRL_ECAP7_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	ECAP7_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	ECAP7_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.156 CONTROLSS_CTRL_EQEP0_HALTEN Register

2.7.2.156.1 CONTROLSS_CTRL_EQEP0_HALTEN Register (Offset = F40h) [reset = 0h]

Eqep halten.

Return to [Summary Table](#)

Table 2-1878. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0F40h

Figure 2-936. CONTROLSS_CTRL_EQEP0_HALTEN Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						EQEP0_HALTE N_CR5B0	EQEP0_HALTE N_CR5A0			
NONE						R/W	R/W			
0h						0h	0h			

Table 2-1879. CONTROLSS_CTRL_EQEP0_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EQEP0_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EQEP0_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.157 CONTROLSS_CTRL_EQEP1_HALTEN Register

2.7.2.157.1 CONTROLSS_CTRL_EQEP1_HALTEN Register (Offset = F44h) [reset = 0h]

Eqep halten.

Return to [Summary Table](#)

Table 2-1880. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 0F44h

Figure 2-937. CONTROLSS_CTRL_EQEP1_HALTEN Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						EQEP1_HALTE N_CR5B0	EQEP1_HALTE N_CR5A0		
NONE						R/W	R/W		
0h						0h	0h		

Table 2-1881. CONTROLSS_CTRL_EQEP1_HALTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EQEP1_HALTEN_CR5B0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt
0	EQEP1_HALTEN_CR5A0	R/W	0h	1'b0: IP Halt disabled with corresponding CPU halt 1'b1: IP Halt enabled with corresponding CPU halt

2.7.2.158 CONTROLSS_CTRL_LOCK0_KICK0 Register

2.7.2.158.1 CONTROLSS_CTRL_LOCK0_KICK0 Register (Offset = 1008h) [reset = 0h]

- KICK0 component.

Return to [Summary Table](#)

Table 2-1882. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1008h

Figure 2-938. CONTROLSS_CTRL_LOCK0_KICK0 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK0							
R/W							
0h							

Table 2-1883. CONTROLSS_CTRL_LOCK0_KICK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK0	R/W	0h	- KICK0 component

2.7.2.159 CONTROLSS_CTRL_LOCK0_KICK1 Register

2.7.2.159.1 CONTROLSS_CTRL_LOCK0_KICK1 Register (Offset = 100Ch) [reset = 0h]

- KICK1 component.

Return to [Summary Table](#)

Table 2-1884. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 100Ch

Figure 2-939. CONTROLSS_CTRL_LOCK0_KICK1 Name Register

31	30	29	28	27	26	25	24
LOCK0_KICK1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK0_KICK1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK0_KICK1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK0_KICK1							
R/W							
0h							

Table 2-1885. CONTROLSS_CTRL_LOCK0_KICK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK0_KICK1	R/W	0h	- KICK1 component

2.7.2.160 CONTROLSS_CTRL_INTR_RAW_STATUS Register

2.7.2.160.1 CONTROLSS_CTRL_INTR_RAW_STATUS Register (Offset = 1010h) [reset = 0h]

Interrupt Raw Status/Set Register.

Return to [Summary Table](#)

Table 2-1886. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1010h

Figure 2-940. CONTROLSS_CTRL_INTR_RAW_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR	KICK_ERR	ADDR_ERR	PROT_ERR
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-1887. CONTROLSS_CTRL_INTR_RAW_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR	R/W1TS	0h	Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
2	KICK_ERR	R/W1TS	0h	Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

2.7.2.161 CONTROLSS_CTRL_INTR_ENABLED_STATUS_CLEAR Register

2.7.2.161.1 CONTROLSS_CTRL_INTR_ENABLED_STATUS_CLEAR Register (Offset = 1014h) [reset = 0h]

Interrupt Enabled Status/Clear register.

Return to [Summary Table](#)

Table 2-1888. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1014h

Figure 2-941. CONTROLSS_CTRL_INTR_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ENABLED_PROXY_ERR	ENABLED_KICK_ERR	ENABLED_ADDR_ERR	ENABLED_PROT_ERR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-1889. CONTROLSS_CTRL_INTR_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	ENABLED_PROXY_ERR	R/W1TC	0h	Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
2	ENABLED_KICK_ERR	R/W1TC	0h	Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
1	ENABLED_ADDR_ERR	R/W1TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W1TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

2.7.2.162 CONTROLSS_CTRL_INTR_ENABLE Register

2.7.2.162.1 CONTROLSS_CTRL_INTR_ENABLE Register (Offset = 1018h) [reset = 0h]

Interrupt Enable register.

Return to [Summary Table](#)

Table 2-1890. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1018h

Figure 2-942. CONTROLSS_CTRL_INTR_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN	KICK_ERR_EN	ADDR_ERR_EN	PROT_ERR_EN
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 2-1891. CONTROLSS_CTRL_INTR_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN	R/W1TS	0h	Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
2	KICK_ERR_EN	R/W1TS	0h	Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

2.7.2.163 CONTROLSS_CTRL_INTR_ENABLE_CLEAR Register

2.7.2.163.1 CONTROLSS_CTRL_INTR_ENABLE_CLEAR Register (Offset = 101Ch) [reset = 0h]

Interrupt Enable Clear register.

Return to [Summary Table](#)

Table 2-1892. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 101Ch

Figure 2-943. CONTROLSS_CTRL_INTR_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PROXY_ERR_EN_CLR	KICK_ERR_EN_CLR	ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h

Table 2-1893. CONTROLSS_CTRL_INTR_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PROXY_ERR_EN_CLR	R/W1TC	0h	Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
2	KICK_ERR_EN_CLR	R/W1TC	0h	Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
1	ADDR_ERR_EN_CLR	R/W1TC	0h	Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W1TC	0h	Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect.

2.7.2.164 CONTROLSS_CTRL_EOI Register

2.7.2.164.1 CONTROLSS_CTRL_EOI Register (Offset = 1020h) [reset = 0h]

EOI register.

Return to [Summary Table](#)

Table 2-1894. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1020h

Figure 2-944. CONTROLSS_CTRL_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOI_VECTOR							
R/W							
0h							

Table 2-1895. CONTROLSS_CTRL_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	EOI_VECTOR	R/W	0h	EOI vector value. Write this with interrupt distribution value in the chip.

2.7.2.165 CONTROLSS_CTRL_FAULT_ADDRESS Register

2.7.2.165.1 CONTROLSS_CTRL_FAULT_ADDRESS Register (Offset = 1024h) [reset = 0h]

Fault Address register.

Return to [Summary Table](#)

Table 2-1896. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1024h

Figure 2-945. CONTROLSS_CTRL_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 2-1897. CONTROLSS_CTRL_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault Address.

2.7.2.166 CONTROLSS_CTRL_FAULT_TYPE_STATUS Register

2.7.2.166.1 CONTROLSS_CTRL_FAULT_TYPE_STATUS Register (Offset = 1028h) [reset = 0h]

Fault Type Status register.

Return to [Summary Table](#)

Table 2-1898. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1028h

Figure 2-946. CONTROLSS_CTRL_FAULT_TYPE_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	FAULT_NS	FAULT_TYPE					
NONE	R	R					
0h	0h	0h					

Table 2-1899. CONTROLSS_CTRL_FAULT_TYPE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	FAULT_NS	R	0h	Non-secure access.
5:0	FAULT_TYPE	R	0h	Fault Type 10_0000 = Supervisor read fault - priv = 1 dir = 1 dtype != 1 01_0000 = Supervisor write fault - priv = 1 dir = 0 00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1 00_0100 = User read fault - priv = 0 dir = 1 dtype = 1 00_0010 = User write fault - priv = 0 dir = 0 00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1 00_0000 = No fault

2.7.2.167 CONTROLSS_CTRL_FAULT_ATTR_STATUS Register

2.7.2.167.1 CONTROLSS_CTRL_FAULT_ATTR_STATUS Register (Offset = 102Ch) [reset = 0h]

Fault Attribute Status register.

Return to [Summary Table](#)

Table 2-1900. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 102Ch

Figure 2-947. CONTROLSS_CTRL_FAULT_ATTR_STATUS Name Register

31	30	29	28	27	26	25	24
FAULT_XID							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_XID				FAULT_ROUTEID			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
FAULT_ROUTEID							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_PRIVID							
R							
0h							

Table 2-1901. CONTROLSS_CTRL_FAULT_ATTR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	FAULT_XID	R	0h	XID.
19:8	FAULT_ROUTEID	R	0h	Route ID.
7:0	FAULT_PRIVID	R	0h	Privilege ID.

2.7.2.168 CONTROLSS_CTRL_FAULT_CLEAR Register

2.7.2.168.1 CONTROLSS_CTRL_FAULT_CLEAR Register (Offset = 1030h) [reset = 0h]

Fault Clear register.

Return to [Summary Table](#)

Table 2-1902. Instance Table

Instance Name	Physical Address
CONTROLSS_GLOBAL_CTRL	502F 1030h

Figure 2-948. CONTROLSS_CTRL_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
NONE							W
0h							0h

Table 2-1903. CONTROLSS_CTRL_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FAULT_CLR	W	0h	Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

3 Real-time Control Subsystem (CONTROLSS) Registers

The Real-time Control Subsystem (CONTROLSS) registers are described in the following sections.

3.1 CONTROLSS 16-bit Register Access Note

Note

8-bit wide register access is **not allowed** for ADC, EPWM, DAC, CMPSS, EQEP, SDFM, and FSI MMR regions. 16-bit access must be used instead.

3.2 ADC

ADC

3.2.1 ADC Summaries

ADC Summaries

Table 3-1. ADC_RESULTS Registers, Base Address=5010 1000h, Length=256

Offset	Length	Register Name	ADC1_G0_G3 Physical Address	ADC2_G0_G3 Physical Address
0h	16	ADC_RESULTS_ADCRESULT0	5010 1000h	5010 2000h
2h	16	ADC_RESULTS_ADCRESULT1	5010 1002h	5010 2002h
4h	16	ADC_RESULTS_ADCRESULT2	5010 1004h	5010 2004h
6h	16	ADC_RESULTS_ADCRESULT3	5010 1006h	5010 2006h
8h	16	ADC_RESULTS_ADCRESULT4	5010 1008h	5010 2008h
Ah	16	ADC_RESULTS_ADCRESULT5	5010 100Ah	5010 200Ah
Ch	16	ADC_RESULTS_ADCRESULT6	5010 100Ch	5010 200Ch
Eh	16	ADC_RESULTS_ADCRESULT7	5010 100Eh	5010 200Eh
10h	16	ADC_RESULTS_ADCRESULT8	5010 1010h	5010 2010h
12h	16	ADC_RESULTS_ADCRESULT9	5010 1012h	5010 2012h
14h	16	ADC_RESULTS_ADCRESULT10	5010 1014h	5010 2014h
16h	16	ADC_RESULTS_ADCRESULT11	5010 1016h	5010 2016h
18h	16	ADC_RESULTS_ADCRESULT12	5010 1018h	5010 2018h
1Ah	16	ADC_RESULTS_ADCRESULT13	5010 101Ah	5010 201Ah
1Ch	16	ADC_RESULTS_ADCRESULT14	5010 101Ch	5010 201Ch
1Eh	16	ADC_RESULTS_ADCRESULT15	5010 101Eh	5010 201Eh
20h	32	ADC_RESULTS_ADCPPB1RESULT	5010 1020h	5010 2020h
24h	32	ADC_RESULTS_ADCPPB2RESULT	5010 1024h	5010 2024h
28h	32	ADC_RESULTS_ADCPPB3RESULT	5010 1028h	5010 2028h
2Ch	32	ADC_RESULTS_ADCPPB4RESULT	5010 102Ch	5010 202Ch
30h	32	ADC_RESULTS_ADCPPB1SUM	5010 1030h	5010 2030h
34h	16	ADC_RESULTS_ADCPPB1COUNT	5010 1034h	5010 2034h
38h	32	ADC_RESULTS_ADCPPB2SUM	5010 1038h	5010 2038h
3Ch	16	ADC_RESULTS_ADCPPB2COUNT	5010 103Ch	5010 203Ch
40h	32	ADC_RESULTS_ADCPPB3SUM	5010 1040h	5010 2040h
44h	16	ADC_RESULTS_ADCPPB3COUNT	5010 1044h	5010 2044h
48h	32	ADC_RESULTS_ADCPPB4SUM	5010 1048h	5010 2048h
4Ch	16	ADC_RESULTS_ADCPPB4COUNT	5010 104Ch	5010 204Ch
50h	32	ADC_RESULTS_ADCPPB1MAX	5010 1050h	5010 2050h
54h	16	ADC_RESULTS_ADCPPB1MAXI	5010 1054h	5010 2054h
58h	32	ADC_RESULTS_ADCPPB1MIN	5010 1058h	5010 2058h
5Ch	16	ADC_RESULTS_ADCPPB1MINI	5010 105Ch	5010 205Ch
60h	32	ADC_RESULTS_ADCPPB2MAX	5010 1060h	5010 2060h
64h	16	ADC_RESULTS_ADCPPB2MAXI	5010 1064h	5010 2064h
68h	32	ADC_RESULTS_ADCPPB2MIN	5010 1068h	5010 2068h
6Ch	16	ADC_RESULTS_ADCPPB2MINI	5010 106Ch	5010 206Ch
70h	32	ADC_RESULTS_ADCPPB3MAX	5010 1070h	5010 2070h
74h	16	ADC_RESULTS_ADCPPB3MAXI	5010 1074h	5010 2074h
78h	32	ADC_RESULTS_ADCPPB3MIN	5010 1078h	5010 2078h

Table 3-1. ADC_RESULTS Registers, Base Address=5010 1000h, Length=256 (continued)

Offset	Length	Register Name	ADC1_G0_G3 Physical Address	ADC2_G0_G3 Physical Address
7Ch	16	ADC_RESULTS_ADCPPB3MINI	5010 107Ch	5010 207Ch
80h	32	ADC_RESULTS_ADCPPB4MAX	5010 1080h	5010 2080h
84h	16	ADC_RESULTS_ADCPPB4MAXI	5010 1084h	5010 2084h
88h	32	ADC_RESULTS_ADCPPB4MIN	5010 1088h	5010 2088h
8Ch	16	ADC_RESULTS_ADCPPB4MINI	5010 108Ch	5010 208Ch

3.2.2 ADC Registers

ADC Registers

3.2.2.1 ADC_RESULTS_ADCRESULT0 Register

3.2.2.1.1 ADC_RESULTS_ADCRESULT0 Register (Offset = 0h) [reset = 0h]

ADC Result 0 Register.

Return to [Summary Table](#)

Table 3-2. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1000h
ADC2_G0_G3	5010 2000h

Figure 3-1. ADC_RESULTS_ADCRESULT0 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-3. ADC_RESULTS_ADCRESULT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 0 16-bit ADC result. After the ADC completes a conversion of SOC0, the digital result is placed in this bit field.

3.2.2.2 ADC_RESULTS_ADCRESULT1 Register

3.2.2.2.1 ADC_RESULTS_ADCRESULT1 Register (Offset = 2h) [reset = 0h]

ADC Result 1 Register.

Return to [Summary Table](#)

Table 3-4. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1002h
ADC2_G0_G3	5010 2002h

Figure 3-2. ADC_RESULTS_ADCRESULT1 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-5. ADC_RESULTS_ADCRESULT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 1 16-bit ADC result. After the ADC completes a conversion of SOC1, the digital result is placed in this bit field.

3.2.2.3 ADC_RESULTS_ADCRESULT2 Register

3.2.2.3.1 ADC_RESULTS_ADCRESULT2 Register (Offset = 4h) [reset = 0h]

ADC Result 2 Register.

Return to [Summary Table](#)

Table 3-6. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1004h
ADC2_G0_G3	5010 2004h

Figure 3-3. ADC_RESULTS_ADCRESULT2 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-7. ADC_RESULTS_ADCRESULT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 2 16-bit ADC result. After the ADC completes a conversion of SOC2, the digital result is placed in this bit field.

3.2.2.4 ADC_RESULTS_ADCRESULT3 Register

3.2.2.4.1 ADC_RESULTS_ADCRESULT3 Register (Offset = 6h) [reset = 0h]

ADC Result 3 Register.

Return to [Summary Table](#)

Table 3-8. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1006h
ADC2_G0_G3	5010 2006h

Figure 3-4. ADC_RESULTS_ADCRESULT3 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-9. ADC_RESULTS_ADCRESULT3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 3 16-bit ADC result. After the ADC completes a conversion of SOC3, the digital result is placed in this bit field.

3.2.2.5 ADC_RESULTS_ADCRESULT4 Register

3.2.2.5.1 ADC_RESULTS_ADCRESULT4 Register (Offset = 8h) [reset = 0h]

ADC Result 4 Register.

Return to [Summary Table](#)

Table 3-10. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1008h
ADC2_G0_G3	5010 2008h

Figure 3-5. ADC_RESULTS_ADCRESULT4 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-11. ADC_RESULTS_ADCRESULT4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 4 16-bit ADC result. After the ADC completes a conversion of SOC4, the digital result is placed in this bit field.

3.2.2.6 ADC_RESULTS_ADCRESULT5 Register

3.2.2.6.1 ADC_RESULTS_ADCRESULT5 Register (Offset = Ah) [reset = 0h]

ADC Result 5 Register.

Return to [Summary Table](#)

Table 3-12. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 100Ah
ADC2_G0_G3	5010 200Ah

Figure 3-6. ADC_RESULTS_ADCRESULT5 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-13. ADC_RESULTS_ADCRESULT5 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 5 16-bit ADC result. After the ADC completes a conversion of SOC5, the digital result is placed in this bit field.

3.2.2.7 ADC_RESULTS_ADCRESULT6 Register

3.2.2.7.1 ADC_RESULTS_ADCRESULT6 Register (Offset = Ch) [reset = 0h]

ADC Result 6 Register.

Return to [Summary Table](#)

Table 3-14. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 100Ch
ADC2_G0_G3	5010 200Ch

Figure 3-7. ADC_RESULTS_ADCRESULT6 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-15. ADC_RESULTS_ADCRESULT6 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 6 16-bit ADC result. After the ADC completes a conversion of SOC6, the digital result is placed in this bit field.

3.2.2.8 ADC_RESULTS_ADCRESULT7 Register

3.2.2.8.1 ADC_RESULTS_ADCRESULT7 Register (Offset = Eh) [reset = 0h]

ADC Result 7 Register.

Return to [Summary Table](#)

Table 3-16. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 100Eh
ADC2_G0_G3	5010 200Eh

Figure 3-8. ADC_RESULTS_ADCRESULT7 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-17. ADC_RESULTS_ADCRESULT7 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 7 16-bit ADC result. After the ADC completes a conversion of SOC7, the digital result is placed in this bit field.

3.2.2.9 ADC_RESULTS_ADCRESULT8 Register

3.2.2.9.1 ADC_RESULTS_ADCRESULT8 Register (Offset = 10h) [reset = 0h]

ADC Result 8 Register.

Return to [Summary Table](#)

Table 3-18. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1010h
ADC2_G0_G3	5010 2010h

Figure 3-9. ADC_RESULTS_ADCRESULT8 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-19. ADC_RESULTS_ADCRESULT8 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 8 16-bit ADC result. After the ADC completes a conversion of SOC8, the digital result is placed in this bit field.

3.2.2.10 ADC_RESULTS_ADCRESULT9 Register

3.2.2.10.1 ADC_RESULTS_ADCRESULT9 Register (Offset = 12h) [reset = 0h]

ADC Result 9 Register.

Return to [Summary Table](#)

Table 3-20. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1012h
ADC2_G0_G3	5010 2012h

Figure 3-10. ADC_RESULTS_ADCRESULT9 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-21. ADC_RESULTS_ADCRESULT9 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 9 16-bit ADC result. After the ADC completes a conversion of SOC9, the digital result is placed in this bit field.

3.2.2.11 ADC_RESULTS_ADCRESULT10 Register

3.2.2.11.1 ADC_RESULTS_ADCRESULT10 Register (Offset = 14h) [reset = 0h]

ADC Result 10 Register.

Return to [Summary Table](#)

Table 3-22. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1014h
ADC2_G0_G3	5010 2014h

Figure 3-11. ADC_RESULTS_ADCRESULT10 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-23. ADC_RESULTS_ADCRESULT10 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 10 16-bit ADC result. After the ADC completes a conversion of SOC10, the digital result is placed in this bit field.

3.2.2.12 ADC_RESULTS_ADCRESULT11 Register

3.2.2.12.1 ADC_RESULTS_ADCRESULT11 Register (Offset = 16h) [reset = 0h]

ADC Result 11 Register.

Return to [Summary Table](#)

Table 3-24. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1016h
ADC2_G0_G3	5010 2016h

Figure 3-12. ADC_RESULTS_ADCRESULT11 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-25. ADC_RESULTS_ADCRESULT11 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 11 16-bit ADC result. After the ADC completes a conversion of SOC11, the digital result is placed in this bit field.

3.2.2.13 ADC_RESULTS_ADCRESULT12 Register

3.2.2.13.1 ADC_RESULTS_ADCRESULT12 Register (Offset = 18h) [reset = 0h]

ADC Result 12 Register.

Return to [Summary Table](#)

Table 3-26. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1018h
ADC2_G0_G3	5010 2018h

Figure 3-13. ADC_RESULTS_ADCRESULT12 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-27. ADC_RESULTS_ADCRESULT12 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 12 16-bit ADC result. After the ADC completes a conversion of SOC12, the digital result is placed in this bit field.

3.2.2.14 ADC_RESULTS_ADCRESULT13 Register

3.2.2.14.1 ADC_RESULTS_ADCRESULT13 Register (Offset = 1Ah) [reset = 0h]

ADC Result 13 Register.

Return to [Summary Table](#)

Table 3-28. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 101Ah
ADC2_G0_G3	5010 201Ah

Figure 3-14. ADC_RESULTS_ADCRESULT13 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-29. ADC_RESULTS_ADCRESULT13 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 13 16-bit ADC result. After the ADC completes a conversion of SOC13, the digital result is placed in this bit field.

3.2.2.15 ADC_RESULTS_ADCRESULT14 Register

3.2.2.15.1 ADC_RESULTS_ADCRESULT14 Register (Offset = 1Ch) [reset = 0h]

ADC Result 14 Register.

Return to [Summary Table](#)

Table 3-30. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 101Ch
ADC2_G0_G3	5010 201Ch

Figure 3-15. ADC_RESULTS_ADCRESULT14 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-31. ADC_RESULTS_ADCRESULT14 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 14 16-bit ADC result. After the ADC completes a conversion of SOC14, the digital result is placed in this bit field.

3.2.2.16 ADC_RESULTS_ADCRESULT15 Register

3.2.2.16.1 ADC_RESULTS_ADCRESULT15 Register (Offset = 1Eh) [reset = 0h]

ADC Result 15 Register.

Return to [Summary Table](#)

Table 3-32. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 101Eh
ADC2_G0_G3	5010 201Eh

Figure 3-16. ADC_RESULTS_ADCRESULT15 Name Register

15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-33. ADC_RESULTS_ADCRESULT15 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RESULT	R	0h	ADC Result 15 16-bit ADC result. After the ADC completes a conversion of SOC15, the digital result is placed in this bit field.

3.2.2.17 ADC_RESULTS_ADCPPB1RESULT Register

3.2.2.17.1 ADC_RESULTS_ADCPPB1RESULT Register (Offset = 20h) [reset = 0h]

ADC Post Processing Block 1 Result Register.

Return to [Summary Table](#)

Table 3-34. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1020h
ADC2_G0_G3	5010 2020h

Figure 3-17. ADC_RESULTS_ADCPPB1RESULT Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							
R							
0h							
15	14	13	12	11	10	9	8
PPBRESULT							
R							
0h							
7	6	5	4	3	2	1	0
PPBRESULT							
R							
0h							

Table 3-35. ADC_RESULTS_ADCPPB1RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12.
15:0	PPBRESULT	R	0h	ADC Post Processing Block Result 1 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results [in order from lowest numbered PPB to highest] will each become available every 2-3 SYSCLK cycles [refer to the TRM for more detailed timing information]. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0.

3.2.2.18 ADC_RESULTS_ADCPPB2RESULT Register

3.2.2.18.1 ADC_RESULTS_ADCPPB2RESULT Register (Offset = 24h) [reset = 0h]

ADC Post Processing Block 2 Result Register.

Return to [Summary Table](#)

Table 3-36. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1024h
ADC2_G0_G3	5010 2024h

Figure 3-18. ADC_RESULTS_ADCPPB2RESULT Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							
R							
0h							
15	14	13	12	11	10	9	8
PPBRESULT							
R							
0h							
7	6	5	4	3	2	1	0
PPBRESULT							
R							
0h							

Table 3-37. ADC_RESULTS_ADCPPB2RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12.
15:0	PPBRESULT	R	0h	ADC Post Processing Block Result 2 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results [in order from lowest numbered PPB to highest] will each become available every 2-3 SYSCLK cycles [refer to the TRM for more detailed timing information]. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0.

3.2.2.19 ADC_RESULTS_ADCPPB3RESULT Register

3.2.2.19.1 ADC_RESULTS_ADCPPB3RESULT Register (Offset = 28h) [reset = 0h]

ADC Post Processing Block 3 Result Register.

Return to [Summary Table](#)

Table 3-38. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1028h
ADC2_G0_G3	5010 2028h

Figure 3-19. ADC_RESULTS_ADCPPB3RESULT Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							
R							
0h							
15	14	13	12	11	10	9	8
PPBRESULT							
R							
0h							
7	6	5	4	3	2	1	0
PPBRESULT							
R							
0h							

Table 3-39. ADC_RESULTS_ADCPPB3RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12.
15:0	PPBRESULT	R	0h	ADC Post Processing Block Result 3 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results [in order from lowest numbered PPB to highest] will each become available every 2-3 SYSCLK cycles [refer to the TRM for more detailed timing information]. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0.

3.2.2.20 ADC_RESULTS_ADCPPB4RESULT Register

3.2.2.20.1 ADC_RESULTS_ADCPPB4RESULT Register (Offset = 2Ch) [reset = 0h]

ADC Post Processing Block 4 Result Register.

Return to [Summary Table](#)

Table 3-40. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 102Ch
ADC2_G0_G3	5010 202Ch

Figure 3-20. ADC_RESULTS_ADCPPB4RESULT Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							
R							
0h							
15	14	13	12	11	10	9	8
PPBRESULT							
R							
0h							
7	6	5	4	3	2	1	0
PPBRESULT							
R							
0h							

Table 3-41. ADC_RESULTS_ADCPPB4RESULT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12.
15:0	PPBRESULT	R	0h	ADC Post Processing Block Result 4 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results [in order from lowest numbered PPB to highest] will each become available every 2-3 SYSCLK cycles [refer to the TRM for more detailed timing information]. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0.

3.2.2.21 ADC_RESULTS_ADCPPB1SUM Register

3.2.2.21.1 ADC_RESULTS_ADCPPB1SUM Register (Offset = 30h) [reset = 0h]

ADC PPB 1 Final Sum Result Register.

Return to [Summary Table](#)

Table 3-42. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1030h
ADC2_G0_G3	5010 2030h

Figure 3-21. ADC_RESULTS_ADCPPB1SUM Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SUM							
R							
0h							
15	14	13	12	11	10	9	8
SUM							
R							
0h							
7	6	5	4	3	2	1	0
SUM							
R							
0h							

Table 3-43. ADC_RESULTS_ADCPPB1SUM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23.
23:0	SUM	R	0h	Post Processing Block 1 Oversampling Final Sum. When either a count-match event occurs [PCOUNT = LIMIT] or PPB1 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB1RESULT timing information].

3.2.2.22 ADC_RESULTS_ADCPPB1COUNT Register

3.2.2.22.1 ADC_RESULTS_ADCPPB1COUNT Register (Offset = 34h) [reset = 0h]

ADC PPB1 Final Conversion Count Register.

Return to [Summary Table](#)

Table 3-44. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1034h
ADC2_G0_G3	5010 2034h

Figure 3-22. ADC_RESULTS_ADCPPB1COUNT Name Register

15	14	13	12	11	10	9	8
RESERVED_1						COUNT	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 3-45. ADC_RESULTS_ADCPPB1COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	COUNT	R	0h	Post Processing Block 1 Oversampling Final Count. When either a count-match event occurs [PCOUNT = LIMIT] or PPB1 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB1RESULT timing information].

3.2.2.23 ADC_RESULTS_ADCPPB2SUM Register

3.2.2.23.1 ADC_RESULTS_ADCPPB2SUM Register (Offset = 38h) [reset = 0h]

ADC PPB 2 Final Sum Result Register.

Return to [Summary Table](#)

Table 3-46. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1038h
ADC2_G0_G3	5010 2038h

Figure 3-23. ADC_RESULTS_ADCPPB2SUM Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SUM							
R							
0h							
15	14	13	12	11	10	9	8
SUM							
R							
0h							
7	6	5	4	3	2	1	0
SUM							
R							
0h							

Table 3-47. ADC_RESULTS_ADCPPB2SUM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23.
23:0	SUM	R	0h	Post Processing Block 2 Oversampling Final Sum. When either a count-match event occurs [PCOUNT = LIMIT] or PPB2 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB2RESULT timing information].

3.2.2.24 ADC_RESULTS_ADCPPB2COUNT Register

3.2.2.24.1 ADC_RESULTS_ADCPPB2COUNT Register (Offset = 3Ch) [reset = 0h]

ADC PPB2 Final Conversion Count Register.

Return to [Summary Table](#)

Table 3-48. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 103Ch
ADC2_G0_G3	5010 203Ch

Figure 3-24. ADC_RESULTS_ADCPPB2COUNT Name Register

15	14	13	12	11	10	9	8
RESERVED_1						COUNT	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 3-49. ADC_RESULTS_ADCPPB2COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	COUNT	R	0h	Post Processing Block 2 Oversampling Final Count. When either a count-match event occurs [PCOUNT = LIMIT] or PPB2 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB2RESULT timing information].

3.2.2.25 ADC_RESULTS_ADCPPB3SUM Register

3.2.2.25.1 ADC_RESULTS_ADCPPB3SUM Register (Offset = 40h) [reset = 0h]

ADC PPB 3 Final Sum Result Register.

Return to [Summary Table](#)

Table 3-50. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1040h
ADC2_G0_G3	5010 2040h

Figure 3-25. ADC_RESULTS_ADCPPB3SUM Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SUM							
R							
0h							
15	14	13	12	11	10	9	8
SUM							
R							
0h							
7	6	5	4	3	2	1	0
SUM							
R							
0h							

Table 3-51. ADC_RESULTS_ADCPPB3SUM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23.
23:0	SUM	R	0h	Post Processing Block 3 Oversampling Final Sum. When either a count-match event occurs [PCOUNT = LIMIT] or PPB3 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB3RESULT timing information].

3.2.2.26 ADC_RESULTS_ADCPPB3COUNT Register

3.2.2.26.1 ADC_RESULTS_ADCPPB3COUNT Register (Offset = 44h) [reset = 0h]

ADC PPB3 Final Conversion Count Register.

Return to [Summary Table](#)

Table 3-52. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1044h
ADC2_G0_G3	5010 2044h

Figure 3-26. ADC_RESULTS_ADCPPB3COUNT Name Register

15	14	13	12	11	10	9	8
RESERVED_1						COUNT	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 3-53. ADC_RESULTS_ADCPPB3COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	COUNT	R	0h	Post Processing Block 3 Oversampling Final Count. When either a count-match event occurs [PCOUNT = LIMIT] or PPB3 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB3RESULT timing information].

3.2.2.27 ADC_RESULTS_ADCPPB4SUM Register

3.2.2.27.1 ADC_RESULTS_ADCPPB4SUM Register (Offset = 48h) [reset = 0h]

ADC PPB 4 Final Sum Result Register.

Return to [Summary Table](#)

Table 3-54. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1048h
ADC2_G0_G3	5010 2048h

Figure 3-27. ADC_RESULTS_ADCPPB4SUM Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SUM							
R							
0h							
15	14	13	12	11	10	9	8
SUM							
R							
0h							
7	6	5	4	3	2	1	0
SUM							
R							
0h							

Table 3-55. ADC_RESULTS_ADCPPB4SUM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23.
23:0	SUM	R	0h	Post Processing Block 4 Oversampling Final Sum. When either a count-match event occurs [PCOUNT = LIMIT] or PPB4 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB4RESULT timing information].

3.2.2.28 ADC_RESULTS_ADCPPB4COUNT Register

3.2.2.28.1 ADC_RESULTS_ADCPPB4COUNT Register (Offset = 4Ch) [reset = 0h]

ADC PPB4 Final Conversion Count Register.

Return to [Summary Table](#)

Table 3-56. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 104Ch
ADC2_G0_G3	5010 204Ch

Figure 3-28. ADC_RESULTS_ADCPPB4COUNT Name Register

15	14	13	12	11	10	9	8
RESERVED_1						COUNT	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 3-57. ADC_RESULTS_ADCPPB4COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	COUNT	R	0h	Post Processing Block 4 Oversampling Final Count. When either a count-match event occurs [PCOUNT = LIMIT] or PPB4 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB4RESULT timing information].

3.2.2.29 ADC_RESULTS_ADCPPB1MAX Register

3.2.2.29.1 ADC_RESULTS_ADCPPB1MAX Register (Offset = 50h) [reset = 0h]

ADC PPB 1 Final Max Result Register.

Return to [Summary Table](#)

Table 3-58. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1050h
ADC2_G0_G3	5010 2050h

Figure 3-29. ADC_RESULTS_ADCPPB1MAX Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MAX
R							R
0h							0h
15	14	13	12	11	10	9	8
MAX							
R							
0h							
7	6	5	4	3	2	1	0
MAX							
R							
0h							

Table 3-59. ADC_RESULTS_ADCPPB1MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MAX	R	0h	Post Processing Block 1 Oversampling Final Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB1 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available [only when a count-match event occurs]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB1RESULT timing information].

3.2.2.30 ADC_RESULTS_ADCPPB1MAXI Register

3.2.2.30.1 ADC_RESULTS_ADCPPB1MAXI Register (Offset = 54h) [reset = 0h]

ADC PPB 1 Final Max Index Result Register.

Return to [Summary Table](#)

Table 3-60. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1054h
ADC2_G0_G3	5010 2054h

Figure 3-30. ADC_RESULTS_ADCPPB1MAXI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MAXI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MAXI							
R							
0h							

Table 3-61. ADC_RESULTS_ADCPPB1MAXI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MAXI	R	0h	Post Processing Block 1 Oversampling Final Index of the Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB1 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB1RESULT timing information].

3.2.2.31 ADC_RESULTS_ADCPPB1MIN Register

3.2.2.31.1 ADC_RESULTS_ADCPPB1MIN Register (Offset = 58h) [reset = 0h]

ADC PPB 1 Final Min Result Register.

Return to [Summary Table](#)

Table 3-62. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1058h
ADC2_G0_G3	5010 2058h

Figure 3-31. ADC_RESULTS_ADCPPB1MIN Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MIN
R							R
0h							0h
15	14	13	12	11	10	9	8
MIN							
R							
0h							
7	6	5	4	3	2	1	0
MIN							
R							
0h							

Table 3-63. ADC_RESULTS_ADCPPB1MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MIN	R	0h	Post Processing Block 1 Oversampling Final Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB1 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB1RESULT timing information].

3.2.2.32 ADC_RESULTS_ADCPPB1MINI Register

3.2.2.32.1 ADC_RESULTS_ADCPPB1MINI Register (Offset = 5Ch) [reset = 0h]

ADC PPB 1 Final Min Index Result Register.

Return to [Summary Table](#)

Table 3-64. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 105Ch
ADC2_G0_G3	5010 205Ch

Figure 3-32. ADC_RESULTS_ADCPPB1MINI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MINI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MINI							
R							
0h							

Table 3-65. ADC_RESULTS_ADCPPB1MINI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MINI	R	0h	Post Processing Block 1 Oversampling Final Index of the Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB1 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB1RESULT timing information].

3.2.2.33 ADC_RESULTS_ADCPPB2MAX Register

3.2.2.33.1 ADC_RESULTS_ADCPPB2MAX Register (Offset = 60h) [reset = 0h]

ADC PPB 2 Final Max Result Register.

Return to [Summary Table](#)

Table 3-66. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1060h
ADC2_G0_G3	5010 2060h

Figure 3-33. ADC_RESULTS_ADCPPB2MAX Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MAX
R							R
0h							0h
15	14	13	12	11	10	9	8
MAX							
R							
0h							
7	6	5	4	3	2	1	0
MAX							
R							
0h							

Table 3-67. ADC_RESULTS_ADCPPB2MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MAX	R	0h	Post Processing Block 2 Oversampling Final Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB2 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available [only when a count-match event occurs]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB2RESULT timing information].

3.2.2.34 ADC_RESULTS_ADCPPB2MAXI Register

3.2.2.34.1 ADC_RESULTS_ADCPPB2MAXI Register (Offset = 64h) [reset = 0h]

ADC PPB 2 Final Max Index Result Register.

Return to [Summary Table](#)

Table 3-68. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1064h
ADC2_G0_G3	5010 2064h

Figure 3-34. ADC_RESULTS_ADCPPB2MAXI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MAXI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MAXI							
R							
0h							

Table 3-69. ADC_RESULTS_ADCPPB2MAXI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MAXI	R	0h	Post Processing Block 2 Oversampling Final Index of the Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB2 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB2RESULT timing information].

3.2.2.35 ADC_RESULTS_ADCPPB2MIN Register

3.2.2.35.1 ADC_RESULTS_ADCPPB2MIN Register (Offset = 68h) [reset = 0h]

ADC PPB 2 Final Min Result Register.

Return to [Summary Table](#)

Table 3-70. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1068h
ADC2_G0_G3	5010 2068h

Figure 3-35. ADC_RESULTS_ADCPPB2MIN Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MIN
R							R
0h							0h
15	14	13	12	11	10	9	8
MIN							
R							
0h							
7	6	5	4	3	2	1	0
MIN							
R							
0h							

Table 3-71. ADC_RESULTS_ADCPPB2MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MIN	R	0h	Post Processing Block 2 Oversampling Final Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB2 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB2RESULT timing information].

3.2.2.36 ADC_RESULTS_ADCPPB2MINI Register

3.2.2.36.1 ADC_RESULTS_ADCPPB2MINI Register (Offset = 6Ch) [reset = 0h]

ADC PPB 2 Final Min Index Result Register.

Return to [Summary Table](#)

Table 3-72. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 106Ch
ADC2_G0_G3	5010 206Ch

Figure 3-36. ADC_RESULTS_ADCPPB2MINI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MINI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MINI							
R							
0h							

Table 3-73. ADC_RESULTS_ADCPPB2MINI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MINI	R	0h	Post Processing Block 2 Oversampling Final Index of the Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB2 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB2RESULT timing information].

3.2.2.37 ADC_RESULTS_ADCPPB3MAX Register

3.2.2.37.1 ADC_RESULTS_ADCPPB3MAX Register (Offset = 70h) [reset = 0h]

ADC PPB 3 Final Max Result Register.

Return to [Summary Table](#)

Table 3-74. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1070h
ADC2_G0_G3	5010 2070h

Figure 3-37. ADC_RESULTS_ADCPPB3MAX Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MAX
R							R
0h							0h
15	14	13	12	11	10	9	8
MAX							
R							
0h							
7	6	5	4	3	2	1	0
MAX							
R							
0h							

Table 3-75. ADC_RESULTS_ADCPPB3MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MAX	R	0h	Post Processing Block 3 Oversampling Final Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB3 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available [only when a count-match event occurs]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB3RESULT timing information].

3.2.2.38 ADC_RESULTS_ADCPPB3MAXI Register

3.2.2.38.1 ADC_RESULTS_ADCPPB3MAXI Register (Offset = 74h) [reset = 0h]

ADC PPB 3 Final Max Index Result Register.

Return to [Summary Table](#)

Table 3-76. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1074h
ADC2_G0_G3	5010 2074h

Figure 3-38. ADC_RESULTS_ADCPPB3MAXI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MAXI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MAXI							
R							
0h							

Table 3-77. ADC_RESULTS_ADCPPB3MAXI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MAXI	R	0h	Post Processing Block 3 Oversampling Final Index of the Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB3 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB3RESULT timing information].

3.2.2.39 ADC_RESULTS_ADCPPB3MIN Register

3.2.2.39.1 ADC_RESULTS_ADCPPB3MIN Register (Offset = 78h) [reset = 0h]

ADC PPB 3 Final Min Result Register.

Return to [Summary Table](#)

Table 3-78. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1078h
ADC2_G0_G3	5010 2078h

Figure 3-39. ADC_RESULTS_ADCPPB3MIN Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MIN
R							R
0h							0h
15	14	13	12	11	10	9	8
MIN							
R							
0h							
7	6	5	4	3	2	1	0
MIN							
R							
0h							

Table 3-79. ADC_RESULTS_ADCPPB3MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MIN	R	0h	Post Processing Block 3 Oversampling Final Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB3 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB3RESULT timing information].

3.2.2.40 ADC_RESULTS_ADCPPB3MINI Register

3.2.2.40.1 ADC_RESULTS_ADCPPB3MINI Register (Offset = 7Ch) [reset = 0h]

ADC PPB 3 Final Min Index Result Register.

Return to [Summary Table](#)

Table 3-80. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 107Ch
ADC2_G0_G3	5010 207Ch

Figure 3-40. ADC_RESULTS_ADCPPB3MINI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MINI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MINI							
R							
0h							

Table 3-81. ADC_RESULTS_ADCPPB3MINI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MINI	R	0h	Post Processing Block 3 Oversampling Final Index of the Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB3 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB3RESULT timing information].

3.2.2.41 ADC_RESULTS_ADCPPB4MAX Register

3.2.2.41.1 ADC_RESULTS_ADCPPB4MAX Register (Offset = 80h) [reset = 0h]

ADC PPB 4 Final Max Result Register.

Return to [Summary Table](#)

Table 3-82. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1080h
ADC2_G0_G3	5010 2080h

Figure 3-41. ADC_RESULTS_ADCPPB4MAX Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MAX
R							R
0h							0h
15	14	13	12	11	10	9	8
MAX							
R							
0h							
7	6	5	4	3	2	1	0
MAX							
R							
0h							

Table 3-83. ADC_RESULTS_ADCPPB4MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MAX	R	0h	Post Processing Block 4 Oversampling Final Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB4 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available [only when a count-match event occurs]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB4RESULT timing information].

3.2.2.42 ADC_RESULTS_ADCPPB4MAXI Register

3.2.2.42.1 ADC_RESULTS_ADCPPB4MAXI Register (Offset = 84h) [reset = 0h]

ADC PPB 4 Final Max Index Result Register.

Return to [Summary Table](#)

Table 3-84. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1084h
ADC2_G0_G3	5010 2084h

Figure 3-42. ADC_RESULTS_ADCPPB4MAXI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MAXI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MAXI							
R							
0h							

Table 3-85. ADC_RESULTS_ADCPPB4MAXI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MAXI	R	0h	Post Processing Block 4 Oversampling Final Index of the Max. When either a count-match event occurs [PCOUNT = LIMIT] or PPB4 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB4RESULT timing information].

3.2.2.43 ADC_RESULTS_ADCPPB4MIN Register

3.2.2.43.1 ADC_RESULTS_ADCPPB4MIN Register (Offset = 88h) [reset = 0h]

ADC PPB 4 Final Min Result Register.

Return to [Summary Table](#)

Table 3-86. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 1088h
ADC2_G0_G3	5010 2088h

Figure 3-43. ADC_RESULTS_ADCPPB4MIN Name Register

31	30	29	28	27	26	25	24
SIGN							
R							
0h							
23	22	21	20	19	18	17	16
SIGN							MIN
R							R
0h							0h
15	14	13	12	11	10	9	8
MIN							
R							
0h							
7	6	5	4	3	2	1	0
MIN							
R							
0h							

Table 3-87. ADC_RESULTS_ADCPPB4MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16.
16:0	MIN	R	0h	Post Processing Block 4 Oversampling Final Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB4 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB4RESULT timing information].

3.2.2.44 ADC_RESULTS_ADCPPB4MINI Register

3.2.2.44.1 ADC_RESULTS_ADCPPB4MINI Register (Offset = 8Ch) [reset = 0h]

ADC PPB 4 Final Min Index Result Register.

Return to [Summary Table](#)

Table 3-88. Instance Table

Instance Name	Physical Address
ADC1_G0_G3	5010 108Ch
ADC2_G0_G3	5010 208Ch

Figure 3-44. ADC_RESULTS_ADCPPB4MINI Name Register

15	14	13	12	11	10	9	8
RESERVED_1						MINI	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
MINI							
R							
0h							

Table 3-89. ADC_RESULTS_ADCPPB4MINI Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	MINI	R	0h	Post Processing Block 4 Oversampling Final Index of the Min. When either a count-match event occurs [PCOUNT = LIMIT] or PPB4 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available [only in case of a count-match event]. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC [refer to the ADCPPB4RESULT timing information].

3.3 ADC_SAFETY

ADC_SAFETY

3.3.1 ADC_SAFETY Summaries

ADC_SAFETY Summaries

Table 3-90. ADC_SAFETY Registers, Base Address=502C B400h, Length=256

Offset	Length	Register Name	ADCSAFE0 Physical Address	ADCSAFE1 Physical Address	ADCSAFE2 Physical Address
0h	16	ADC_SAFETY_CHECKCONFIG	502C B400h	502C B800h	502C BC00h
4h	16	ADC_SAFETY_CHECKSTATUS	502C B404h	502C B804h	502C BC04h
8h	16	ADC_SAFETY_ADCRESSEL1	502C B408h	502C B808h	502C BC08h
Ch	16	ADC_SAFETY_ADCRESSEL2	502C B40Ch	502C B80Ch	502C BC0Ch
10h	32	ADC_SAFETY_TOLERANCE	502C B410h	502C B810h	502C BC10h
18h	32	ADC_SAFETY_CHECKRESULT1	502C B418h	502C B818h	502C BC18h
1Ch	32	ADC_SAFETY_CHECKRESULT2	502C B41Ch	502C B81Ch	502C BC1Ch

Table 3-91. ADC_SAFETY Registers, Base Address=502C B400h, Length=256

Offset	Length	Register Name	ADCSAFE3 Physical Address	ADCSAFE4 Physical Address	ADCSAFE5 Physical Address
0h	16	ADC_SAFETY_CHECKCONFIG	502C C000h	502C C400h	502C C800h
4h	16	ADC_SAFETY_CHECKSTATUS	502C C004h	502C C404h	502C C804h
8h	16	ADC_SAFETY_ADCRESSEL1	502C C008h	502C C408h	502C C808h
Ch	16	ADC_SAFETY_ADCRESSEL2	502C C00Ch	502C C40Ch	502C C80Ch
10h	32	ADC_SAFETY_TOLERANCE	502C C010h	502C C410h	502C C810h
18h	32	ADC_SAFETY_CHECKRESULT1	502C C018h	502C C418h	502C C818h
1Ch	32	ADC_SAFETY_CHECKRESULT2	502C C01Ch	502C C41Ch	502C C81Ch

Table 3-92. ADC_SAFETY_AGGR Registers, Base Address=502C EC00h, Length=256

Offset	Length	Register Name	ADCSAFE0 Physical Address
0h	32	ADC_SAFETY_AGGR_OOTFLG	502C EC00h
4h	32	ADC_SAFETY_AGGR_OOTFLGCLR	502C EC04h
8h	32	ADC_SAFETY_AGGR_RES1OVF	502C EC08h
Ch	32	ADC_SAFETY_AGGR_RES1OVFCLR	502C EC0Ch
10h	32	ADC_SAFETY_AGGR_RES2OVF	502C EC10h
14h	32	ADC_SAFETY_AGGR_RES2OVFCLR	502C EC14h
18h	16	ADC_SAFETY_AGGR_CHECKINTFLG	502C EC18h
1Ch	16	ADC_SAFETY_AGGR_CHECKINTFLGCLR	502C EC1Ch
20h	32	ADC_SAFETY_AGGR_CHECKINTSEL1	502C EC20h
24h	32	ADC_SAFETY_AGGR_CHECKINTSEL2	502C EC24h
28h	32	ADC_SAFETY_AGGR_CHECKINTSEL3	502C EC28h
30h	32	ADC_SAFETY_AGGR_CHECKEVT1SEL1	502C EC30h
34h	32	ADC_SAFETY_AGGR_CHECKEVT1SEL2	502C EC34h
38h	32	ADC_SAFETY_AGGR_CHECKEVT1SEL3	502C EC38h
40h	32	ADC_SAFETY_AGGR_CHECKEVT2SEL1	502C EC40h
44h	32	ADC_SAFETY_AGGR_CHECKEVT2SEL2	502C EC44h
48h	32	ADC_SAFETY_AGGR_CHECKEVT2SEL3	502C EC48h

Table 3-92. ADC_SAFETY_AGGR Registers, Base Address=502C EC00h, Length=256 (continued)

Offset	Length	Register Name	ADCSAFE0 Physical Address
50h	32	ADC_SAFETY_AGGR_CHECKEVT3SEL1	502C EC50h
54h	32	ADC_SAFETY_AGGR_CHECKEVT3SEL2	502C EC54h
58h	32	ADC_SAFETY_AGGR_CHECKEVT3SEL3	502C EC58h
60h	32	ADC_SAFETY_AGGR_CHECKEVT4SEL1	502C EC60h
64h	32	ADC_SAFETY_AGGR_CHECKEVT4SEL2	502C EC64h
68h	32	ADC_SAFETY_AGGR_CHECKEVT4SEL3	502C EC68h

3.3.2 ADC_SAFETY Registers

ADC_SAFETY Registers

3.3.2.1 ADC_SAFETY_CHECKCONFIG Register

3.3.2.1.1 ADC_SAFETY_CHECKCONFIG Register (Offset = 0h) [reset = 0h]

ADC Check Configuration Register.

Return to [Summary Table](#)

Table 3-93. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C B400h
ADCSAFE1	502C B800h
ADCSAFE2	502C BC00h
ADCSAFE3	502C C000h
ADCSAFE4	502C C400h
ADCSAFE5	502C C800h

Figure 3-45. ADC_SAFETY_CHECKCONFIG Name Register

15	14	13	12	11	10	9	8	
CHKEN	RESERVED_2							
R/W	R							
0h	0h							
7	6	5	4	3	2	1	0	
RESERVED_2	SWSYNC	RESERVED_1	SYNCINSEL					
R	R/W1TS	R	R					
0h	0h	0h	0h					

Table 3-94. ADC_SAFETY_CHECKCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	CHKEN	R/W	0h	Result Safe Check Module enable
14:7	RESERVED_2	R	0h	Reserved
6	SWSYNC	R/W1TS	0h	Result Safe Check SW Force Sync.
5	RESERVED_1	R	0h	Reserved
4:0	SYNCINSEL	R	0h	Result Safe Check Sync. In sel Needed?

3.3.2.2 ADC_SAFETY_CHECKSTATUS Register

3.3.2.2.1 ADC_SAFETY_CHECKSTATUS Register (Offset = 4h) [reset = 0h]

ADC Check Status Register.

Return to [Summary Table](#)

Table 3-95. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C B404h
ADCSAFE1	502C B804h
ADCSAFE2	502C BC04h
ADCSAFE3	502C C004h
ADCSAFE4	502C C404h
ADCSAFE5	502C C804h

Figure 3-46. ADC_SAFETY_CHECKSTATUS Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1					OOT	RES2READY	RES1READY
R					R	R	R
0h					0h	0h	0h

Table 3-96. ADC_SAFETY_CHECKSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:3	RESERVED_1	R	0h	Reserved
2	OOT	R	0h	Set when the difference between CHECKRESULT1 and CHECKRESULT2 is greater than TOLERANCE after both results have arrived. When set, further results will not be captured into the safety checker module CHECKRESULT1 or CHECKRESULT2 registers and further OOT or OVF events can't be generated. Cleared when the associated OOTx flag for all CPUs are either cleared [via the OOTFLGCLR.OOTx bit] or disabled to all ISR and events [via the CHECKINTSEL3.OOTx, CHECKEVT1SEL3.OOTx, CHECKEVT2SEL3.OOTx, CHECKEVT3SEL3.OOTx, and CHECKEVT4SEL3.OOTx registers]
1	RES2READY	R	0h	Result Safe Check Result 2 arrived. Cleared automatically when both results have arrived and the comparison occurs. Can also be cleared by issuing a software sync to the tile via the CHECKCONFIG.SWSYNC field.
0	RES1READY	R	0h	Result Safe Check Result 1 arrived. Cleared automatically when both results have arrived and the comparison occurs. Can also be cleared by issuing a software sync to the tile via the CHECKCONFIG.SWSYNC field.

3.3.2.3 ADC_SAFETY_ADCRESSEL1 Register

3.3.2.3.1 ADC_SAFETY_ADCRESSEL1 Register (Offset = 8h) [reset = 0h]

ADC Check 1 Select Register.

Return to [Summary Table](#)

Table 3-97. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C B408h
ADCSAFE1	502C B808h
ADCSAFE2	502C BC08h
ADCSAFE3	502C C008h
ADCSAFE4	502C C408h
ADCSAFE5	502C C808h

Figure 3-47. ADC_SAFETY_ADCRESSEL1 Name Register

15	14	13	12	11	10	9	8
RESERVED_2						ADCRESULTSEL	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ADCRESULTSEL				RESERVED_1	ADCSEL		
R/W				R	R/W		
0h				0h	0h		

Table 3-98. ADC_SAFETY_ADCRESSEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_2	R	0h	Reserved

Table 3-98. ADC_SAFETY_ADCCRESSEL1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9:4	ADCCRESULTSEL	R/W	0h	ADC Result Safety Checker Result Select 1 0 = ADCRESULT0 1 = ADCRESULT1 2 = ADCRESULT2 3 = ADCRESULT3 4 = ADCRESULT4 5 = ADCRESULT5 6 = ADCRESULT6 7 = ADCRESULT7 8 = ADCRESULT8 9 = ADCRESULT9 10 = ADCRESULT10 11 = ADCRESULT11 12 = ADCRESULT12 13 = ADCRESULT13 14 = ADCRESULT14 15 = ADCRESULT15 16 = RESERVED 17 = RESERVED 18 = RESERVED 19 = RESERVED 20 = RESERVED 21 = RESERVED 22 = RESERVED 23 = RESERVED 24 = RESERVED 25 = RESERVED 26 = RESERVED 27 = RESERVED 28 = RESERVED 29 = RESERVED 30 = RESERVED 31 = RESERVED 32 = ADCPPBRESULT1 33 = ADCPPBRESULT2 34 = ADCPPBRESULT3 35 = ADCPPBRESULT4 36 = ADCPPBSUM1 37 = ADCPPBSUM2 38 = ADCPPBSUM3 39 = ADCPPBSUM4 ... 40 - 61 = Reserved
3	RESERVED_1	R	0h	Reserved
2:0	ADCSEL	R/W	0h	ADC Result Safety Checker ADC Select 1 0 = ADC-0 1 = ADC-1 2 = ADC-2 3 = ADC-3 4 = ADC-4 5 - 7 = Reserved

3.3.2.4 ADC_SAFETY_ADCCRESSEL2 Register

3.3.2.4.1 ADC_SAFETY_ADCCRESSEL2 Register (Offset = Ch) [reset = 0h]

ADC Check 2 Select Register.

Return to [Summary Table](#)

Table 3-99. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C B40Ch
ADCSAFE1	502C B80Ch
ADCSAFE2	502C BC0Ch
ADCSAFE3	502C C00Ch
ADCSAFE4	502C C40Ch
ADCSAFE5	502C C80Ch

Figure 3-48. ADC_SAFETY_ADCCRESSEL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_2						ADCRESULTSEL	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ADCRESULTSEL				RESERVED_1	ADCSEL		
R/W				R	R/W		
0h				0h	0h		

Table 3-100. ADC_SAFETY_ADCCRESSEL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_2	R	0h	Reserved

Table 3-100. ADC_SAFETY_ADCCRESSEL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9:4	ADCRESULTSEL	R/W	0h	ADC Result Safety Checker Result Select 2 0 = ADCRESULT0 1 = ADCRESULT1 2 = ADCRESULT2 3 = ADCRESULT3 4 = ADCRESULT4 5 = ADCRESULT5 6 = ADCRESULT6 7 = ADCRESULT7 8 = ADCRESULT8 9 = ADCRESULT9 10 = ADCRESULT10 11 = ADCRESULT11 12 = ADCRESULT12 13 = ADCRESULT13 14 = ADCRESULT14 15 = ADCRESULT15 16 = RESERVED 17 = RESERVED 18 = RESERVED 19 = RESERVED 20 = RESERVED 21 = RESERVED 22 = RESERVED 23 = RESERVED 24 = RESERVED 25 = RESERVED 26 = RESERVED 27 = RESERVED 28 = RESERVED 29 = RESERVED 30 = RESERVED 31 = RESERVED 32 = ADCPPBRESULT1 33 = ADCPPBRESULT2 34 = ADCPPBRESULT3 35 = ADCPPBRESULT4 36 = ADCPPBSUM1 37 = ADCPPBSUM2 38 = ADCPPBSUM3 39 = ADCPPBSUM4 ... 40 - 61 = Reserved
3	RESERVED_1	R	0h	Reserved
2:0	ADCSEL	R/W	0h	ADC Result Safety Checker ADC Select 2 0 = ADC-0 1 = ADC-1 2 = ADC-2 3 = ADC-3 4 = ADC-4 5 - 7 = Reserved

3.3.2.5 ADC_SAFETY_TOLERANCE Register

3.3.2.5.1 ADC_SAFETY_TOLERANCE Register (Offset = 10h) [reset = 0h]

ADC Check Tolerance Register.

Return to [Summary Table](#)

Table 3-101. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C B410h
ADCSAFE1	502C B810h
ADCSAFE2	502C BC10h
ADCSAFE3	502C C010h
ADCSAFE4	502C C410h
ADCSAFE5	502C C810h

Figure 3-49. ADC_SAFETY_TOLERANCE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
TOLERANCE							
R/W							
0h							
15	14	13	12	11	10	9	8
TOLERANCE							
R/W							
0h							
7	6	5	4	3	2	1	0
TOLERANCE							
R/W							
0h							

Table 3-102. ADC_SAFETY_TOLERANCE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_1	R	0h	Reserved
23:0	TOLERANCE	R/W	0h	Tolerance for the difference between CHECKRESULT1 and CHECKRESULT2. If the difference is greater than [but not equal to] the tolerance, an out-of-tolerance event will be generated, indicated the compared ADC results are not within expected tolerance of each other.

3.3.2.6 ADC_SAFETY_CHECKRESULT1 Register

3.3.2.6.1 ADC_SAFETY_CHECKRESULT1 Register (Offset = 18h) [reset = 0h]

ADC Check Captured Result 1 .

Return to [Summary Table](#)

Table 3-103. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C B418h
ADCSAFE1	502C B818h
ADCSAFE2	502C BC18h
ADCSAFE3	502C C018h
ADCSAFE4	502C C418h
ADCSAFE5	502C C818h

Figure 3-50. ADC_SAFETY_CHECKRESULT1 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESULT							
R							
0h							
15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-104. ADC_SAFETY_CHECKRESULT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_1	R	0h	Reserved
23:0	RESULT	R	0h	ADC Result Safety Checker Captured Result Result that was captured In the case that multiple results arrive for one selected result before one result arrives for the other result for comparison, the RES1OVF flag in CHECKSTATUS will be set. This does not prevent CHECKRESULT1 from updating to the latest result.

3.3.2.7 ADC_SAFETY_CHECKRESULT2 Register

3.3.2.7.1 ADC_SAFETY_CHECKRESULT2 Register (Offset = 1Ch) [reset = 0h]

ADC Check Captured Result 2 .

Return to [Summary Table](#)

Table 3-105. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C B41Ch
ADCSAFE1	502C B81Ch
ADCSAFE2	502C BC1Ch
ADCSAFE3	502C C01Ch
ADCSAFE4	502C C41Ch
ADCSAFE5	502C C81Ch

Figure 3-51. ADC_SAFETY_CHECKRESULT2 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESULT							
R							
0h							
15	14	13	12	11	10	9	8
RESULT							
R							
0h							
7	6	5	4	3	2	1	0
RESULT							
R							
0h							

Table 3-106. ADC_SAFETY_CHECKRESULT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_1	R	0h	Reserved
23:0	RESULT	R	0h	ADC Result Safety Checker Captured Result Result that was captured In the case that multiple results arrive for one selected result before one result arrives for the other result for comparison, the RES2OVF flag in CHECKSTATUS will be set. This does not prevent CHECKRESULT2 from updating to the latest result.

3.3.2.8 ADC_SAFETY_AGGR_OOTFLG Register

3.3.2.8.1 ADC_SAFETY_AGGR_OOTFLG Register (Offset = 0h) [reset = 0h]

Checker Out-of-Tolerance Flag Register.

Return to [Summary Table](#)

Table 3-107. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC00h

Figure 3-52. ADC_SAFETY_AGGR_OOTFLG Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	OOT6	OOT5	OOT4	OOT3	OOT2	OOT1	
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-108. ADC_SAFETY_AGGR_OOTFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	OOT6	R	0h	ADC results safety checker 6 out-of-tolerance flag. Set when CHECK6 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
4	OOT5	R	0h	ADC results safety checker 5 out-of-tolerance flag. Set when CHECK5 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
3	OOT4	R	0h	ADC results safety checker 4 out-of-tolerance flag. Set when CHECK4 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].

Table 3-108. ADC_SAFETY_AGGR_OOTFLG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	OOT3	R	0h	ADC results safety checker 3 out-of-tolerance flag. Set when CHECK3 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
1	OOT2	R	0h	ADC results safety checker 2 out-of-tolerance flag. Set when CHECK2 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
0	OOT1	R	0h	ADC results safety checker 1 out-of-tolerance flag. Set when CHECK1 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].

3.3.2.9 ADC_SAFETY_AGGR_OOTFLGCLR Register

3.3.2.9.1 ADC_SAFETY_AGGR_OOTFLGCLR Register (Offset = 4h) [reset = 0h]

Checker Out-of-Tolerance Flag Clear Register.

Return to [Summary Table](#)

Table 3-109. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC04h

Figure 3-53. ADC_SAFETY_AGGR_OOTFLGCLR Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		OOT6	OOT5	OOT4	OOT3	OOT2	OOT1
R		R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h		0h	0h	0h	0h	0h	0h

Table 3-110. ADC_SAFETY_AGGR_OOTFLGCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	OOT6	R/W1TS	0h	ADC results safety checker 6 out-of-tolerance flag clear. Used to clear OOT status from CHECK6. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
4	OOT5	R/W1TS	0h	ADC results safety checker 5 out-of-tolerance flag clear. Used to clear OOT status from CHECK5. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
3	OOT4	R/W1TS	0h	ADC results safety checker 4 out-of-tolerance flag clear. Used to clear OOT status from CHECK4. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.

Table 3-110. ADC_SAFETY_AGGR_OOTFLGCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	OOT3	R/W1TS	0h	ADC results safety checker 3 out-of-tolerance flag clear. Used to clear OOT status from CHECK3. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
1	OOT2	R/W1TS	0h	ADC results safety checker 2 out-of-tolerance flag clear. Used to clear OOT status from CHECK2. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
0	OOT1	R/W1TS	0h	ADC results safety checker 1 out-of-tolerance flag clear. Used to clear OOT status from CHECK1. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.

3.3.2.10 ADC_SAFETY_AGGR_RES1OVF Register

3.3.2.10.1 ADC_SAFETY_AGGR_RES1OVF Register (Offset = 8h) [reset = 0h]

Checker Overflow Result 1 Flag Register.

Return to [Summary Table](#)

Table 3-111. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC08h

Figure 3-54. ADC_SAFETY_AGGR_RES1OVF Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	RES1OVF6	RES1OVF5	RES1OVF4	RES1OVF3	RES1OVF2	RES1OVF1	
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-112. ADC_SAFETY_AGGR_RES1OVF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES1OVF6	R	0h	ADC results safety checker 6 overflow flag for result 1. Set when CHECK6 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
4	RES1OVF5	R	0h	ADC results safety checker 5 overflow flag for result 1. Set when CHECK5 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
3	RES1OVF4	R	0h	ADC results safety checker 4 overflow flag for result 1. Set when CHECK4 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].

Table 3-112. ADC_SAFETY_AGGR_RES1OVF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RES1OVF3	R	0h	ADC results safety checker 3 overflow flag for result 1. Set when CHECK3 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
1	RES1OVF2	R	0h	ADC results safety checker 2 overflow flag for result 1. Set when CHECK2 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
0	RES1OVF1	R	0h	ADC results safety checker 1 overflow flag for result 1. Set when CHECK1 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].

3.3.2.11 ADC_SAFETY_AGGR_RES1OVFCLR Register

3.3.2.11.1 ADC_SAFETY_AGGR_RES1OVFCLR Register (Offset = Ch) [reset = 0h]

Checker Overflow Result 1 Flag Clear Register.

Return to [Summary Table](#)

Table 3-113. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC0Ch

Figure 3-55. ADC_SAFETY_AGGR_RES1OVFCLR Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	RES1OVF6	RES1OVF5	RES1OVF4	RES1OVF3	RES1OVF2	RES1OVF1	
R	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-114. ADC_SAFETY_AGGR_RES1OVFCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES1OVF6	R/W1TS	0h	ADC results safety checker 6 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK6. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
4	RES1OVF5	R/W1TS	0h	ADC results safety checker 5 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK5. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
3	RES1OVF4	R/W1TS	0h	ADC results safety checker 4 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK4. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.

Table 3-114. ADC_SAFETY_AGGR_RES1OVFCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RES1OVF3	R/W1TS	0h	ADC results safety checker 3 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK3. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
1	RES1OVF2	R/W1TS	0h	ADC results safety checker 2 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK2. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
0	RES1OVF1	R/W1TS	0h	ADC results safety checker 1 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK1. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.

3.3.2.12 ADC_SAFETY_AGGR_RES2OVF Register

3.3.2.12.1 ADC_SAFETY_AGGR_RES2OVF Register (Offset = 10h) [reset = 0h]

Checker Overflow Result 2 Flag Register.

Return to [Summary Table](#)

Table 3-115. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC10h

Figure 3-56. ADC_SAFETY_AGGR_RES2OVF Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	RES2OVF6	RES2OVF5	RES2OVF4	RES2OVF3	RES2OVF2	RES2OVF1	
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-116. ADC_SAFETY_AGGR_RES2OVF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES2OVF6	R	0h	ADC results safety checker 6 overflow flag for result 2. Set when CHECK6 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
4	RES2OVF5	R	0h	ADC results safety checker 5 overflow flag for result 2. Set when CHECK5 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
3	RES2OVF4	R	0h	ADC results safety checker 4 overflow flag for result 2. Set when CHECK4 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].

Table 3-116. ADC_SAFETY_AGGR_RES2OVF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RES2OVF3	R	0h	ADC results safety checker 3 overflow flag for result 2. Set when CHECK3 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
1	RES2OVF2	R	0h	ADC results safety checker 2 overflow flag for result 2. Set when CHECK2 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].
0	RES2OVF1	R	0h	ADC results safety checker 1 overflow flag for result 2. Set when CHECK1 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt [INT] or X-bar events [EVT].

3.3.2.13 ADC_SAFETY_AGGR_RES2OVFCLR Register

3.3.2.13.1 ADC_SAFETY_AGGR_RES2OVFCLR Register (Offset = 14h) [reset = 0h]

Checker Overflow Result 2 Flag Clear Register.

Return to [Summary Table](#)

Table 3-117. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC14h

Figure 3-57. ADC_SAFETY_AGGR_RES2OVFCLR Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	RES2OVF6	RES2OVF5	RES2OVF4	RES2OVF3	RES2OVF2	RES2OVF1	
R	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-118. ADC_SAFETY_AGGR_RES2OVFCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES2OVF6	R/W1TS	0h	ADC results safety checker 6 result overflow flag clear. Used to clear OVF status from CHECK6. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
4	RES2OVF5	R/W1TS	0h	ADC results safety checker 5 result overflow flag clear. Used to clear OVF status from CHECK5. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
3	RES2OVF4	R/W1TS	0h	ADC results safety checker 4 result overflow flag clear. Used to clear OVF status from CHECK4. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.

Table 3-118. ADC_SAFETY_AGGR_RES2OVFCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RES2OVF3	R/W1TS	0h	ADC results safety checker 3 result overflow flag clear. Used to clear OVF status from CHECK3. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
1	RES2OVF2	R/W1TS	0h	ADC results safety checker 2 result overflow flag clear. Used to clear OVF status from CHECK2. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.
0	RES2OVF1	R/W1TS	0h	ADC results safety checker 1 result overflow flag clear. Used to clear OVF status from CHECK1. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag [in the CHECKINTFLG register] using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event.

3.3.2.14 ADC_SAFETY_AGGR_CHECKINTFLG Register

3.3.2.14.1 ADC_SAFETY_AGGR_CHECKINTFLG Register (Offset = 18h) [reset = 0h]

Checker Interrupt Flag Register.

Return to [Summary Table](#)

Table 3-119. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC18h

Figure 3-58. ADC_SAFETY_AGGR_CHECKINTFLG Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							CHECKINT
R							R
0h							0h

Table 3-120. ADC_SAFETY_AGGR_CHECKINTFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	CHECKINT	R	0h	ADC results safety checker subsystem interrupt flag. Indicates that one or more configured OOT or OVF conditions have occurred in the individual safety checker modules. In the ISR, clear all serviced OOT or OVF flags first [using the OOTFLGCLR and OVFLGCLR registers], then clear this flag using the CHKINTFLGCLR register. The CHECKINTSEL1 and CHECKINTSEL2 registers are used to select which OOT and OVF flags from the individual checker modules can trigger this interrupt.

3.3.2.15 ADC_SAFETY_AGGR_CHECKINTFLGCLR Register

3.3.2.15.1 ADC_SAFETY_AGGR_CHECKINTFLGCLR Register (Offset = 1Ch) [reset = 0h]

Checker Interrupt Flag Clear Register.

Return to [Summary Table](#)

Table 3-121. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC1Ch

Figure 3-59. ADC_SAFETY_AGGR_CHECKINTFLGCLR Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							CHECKINTCLR
R							R/W1TS
0h							0h

Table 3-122. ADC_SAFETY_AGGR_CHECKINTFLGCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	CHECKINTCLR	R/W1TS	0h	ADC results safety checker subsystem interrupt flag clear. Used to clear the global safety checker subsystem interrupt flag. In the ISR, clear all serviced OOT or OVF flags first [using the OOTFLGCLR and OVFFLGCLR registers], then clear the global CHECKINT flag using the this register.

3.3.2.16 ADC_SAFETY_AGGR_CHECKINTSEL1 Register

3.3.2.16.1 ADC_SAFETY_AGGR_CHECKINTSEL1 Register (Offset = 20h) [reset = 0h]

Checker Interrupt Source Select Register 1

Return to [Summary Table](#)

Table 3-123. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC20h

Figure 3-60. ADC_SAFETY_AGGR_CHECKINTSEL1 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-124. ADC_SAFETY_AGGR_CHECKINTSEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKINT.
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKINT.
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKINT.
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKINT.
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKINT.
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKINT.

3.3.2.17 ADC_SAFETY_AGGR_CHECKINTSEL2 Register

3.3.2.17.1 ADC_SAFETY_AGGR_CHECKINTSEL2 Register (Offset = 24h) [reset = 0h]

Checker Interrupt Source Select Register 2

Return to [Summary Table](#)

Table 3-125. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC24h

Figure 3-61. ADC_SAFETY_AGGR_CHECKINTSEL2 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-126. ADC_SAFETY_AGGR_CHECKINTSEL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKINT.
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKINT.
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKINT.
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKINT.
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKINT.
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKINT.

3.3.2.18 ADC_SAFETY_AGGR_CHECKINTSEL3 Register

3.3.2.18.1 ADC_SAFETY_AGGR_CHECKINTSEL3 Register (Offset = 28h) [reset = 0h]

Checker Interrupt Source Select Register 3

Return to [Summary Table](#)

Table 3-127. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC28h

Figure 3-62. ADC_SAFETY_AGGR_CHECKINTSEL3 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-128. ADC_SAFETY_AGGR_CHECKINTSEL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKINT.
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKINT.
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKINT.
2	OOT3EN	R/W	0h	Enable CHECK3 OOT as a source for CHECKINT.
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKINT.
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKINT.

3.3.2.19 ADC_SAFETY_AGGR_CHECKEVT1SEL1 Register

3.3.2.19.1 ADC_SAFETY_AGGR_CHECKEVT1SEL1 Register (Offset = 30h) [reset = 0h]

Checker X-Bar EVT1 Source Select Register 1

Return to [Summary Table](#)

Table 3-129. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC30h

Figure 3-63. ADC_SAFETY_AGGR_CHECKEVT1SEL1 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-130. ADC_SAFETY_AGGR_CHECKEVT1SEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT1.
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT1.
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT1.
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT1.
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT1.
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT1.

3.3.2.20 ADC_SAFETY_AGGR_CHECKEVT1SEL2 Register

3.3.2.20.1 ADC_SAFETY_AGGR_CHECKEVT1SEL2 Register (Offset = 34h) [reset = 0h]

Checker X-Bar EVT1 Source Select Register 2

Return to [Summary Table](#)

Table 3-131. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC34h

Figure 3-64. ADC_SAFETY_AGGR_CHECKEVT1SEL2 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-132. ADC_SAFETY_AGGR_CHECKEVT1SEL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT1.
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT1.
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT1.
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT1.
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT1.
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT1.

3.3.2.21 ADC_SAFETY_AGGR_CHECKEVT1SEL3 Register

3.3.2.21.1 ADC_SAFETY_AGGR_CHECKEVT1SEL3 Register (Offset = 38h) [reset = 0h]

Checker X-Bar EVT1 Source Select Register 3

Return to [Summary Table](#)

Table 3-133. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC38h

Figure 3-65. ADC_SAFETY_AGGR_CHECKEVT1SEL3 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-134. ADC_SAFETY_AGGR_CHECKEVT1SEL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT1.
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT1.
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT1.
2	OOT3EN	R/W	0h	Enable CHECK3 OOT as a source for CHECKEVT1.
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT1.
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT1.

3.3.2.22 ADC_SAFETY_AGGR_CHECKEVT2SEL1 Register

3.3.2.22.1 ADC_SAFETY_AGGR_CHECKEVT2SEL1 Register (Offset = 40h) [reset = 0h]

Checker X-Bar EVT2 Source Select Register 1

Return to [Summary Table](#)

Table 3-135. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC40h

Figure 3-66. ADC_SAFETY_AGGR_CHECKEVT2SEL1 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-136. ADC_SAFETY_AGGR_CHECKEVT2SEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT2.
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT2.
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT2.
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT2.
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT2.
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT2.

3.3.2.23 ADC_SAFETY_AGGR_CHECKEVT2SEL2 Register

3.3.2.23.1 ADC_SAFETY_AGGR_CHECKEVT2SEL2 Register (Offset = 44h) [reset = 0h]

Checker X-Bar EVT2 Source Select Register 2

Return to [Summary Table](#)

Table 3-137. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC44h

Figure 3-67. ADC_SAFETY_AGGR_CHECKEVT2SEL2 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-138. ADC_SAFETY_AGGR_CHECKEVT2SEL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT2.
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT2.
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT2.
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT2.
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT2.
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT2.

3.3.2.24 ADC_SAFETY_AGGR_CHECKEVT2SEL3 Register

3.3.2.24.1 ADC_SAFETY_AGGR_CHECKEVT2SEL3 Register (Offset = 48h) [reset = 0h]

Checker X-Bar EVT2 Source Select Register 3

Return to [Summary Table](#)

Table 3-139. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC48h

Figure 3-68. ADC_SAFETY_AGGR_CHECKEVT2SEL3 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-140. ADC_SAFETY_AGGR_CHECKEVT2SEL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT2.
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT2.
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT2.
2	OOT3EN	R/W	0h	Enable CHECK3 OOT as a source for CHECKEVT2.
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT2.
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT2.

3.3.2.25 ADC_SAFETY_AGGR_CHECKEVT3SEL1 Register

3.3.2.25.1 ADC_SAFETY_AGGR_CHECKEVT3SEL1 Register (Offset = 50h) [reset = 0h]

Checker X-Bar EVT3 Source Select Register 1

Return to [Summary Table](#)

Table 3-141. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC50h

Figure 3-69. ADC_SAFETY_AGGR_CHECKEVT3SEL1 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-142. ADC_SAFETY_AGGR_CHECKEVT3SEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT3.
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT3.
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT3.
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT3.
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT3.
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT3.

3.3.2.26 ADC_SAFETY_AGGR_CHECKEVT3SEL2 Register

3.3.2.26.1 ADC_SAFETY_AGGR_CHECKEVT3SEL2 Register (Offset = 54h) [reset = 0h]

Checker X-Bar EVT3 Source Select Register 2

Return to [Summary Table](#)

Table 3-143. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC54h

Figure 3-70. ADC_SAFETY_AGGR_CHECKEVT3SEL2 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-144. ADC_SAFETY_AGGR_CHECKEVT3SEL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT3.
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT3.
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT3.
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT3.
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT3.
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT3.

3.3.2.27 ADC_SAFETY_AGGR_CHECKEVT3SEL3 Register

3.3.2.27.1 ADC_SAFETY_AGGR_CHECKEVT3SEL3 Register (Offset = 58h) [reset = 0h]

Checker X-Bar EVT3 Source Select Register 3

Return to [Summary Table](#)

Table 3-145. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC58h

Figure 3-71. ADC_SAFETY_AGGR_CHECKEVT3SEL3 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-146. ADC_SAFETY_AGGR_CHECKEVT3SEL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT3.
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT3.
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT3.
2	OOT3EN	R/W	0h	Enable CHECK3 OOT as a source for CHECKEVT3.
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT3.
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT3.

3.3.2.28 ADC_SAFETY_AGGR_CHECKEVT4SEL1 Register

3.3.2.28.1 ADC_SAFETY_AGGR_CHECKEVT4SEL1 Register (Offset = 60h) [reset = 0h]

Checker X-Bar EVT4 Source Select Register 1

Return to [Summary Table](#)

Table 3-147. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC60h

Figure 3-72. ADC_SAFETY_AGGR_CHECKEVT4SEL1 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-148. ADC_SAFETY_AGGR_CHECKEVT4SEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT4.
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT4.
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT4.
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT4.
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT4.
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT4.

3.3.2.29 ADC_SAFETY_AGGR_CHECKEVT4SEL2 Register

3.3.2.29.1 ADC_SAFETY_AGGR_CHECKEVT4SEL2 Register (Offset = 64h) [reset = 0h]

Checker X-Bar EVT4 Source Select Register 2

Return to [Summary Table](#)

Table 3-149. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC64h

Figure 3-73. ADC_SAFETY_AGGR_CHECKEVT4SEL2 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 3-150. ADC_SAFETY_AGGR_CHECKEVT4SEL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT4.
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT4.
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT4.
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT4.
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT4.
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT4.

3.3.2.30 ADC_SAFETY_AGGR_CHECKEVT4SEL3 Register

3.3.2.30.1 ADC_SAFETY_AGGR_CHECKEVT4SEL3 Register (Offset = 68h) [reset = 0h]

Checker X-Bar EVT4 Source Select Register 3

Return to [Summary Table](#)

Table 3-151. Instance Table

Instance Name	Physical Address
ADCSAFE0	502C EC68h

Figure 3-74. ADC_SAFETY_AGGR_CHECKEVT4SEL3 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-152. ADC_SAFETY_AGGR_CHECKEVT4SEL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT4.
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT4.
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT4.
2	OOT3EN	R/W	0h	Enable CHECK3 OOT as a source for CHECKEVT4.
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT4.
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT4.

3.4 DAC

DAC

3.4.1 DAC Summaries

DAC Summaries

Table 3-153. DAC Registers, Base Address=5026 0000h, Length=4096

Offset	Length	Register Name	DAC0 Physical Address
0h	16	DAC_DACREV	5026 0000h
2h	16	DAC_DACCTL	5026 0002h
4h	16	DAC_DACVALA	5026 0004h
6h	16	DAC_DACVALS	5026 0006h
8h	16	DAC_DACOUTEN	5026 0008h
Ah	16	DAC_DACLOCK	5026 000Ah
Eh	16	DAC_DACCONFIG	5026 000Eh

3.4.2 DAC Registers

DAC Registers

3.4.2.1 DAC_DACREV Register

3.4.2.1.1 DAC_DACREV Register (Offset = 0h) [reset = 0h]

DAC Revision Register.

Return to [Summary Table](#)

Table 3-154. Instance Table

Instance Name	Physical Address
DAC0	5026 0000h

Figure 3-75. DAC_DACREV Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
REV							
R							
0h							

Table 3-155. DAC_DACREV Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:0	REV	R	0h	DAC Revision

3.4.2.2 DAC_DACCTL Register

3.4.2.2.1 DAC_DACCTL Register (Offset = 2h) [reset = 0h]

DAC Control Register.

Return to [Summary Table](#)

Table 3-156. Instance Table

Instance Name	Physical Address
DAC0	5026 0002h

Figure 3-76. DAC_DACCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_2							SYNCSEL
R							R/W
0h							0h
7	6	5	4	3	2	1	0
SYNCSEL			RESERVED_1	LOADMODE	MODE	DACREFSEL	
R/W			R	R/W	R/W	R/W	
0h			0h	0h	0h	0h	

Table 3-157. DAC_DACCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_2	R	0h	Reserved
8:4	SYNCSEL	R/W	0h	DAC EPWMSYNCPER select. Determines which EPWMSYNCPER signal will update the DACVALA register. Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER
3	RESERVED_1	R	0h	Reserved
2	LOADMODE	R/W	0h	DACVALA load mode. Determines when the DACVALA register is updated with the value from DACVALS. 0 Load on next SYSCLK 1 Load on next EPWMSYNCPER specified by SYNCSEL
1	MODE	R/W	0h	DAC gain mode select. Selects the gain mode for the buffered output. The MODE value is only used when DACREFSEL=1 and internal ADC reference mode is selected. 0 Gain is 1 1 Gain is 2
0	DACREFSEL	R/W	0h	DAC reference select. Selects which voltage references are used by the DAC. 0 VDAC/VSSA are the reference voltages 1 ADC VREFHI/VSSA are the reference voltages

3.4.2.3 DAC_DACVALA Register

3.4.2.3.1 DAC_DACVALA Register (Offset = 4h) [reset = 0h]

DAC Value Register - Active.

Return to [Summary Table](#)

Table 3-158. Instance Table

Instance Name	Physical Address
DAC0	5026 0004h

Figure 3-77. DAC_DACVALA Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVALA			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
DACVALA							
R							
0h							

Table 3-159. DAC_DACVALA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVALA	R	0h	Active output code currently driven by the DAC

3.4.2.4 DAC_DACVALS Register

3.4.2.4.1 DAC_DACVALS Register (Offset = 6h) [reset = 0h]

DAC Value Register - Shadow.

Return to [Summary Table](#)

Table 3-160. Instance Table

Instance Name	Physical Address
DAC0	5026 0006h

Figure 3-78. DAC_DACVALS Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVALS			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DACVALS							
R/W							
0h							

Table 3-161. DAC_DACVALS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVALS	R/W	0h	Shadow output code to be loaded into DACVALA

3.4.2.5 DAC_DACOUTEN Register

3.4.2.5.1 DAC_DACOUTEN Register (Offset = 8h) [reset = 0h]

DAC Output Enable Register.

Return to [Summary Table](#)

Table 3-162. Instance Table

Instance Name	Physical Address
DAC0	5026 0008h

Figure 3-79. DAC_DACOUTEN Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							DACOUTEN
R							R/W
0h							0h

Table 3-163. DAC_DACOUTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	DACOUTEN	R/W	0h	DAC output enable 0 DAC output is disabled 1 DAC output is enabled

3.4.2.6 DAC_DACLOCK Register

3.4.2.6.1 DAC_DACLOCK Register (Offset = Ah) [reset = 0h]

DAC Lock Register.

Return to [Summary Table](#)

Table 3-164. Instance Table

Instance Name	Physical Address
DAC0	5026 000Ah

Figure 3-80. DAC_DACLOCK Name Register

15	14	13	12	11	10	9	8
KEY				RESERVED_1			
R/W				R			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED_1				DACOUTEN	DACVAL	DACCTL	
R				R/W1TS	R/W1TS	R/W1TS	
0h				0h	0h	0h	

Table 3-165. DAC_DACLOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	KEY	R/W	0h	Writes to this register succeed only if this field is written with a value of 0xA. Only 16-bit writes will succeed [provided the KEY matches]. Read-modify-writes to individual bits in this register will be ignored.
11:3	RESERVED_1	R	0h	Reserved
2	DACOUTEN	R/W1TS	0h	Lock write-access to the DACOUTEN register. 0 DACOUTEN register is not locked. Write 0 to this bit has no effect. 1 DACOUTEN register is locked. Only a system reset can clear this bit.
1	DACVAL	R/W1TS	0h	Lock write-access to the DACVALS register. 0 DACVALS register is not locked. Write 0 to this bit has no effect. 1 DACVALS register is locked. Only a system reset can clear this bit.
0	DACCTL	R/W1TS	0h	Lock write-access to the DACCTL register. 0 DACCTL register is not locked. Write 0 to this bit has no effect. 1 DACCTL register is locked. Only a system reset can clear this bit.

3.4.2.7 DAC_DACCONFIG Register

3.4.2.7.1 DAC_DACCONFIG Register (Offset = Eh) [reset = 0h]

DAC Configuration Register.

Return to [Summary Table](#)

Table 3-166. Instance Table

Instance Name	Physical Address
DAC0	5026 000Eh

Figure 3-81. DAC_DACCONFIG Name Register

15	14	13	12	11	10	9	8
CONFIG							
R/W							
0h							
7	6	5	4	3	2	1	0
CONFIG							
R/W							
0h							

Table 3-167. DAC_DACCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CONFIG	R/W	0h	DAC Configuration. This bit field is used for TI internal testing/ debugging.

3.5 CMPSSA

CMPSSA

3.5.1 CMPSSA Summaries

CMPSSA Summaries

Table 3-168. CMPSSA Registers, Base Address=5020 0000h, Length=4096

Offset	Length	Register Name	CMPSSA0 Physical Address	CMPSSA1 Physical Address	CMPSSA2 Physical Address
0h	16	CMPSSA_COMPCTL	5020 0000h	5020 1000h	5020 2000h
4h	16	CMPSSA_COMPSTS	5020 0004h	5020 1004h	5020 2004h
6h	16	CMPSSA_COMPSTSCLR	5020 0006h	5020 1006h	5020 2006h
8h	16	CMPSSA_COMPDACCTL	5020 0008h	5020 1008h	5020 2008h
Ah	16	CMPSSA_COMPDACCTL2	5020 000Ah	5020 100Ah	5020 200Ah
Ch	16	CMPSSA_DACHVALS	5020 000Ch	5020 100Ch	5020 200Ch
Eh	16	CMPSSA_DACHVALA	5020 000Eh	5020 100Eh	5020 200Eh
10h	16	CMPSSA_RAMPMAXREFA	5020 0010h	5020 1010h	5020 2010h
14h	16	CMPSSA_RAMPMAXREFS	5020 0014h	5020 1014h	5020 2014h
18h	16	CMPSSA_RAMPDECVALA	5020 0018h	5020 1018h	5020 2018h
1Ch	16	CMPSSA_RAMPDECVALS	5020 001Ch	5020 101Ch	5020 201Ch
20h	16	CMPSSA_RAMPSTS	5020 0020h	5020 1020h	5020 2020h
24h	16	CMPSSA_DACLVALS	5020 0024h	5020 1024h	5020 2024h
26h	16	CMPSSA_DACLVALA	5020 0026h	5020 1026h	5020 2026h
28h	16	CMPSSA_RAMPDLYA	5020 0028h	5020 1028h	5020 2028h
2Ah	16	CMPSSA_RAMPDLYS	5020 002Ah	5020 102Ah	5020 202Ah
2Ch	16	CMPSSA_CTRIPLFILCTL	5020 002Ch	5020 102Ch	5020 202Ch
2Eh	16	CMPSSA_CTRIPLFILCLKCTL	5020 002Eh	5020 102Eh	5020 202Eh
30h	16	CMPSSA_CTRIPHFILCTL	5020 0030h	5020 1030h	5020 2030h
32h	16	CMPSSA_CTRIPHFILCLKCTL	5020 0032h	5020 1032h	5020 2032h
34h	16	CMPSSA_COMPLOCK	5020 0034h	5020 1034h	5020 2034h
38h	16	CMPSSA_DACHVALS2	5020 0038h	5020 1038h	5020 2038h
3Ah	16	CMPSSA_DACLVALS2	5020 003Ah	5020 103Ah	5020 203Ah
3Ch	16	CMPSSA_CONFIG1	5020 003Ch	5020 103Ch	5020 203Ch

Table 3-169. CMPSSA Registers, Base Address=5020 0000h, Length=4096

Offset	Length	Register Name	CMPSSA3 Physical Address	CMPSSA4 Physical Address	CMPSSA5 Physical Address
0h	16	CMPSSA_COMPCTL	5020 3000h	5020 4000h	5020 5000h
4h	16	CMPSSA_COMPSTS	5020 3004h	5020 4004h	5020 5004h
6h	16	CMPSSA_COMPSTSCLR	5020 3006h	5020 4006h	5020 5006h
8h	16	CMPSSA_COMPDACCTL	5020 3008h	5020 4008h	5020 5008h
Ah	16	CMPSSA_COMPDACCTL2	5020 300Ah	5020 400Ah	5020 500Ah
Ch	16	CMPSSA_DACHVALS	5020 300Ch	5020 400Ch	5020 500Ch
Eh	16	CMPSSA_DACHVALA	5020 300Eh	5020 400Eh	5020 500Eh
10h	16	CMPSSA_RAMPMAXREFA	5020 3010h	5020 4010h	5020 5010h
14h	16	CMPSSA_RAMPMAXREFS	5020 3014h	5020 4014h	5020 5014h
18h	16	CMPSSA_RAMPDECVALA	5020 3018h	5020 4018h	5020 5018h
1Ch	16	CMPSSA_RAMPDECVALS	5020 301Ch	5020 401Ch	5020 501Ch

Table 3-169. CMPSSA Registers, Base Address=5020 0000h, Length=4096 (continued)

Offset	Length	Register Name	CMPSSA3 Physical Address	CMPSSA4 Physical Address	CMPSSA5 Physical Address
20h	16	CMPSSA_RAMPSTS	5020 3020h	5020 4020h	5020 5020h
24h	16	CMPSSA_DACLVALS	5020 3024h	5020 4024h	5020 5024h
26h	16	CMPSSA_DACLVALA	5020 3026h	5020 4026h	5020 5026h
28h	16	CMPSSA_RAMPDLYA	5020 3028h	5020 4028h	5020 5028h
2Ah	16	CMPSSA_RAMPDLYS	5020 302Ah	5020 402Ah	5020 502Ah
2Ch	16	CMPSSA_CTRIPLFILCTL	5020 302Ch	5020 402Ch	5020 502Ch
2Eh	16	CMPSSA_CTRIPLFILCLKCTL	5020 302Eh	5020 402Eh	5020 502Eh
30h	16	CMPSSA_CTRIPHFILCTL	5020 3030h	5020 4030h	5020 5030h
32h	16	CMPSSA_CTRIPHFILCLKCTL	5020 3032h	5020 4032h	5020 5032h
34h	16	CMPSSA_COMPLOCK	5020 3034h	5020 4034h	5020 5034h
38h	16	CMPSSA_DACHVALS2	5020 3038h	5020 4038h	5020 5038h
3Ah	16	CMPSSA_DACLVALS2	5020 303Ah	5020 403Ah	5020 503Ah
3Ch	16	CMPSSA_CONFIG1	5020 303Ch	5020 403Ch	5020 503Ch

Table 3-170. CMPSSA Registers, Base Address=5020 0000h, Length=4096

Offset	Length	Register Name	CMPSSA6 Physical Address	CMPSSA7 Physical Address	CMPSSA8 Physical Address
0h	16	CMPSSA_COMPCTL	5020 6000h	5020 7000h	5020 8000h
4h	16	CMPSSA_COMPSTS	5020 6004h	5020 7004h	5020 8004h
6h	16	CMPSSA_COMPSTSCLR	5020 6006h	5020 7006h	5020 8006h
8h	16	CMPSSA_COMPDACCTL	5020 6008h	5020 7008h	5020 8008h
Ah	16	CMPSSA_COMPDACCTL2	5020 600Ah	5020 700Ah	5020 800Ah
Ch	16	CMPSSA_DACHVALS	5020 600Ch	5020 700Ch	5020 800Ch
Eh	16	CMPSSA_DACHVALA	5020 600Eh	5020 700Eh	5020 800Eh
10h	16	CMPSSA_RAMPMAXREFA	5020 6010h	5020 7010h	5020 8010h
14h	16	CMPSSA_RAMPMAXREFS	5020 6014h	5020 7014h	5020 8014h
18h	16	CMPSSA_RAMPDECVALA	5020 6018h	5020 7018h	5020 8018h
1Ch	16	CMPSSA_RAMPDECVALS	5020 601Ch	5020 701Ch	5020 801Ch
20h	16	CMPSSA_RAMPSTS	5020 6020h	5020 7020h	5020 8020h
24h	16	CMPSSA_DACLVALS	5020 6024h	5020 7024h	5020 8024h
26h	16	CMPSSA_DACLVALA	5020 6026h	5020 7026h	5020 8026h
28h	16	CMPSSA_RAMPDLYA	5020 6028h	5020 7028h	5020 8028h
2Ah	16	CMPSSA_RAMPDLYS	5020 602Ah	5020 702Ah	5020 802Ah
2Ch	16	CMPSSA_CTRIPLFILCTL	5020 602Ch	5020 702Ch	5020 802Ch
2Eh	16	CMPSSA_CTRIPLFILCLKCTL	5020 602Eh	5020 702Eh	5020 802Eh
30h	16	CMPSSA_CTRIPHFILCTL	5020 6030h	5020 7030h	5020 8030h
32h	16	CMPSSA_CTRIPHFILCLKCTL	5020 6032h	5020 7032h	5020 8032h
34h	16	CMPSSA_COMPLOCK	5020 6034h	5020 7034h	5020 8034h
38h	16	CMPSSA_DACHVALS2	5020 6038h	5020 7038h	5020 8038h
3Ah	16	CMPSSA_DACLVALS2	5020 603Ah	5020 703Ah	5020 803Ah
3Ch	16	CMPSSA_CONFIG1	5020 603Ch	5020 703Ch	5020 803Ch

3.5.2 CMPSSA Registers

CMPSSA Registers

3.5.2.1 CMPSSA_COMPCTL Register

3.5.2.1.1 CMPSSA_COMPCTL Register (Offset = 0h) [reset = 0h]

CMPSS Comparator Control Register.

Return to [Summary Table](#)

Table 3-171. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0000h
CMPSSA1	5020 1000h
CMPSSA2	5020 2000h
CMPSSA3	5020 3000h
CMPSSA4	5020 4000h
CMPSSA5	5020 5000h
CMPSSA6	5020 6000h
CMPSSA7	5020 7000h
CMPSSA8	5020 8000h

Figure 3-82. CMPSSA_COMPCTL Name Register

15		14		13		12		11		10		9		8	
COMPDA CE		ASYN CLEN		CTRIPOU TLSEL				CTRIPL SEL				COMPL INV		COMPLSOUR CE	
R/W		R/W		R/W				R/W				R/W		R/W	
0h		0h		0h				0h				0h		0h	
7		6		5		4		3		2		1		0	
RESERVED_1		ASYN CHEN		CTRIPOU THSEL				CTRI PHSEL				COMPH INV		COMPHSOUR CE	
R		R/W		R/W				R/W				R/W		R/W	
0h		0h		0h				0h				0h		0h	

Table 3-172. CMPSSA_COMPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	COMPDA CE	R/W	0h	Comparator/DAC enable. 0 Comparator/DAC disabled 1 Comparator/DAC enabled
14	ASYN CLEN	R/W	0h	Low comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPLSEL=3 or CTRIPOU TLSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output
13:12	CTRIPOU TLSEL	R/W	0h	Low comparator CTRIPOU TL source select. 0 Asynchronous comparator output drives CTRIPOU TL 1 Synchronous comparator output drives CTRIPOU TL 2 Output of digital filter drives CTRIPOU TL 3 Latched output of digital filter drives CTRIPOU TL
11:10	CTRIPL SEL	R/W	0h	Low comparator CTRIPL source select. 0 Asynchronous comparator output drives CTRIPL 1 Synchronous comparator output drives CTRIPL 2 Output of digital filter drives CTRIPL 3 Latched output of digital filter drives CTRIPL
9	COMPL INV	R/W	0h	Low comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted

Table 3-172. CMPSSA_COMPCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	COMPLSOURCE	R/W	0h	CompL Pos Mux Select 0 positive mux selects INL_3p3v voltage [default] 1 positive mux selects INH_3p3v
7	RESERVED_1	R	0h	Reserved
6	ASYNCHEN	R/W	0h	High comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPHSEL=3 or CTRIPOUTHSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output
5:4	CTRIPOUTHSEL	R/W	0h	High comparator CTRIPOUTH source select. 0 Asynchronous comparator output drives CTRIPOUTH 1 Synchronous comparator output drives CTRIPOUTH 2 Output of digital filter drives CTRIPOUTH 3 Latched output of digital filter drives CTRIPOUTH
3:2	CTRIPHSEL	R/W	0h	High comparator CTRIPH source select. 0 Asynchronous comparator output drives CTRIPH 1 Synchronous comparator output drives CTRIPH 2 Output of digital filter drives CTRIPH 3 Latched output of digital filter drives CTRIPH
1	COMPHINV	R/W	0h	High comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted
0	COMPHSOURCE	R/W	0h	CompH neg Mux select 0 negative mux selects DAC voltage [default] 1 negative mux selects INL_3p3v

3.5.2.2 CMPSSA_COMPSTS Register

3.5.2.2.1 CMPSSA_COMPSTS Register (Offset = 4h) [reset = 0h]

CMPSS Comparator Status Register.

Return to [Summary Table](#)

Table 3-173. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0004h
CMPSSA1	5020 1004h
CMPSSA2	5020 2004h
CMPSSA3	5020 3004h
CMPSSA4	5020 4004h
CMPSSA5	5020 5004h
CMPSSA6	5020 6004h
CMPSSA7	5020 7004h
CMPSSA8	5020 8004h

Figure 3-83. CMPSSA_COMPSTS Name Register

15	14	13	12	11	10	9	8
RESERVED_2						COMPLLATCH	COMPLSTS
R						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED_1						COMPHLATCH	COMPHSTS
R						R	R
0h						0h	0h

Table 3-174. CMPSSA_COMPSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_2	R	0h	Reserved
9	COMPLLATCH	R	0h	Latched value of low comparator digital filter output
8	COMPLSTS	R	0h	Low comparator digital filter output
7:2	RESERVED_1	R	0h	Reserved
1	COMPHLATCH	R	0h	Latched value of high comparator digital filter output
0	COMPHSTS	R	0h	High comparator digital filter output

3.5.2.3 CMPSSA_COMPSTSLR Register

3.5.2.3.1 CMPSSA_COMPSTSLR Register (Offset = 6h) [reset = 0h]

CMPSS Comparator Status Clear Register.

Return to [Summary Table](#)

Table 3-175. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0006h
CMPSSA1	5020 1006h
CMPSSA2	5020 2006h
CMPSSA3	5020 3006h
CMPSSA4	5020 4006h
CMPSSA5	5020 5006h
CMPSSA6	5020 6006h
CMPSSA7	5020 7006h
CMPSSA8	5020 8006h

Figure 3-84. CMPSSA_COMPSTSLR Name Register

15	14	13	12	11	10	9	8
RESERVED_3					LSYNCCLREN	LLATCHCLR	RESERVED_2
R					R/W	R/W1TS	R
0h					0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_2					HSYNCCLREN	HLATCHCLR	RESERVED_1
R					R/W	R/W1TS	R
0h					0h	0h	0h

Table 3-176. CMPSSA_COMPSTSLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_3	R	0h	Reserved
10	LSYNCCLREN	R/W	0h	Low comparator latch EPWMSYNCPER clear. Enable EPWMSYNCPER reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. 0 EPWMSYNCPER will not reset latch 1 EPWMSYNCPER will reset latch
9	LLATCHCLR	R/W1TS	0h	Low comparator latch software clear. Perform software reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPLLATCH]
8:3	RESERVED_2	R	0h	Reserved
2	HSYNCCLREN	R/W	0h	High comparator latch EPWMSYNCPER clear. Enable EPWMSYNCPER reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. 0 EPWMSYNCPER will not reset latch 1 EPWMSYNCPER will reset latch
1	HLATCHCLR	R/W1TS	0h	High comparator latch software clear. Perform software reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPHLATCH]
0	RESERVED_1	R	0h	Reserved

3.5.2.4 CMPSSA_COMPDACCTL Register

3.5.2.4.1 CMPSSA_COMPDACCTL Register (Offset = 8h) [reset = 0h]

CMPSS DAC Control Register.

Return to [Summary Table](#)

Table 3-177. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0008h
CMPSSA1	5020 1008h
CMPSSA2	5020 2008h
CMPSSA3	5020 3008h
CMPSSA4	5020 4008h
CMPSSA5	5020 5008h
CMPSSA6	5020 6008h
CMPSSA7	5020 7008h
CMPSSA8	5020 8008h

Figure 3-85. CMPSSA_COMPDACCTL Name Register

15	14	13	12	11	10	9	8
FREESOFT		RESERVED_1	BLANKEN	BLANKSOURCE			
R/W		R	R/W	R/W			
0h		0h	0h	0h			
7	6	5	4	3	2	1	0
SWLOADSEL	RAMPLOADSEL	SELREF	RAMPSOURCE			DACSOURCE	
R/W	R/W	R/W	R/W			R/W	
0h	0h	0h	0h			0h	

Table 3-178. CMPSSA_COMPDACCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	FREESOFT	R/W	0h	Free-run or software-run emulation behavior. Behavior of the ramp generator during emulation suspend. 00b Ramp generator stops immediately during emulation suspend 01b Ramp generator completes current ramp and stops at next EPWMSYNCPER during emulation suspend 1Xb Ramp generator runs freely
13	RESERVED_1	R	0h	Reserved
12	BLANKEN	R/W	0h	EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled.
11:8	BLANKSOURCE	R/W	0h	EPWMBLANK source select. This bit field determines which EPWMnBLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM0BLANK 1 EPWM1BLANK 2 EPWM2BLANK ... n-1 EPWM(n-1)BLANK
7	SWLOADSEL	R/W	0h	Software load select. Determines whether DACxVALA is updated from DACxVALS on SYSCLK or EPWMSYNCPER. 0 DACxVALA is updated from DACxVALS on SYSCLK 1 DACxVALA is updated from DACxVALS on EPWMSYNCPER

Table 3-178. CMPSSA_COMPDACCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	RAMPLOADSEL	R/W	0h	Ramp load select. Determines whether RAMPSTS is updated from RAMPMAXREFA or RAMPMAXREFS when COMPSTS[COMPSTST] is triggered. 0 RAMPSTS is loaded from RAMPMAXREFA 1 RAMPSTS is loaded from RAMPMAXREFS
5	SELREF	R/W	0h	CMPSS reference select 0 vref_1p8v as reference voltage [default] 1 vdd_1p8v as reference voltage
4:1	RAMPSOURCE	R/W	0h	EPWMSYNCPER source select. Determines which EPWMnSYNCPER signal is used within the CMPSS module. Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER
0	DACSOURCE	R/W	0h	DAC source select. Determines whether DACHVALA is updated from DACHVALS or from the ramp generator. 0 DACHVALA is updated from DACHVALS 1 DACHVALA is updated from the ramp generator

3.5.2.5 CMPSSA_COMPDACCTL2 Register

3.5.2.5.1 CMPSSA_COMPDACCTL2 Register (Offset = Ah) [reset = 0h]

CMPSS DAC Control Register 2

 Return to [Summary Table](#)
Table 3-179. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 000Ah
CMPSSA1	5020 100Ah
CMPSSA2	5020 200Ah
CMPSSA3	5020 300Ah
CMPSSA4	5020 400Ah
CMPSSA5	5020 500Ah
CMPSSA6	5020 600Ah
CMPSSA7	5020 700Ah
CMPSSA8	5020 800Ah

Figure 3-86. CMPSSA_COMPDACCTL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_3					RAMPSOURCE USEL	RESERVED_2	BLANKSOURCE EUSEL
R					R/W	R	R/W
0h					0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_1		DEACTIVESEL					DEENABLE
R		R/W					R/W
0h		0h					0h

Table 3-180. CMPSSA_COMPDACCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_3	R	0h	Reserved
10	RAMPSOURCEUSEL	R/W	0h	0: Selects EPWM0 to 15 as RAMP source 1: Selects EPWM16 to 31 as RAMP source
9	RESERVED_2	R	0h	Reserved
8	BLANKSOURCEUSEL	R/W	0h	0: Selects EPWM0 to 15 as blank source 1: Selects EPWM16 to 31 as blank source
7:6	RESERVED_1	R	0h	Reserved
5:1	DEACTIVESEL	R/W	0h	DEACTIVE source select: 0 : EPWM0.DEACTIVE 1 : EPWM1.DEACTIVE 2 : EPWM2.DEACTIVE 3 : EPWM3.DEACTIVE . . 31 : EPWM31.DEACTIVE
0	DEENABLE	R/W	0h	DE mode enable. 0 DE mode features disabled. 1 DE mode features enabled.

3.5.2.6 CMPSSA_DACHVALS Register

3.5.2.6.1 CMPSSA_DACHVALS Register (Offset = Ch) [reset = 0h]

CMPSS High DAC Value Shadow Register.

Return to [Summary Table](#)

Table 3-181. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 000Ch
CMPSSA1	5020 100Ch
CMPSSA2	5020 200Ch
CMPSSA3	5020 300Ch
CMPSSA4	5020 400Ch
CMPSSA5	5020 500Ch
CMPSSA6	5020 600Ch
CMPSSA7	5020 700Ch
CMPSSA8	5020 800Ch

Figure 3-87. CMPSSA_DACHVALS Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVAL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W							
0h							

Table 3-182. CMPSSA_DACHVALS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVAL	R/W	0h	High DAC shadow value. When COMPDACCTL[DACSOURCE]=0, the value of DACHVALS is loaded into DACHVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL].

3.5.2.7 CMPSSA_DACHVALA Register

3.5.2.7.1 CMPSSA_DACHVALA Register (Offset = Eh) [reset = 0h]

CMPSS High DAC Value Active Register.

Return to [Summary Table](#)

Table 3-183. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 000Eh
CMPSSA1	5020 100Eh
CMPSSA2	5020 200Eh
CMPSSA3	5020 300Eh
CMPSSA4	5020 400Eh
CMPSSA5	5020 500Eh
CMPSSA6	5020 600Eh
CMPSSA7	5020 700Eh
CMPSSA8	5020 800Eh

Figure 3-88. CMPSSA_DACHVALA Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVAL			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
DACVAL							
R							
0h							

Table 3-184. CMPSSA_DACHVALA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVAL	R	0h	High DAC active value. Value that is actively driven by the high DAC.

3.5.2.8 CMPSSA_RAMPMAXREFA Register

3.5.2.8.1 CMPSSA_RAMPMAXREFA Register (Offset = 10h) [reset = 0h]

CMPSS Ramp Max Reference Active Register.

Return to [Summary Table](#)

Table 3-185. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0010h
CMPSSA1	5020 1010h
CMPSSA2	5020 2010h
CMPSSA3	5020 3010h
CMPSSA4	5020 4010h
CMPSSA5	5020 5010h
CMPSSA6	5020 6010h
CMPSSA7	5020 7010h
CMPSSA8	5020 8010h

Figure 3-89. CMPSSA_RAMPMAXREFA Name Register

15	14	13	12	11	10	9	8
RAMPMAXREF							
R							
0h							
7	6	5	4	3	2	1	0
RAMPMAXREF							
R							
0h							

Table 3-186. CMPSSA_RAMPMAXREFA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RAMPMAXREF	R	0h	Ramp maximum reference active value. Latched value to be loaded into ramp generator RAMPSTS.

3.5.2.9 CMPSSA_RAMPMAXREFS Register

3.5.2.9.1 CMPSSA_RAMPMAXREFS Register (Offset = 14h) [reset = 0h]

CMPSS Ramp Max Reference Shadow Register.

Return to [Summary Table](#)

Table 3-187. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0014h
CMPSSA1	5020 1014h
CMPSSA2	5020 2014h
CMPSSA3	5020 3014h
CMPSSA4	5020 4014h
CMPSSA5	5020 5014h
CMPSSA6	5020 6014h
CMPSSA7	5020 7014h
CMPSSA8	5020 8014h

Figure 3-90. CMPSSA_RAMPMAXREFS Name Register

15	14	13	12	11	10	9	8
RAMPMAXREF							
R/W							
0h							
7	6	5	4	3	2	1	0
RAMPMAXREF							
R/W							
0h							

Table 3-188. CMPSSA_RAMPMAXREFS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RAMPMAXREF	R/W	0h	Ramp maximum reference shadow. Unlatched value to be loaded into ramp generator RAMPSTS.

3.5.2.10 CMPSSA_RAMPDECVALA Register

3.5.2.10.1 CMPSSA_RAMPDECVALA Register (Offset = 18h) [reset = 0h]

CMPSS Ramp Decrement Value Active Register.

Return to [Summary Table](#)

Table 3-189. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0018h
CMPSSA1	5020 1018h
CMPSSA2	5020 2018h
CMPSSA3	5020 3018h
CMPSSA4	5020 4018h
CMPSSA5	5020 5018h
CMPSSA6	5020 6018h
CMPSSA7	5020 7018h
CMPSSA8	5020 8018h

Figure 3-91. CMPSSA_RAMPDECVALA Name Register

15	14	13	12	11	10	9	8
RAMPDECVAL							
R							
0h							
7	6	5	4	3	2	1	0
RAMPDECVAL							
R							
0h							

Table 3-190. CMPSSA_RAMPDECVALA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RAMPDECVAL	R	0h	Ramp decrement value active. Latched value that will be subtracted from RAMPSTS.

3.5.2.11 CMPSSA_RAMPDECVALS Register

3.5.2.11.1 CMPSSA_RAMPDECVALS Register (Offset = 1Ch) [reset = 0h]

CMPSS Ramp Decrement Value Shadow Register.

Return to [Summary Table](#)

Table 3-191. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 001Ch
CMPSSA1	5020 101Ch
CMPSSA2	5020 201Ch
CMPSSA3	5020 301Ch
CMPSSA4	5020 401Ch
CMPSSA5	5020 501Ch
CMPSSA6	5020 601Ch
CMPSSA7	5020 701Ch
CMPSSA8	5020 801Ch

Figure 3-92. CMPSSA_RAMPDECVALS Name Register

15	14	13	12	11	10	9	8
RAMPDECVAL							
R/W							
0h							
7	6	5	4	3	2	1	0
RAMPDECVAL							
R/W							
0h							

Table 3-192. CMPSSA_RAMPDECVALS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RAMPDECVAL	R/W	0h	Ramp decrement value shadow. Unlatched value to be loaded into RAMPDECVALA.

3.5.2.12 CMPSSA_RAMPSTS Register

3.5.2.12.1 CMPSSA_RAMPSTS Register (Offset = 20h) [reset = 0h]

CMPSS Ramp Status Register.

Return to [Summary Table](#)

Table 3-193. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0020h
CMPSSA1	5020 1020h
CMPSSA2	5020 2020h
CMPSSA3	5020 3020h
CMPSSA4	5020 4020h
CMPSSA5	5020 5020h
CMPSSA6	5020 6020h
CMPSSA7	5020 7020h
CMPSSA8	5020 8020h

Figure 3-93. CMPSSA_RAMPSTS Name Register

15	14	13	12	11	10	9	8
RAMPVALUE							
R							
0h							
7	6	5	4	3	2	1	0
RAMPVALUE							
R							
0h							

Table 3-194. CMPSSA_RAMPSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	RAMPVALUE	R	0h	Ramp value. Present value of ramp generator.

3.5.2.13 CMPSSA_DACLVALS Register

3.5.2.13.1 CMPSSA_DACLVALS Register (Offset = 24h) [reset = 0h]

CMPSS Low DAC Value Shadow Register.

Return to [Summary Table](#)

Table 3-195. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0024h
CMPSSA1	5020 1024h
CMPSSA2	5020 2024h
CMPSSA3	5020 3024h
CMPSSA4	5020 4024h
CMPSSA5	5020 5024h
CMPSSA6	5020 6024h
CMPSSA7	5020 7024h
CMPSSA8	5020 8024h

Figure 3-94. CMPSSA_DACLVALS Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVAL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W							
0h							

Table 3-196. CMPSSA_DACLVALS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVAL	R/W	0h	Low DAC shadow value. value to be loaded into DACVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL].

3.5.2.14 CMPSSA_DACLVALA Register

3.5.2.14.1 CMPSSA_DACLVALA Register (Offset = 26h) [reset = 0h]

CMPSS Low DAC Value Active Register.

Return to [Summary Table](#)

Table 3-197. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0026h
CMPSSA1	5020 1026h
CMPSSA2	5020 2026h
CMPSSA3	5020 3026h
CMPSSA4	5020 4026h
CMPSSA5	5020 5026h
CMPSSA6	5020 6026h
CMPSSA7	5020 7026h
CMPSSA8	5020 8026h

Figure 3-95. CMPSSA_DACLVALA Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVAL			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
DACVAL							
R							
0h							

Table 3-198. CMPSSA_DACLVALA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVAL	R	0h	Low DAC active value. Value that is actively driven by the low DAC.

3.5.2.15 CMPSSA_RAMPDLYA Register

3.5.2.15.1 CMPSSA_RAMPDLYA Register (Offset = 28h) [reset = 0h]

CMPSS Ramp Delay Active Register.

Return to [Summary Table](#)

Table 3-199. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0028h
CMPSSA1	5020 1028h
CMPSSA2	5020 2028h
CMPSSA3	5020 3028h
CMPSSA4	5020 4028h
CMPSSA5	5020 5028h
CMPSSA6	5020 6028h
CMPSSA7	5020 7028h
CMPSSA8	5020 8028h

Figure 3-96. CMPSSA_RAMPDLYA Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DELAY			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
DELAY							
R							
0h							

Table 3-200. CMPSSA_RAMPDLYA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12:0	DELAY	R	0h	Ramp delay active value. Latched value of the number of cycles to delay the start of the ramp generator decremter after a EPWMSYNCPER is received.

3.5.2.16 CMPSSA_RAMPDLYS Register

3.5.2.16.1 CMPSSA_RAMPDLYS Register (Offset = 2Ah) [reset = 0h]

CMPSS Ramp Delay Shadow Register.

Return to [Summary Table](#)

Table 3-201. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 002Ah
CMPSSA1	5020 102Ah
CMPSSA2	5020 202Ah
CMPSSA3	5020 302Ah
CMPSSA4	5020 402Ah
CMPSSA5	5020 502Ah
CMPSSA6	5020 602Ah
CMPSSA7	5020 702Ah
CMPSSA8	5020 802Ah

Figure 3-97. CMPSSA_RAMPDLYS Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DELAY			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DELAY							
R/W							
0h							

Table 3-202. CMPSSA_RAMPDLYS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12:0	DELAY	R/W	0h	Ramp delay shadow value. Unlatched value to be loaded into RAMPDLYA.

3.5.2.17 CMPSSA_CTRIFILCTL Register

3.5.2.17.1 CMPSSA_CTRIFILCTL Register (Offset = 2Ch) [reset = 0h]

CTRIFL Filter Control Register.

Return to [Summary Table](#)

Table 3-203. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 002Ch
CMPSSA1	5020 102Ch
CMPSSA2	5020 202Ch
CMPSSA3	5020 302Ch
CMPSSA4	5020 402Ch
CMPSSA5	5020 502Ch
CMPSSA6	5020 602Ch
CMPSSA7	5020 702Ch
CMPSSA8	5020 802Ch

Figure 3-98. CMPSSA_CTRIFILCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-204. CMPSSA_CTRIFILCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1.
8:4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.5.2.18 CMPSSA_CTRIPLFILCLKCTL Register

3.5.2.18.1 CMPSSA_CTRIPLFILCLKCTL Register (Offset = 2Eh) [reset = 0h]

CTRIPL Filter Clock Control Register.

Return to [Summary Table](#)

Table 3-205. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 002Eh
CMPSSA1	5020 102Eh
CMPSSA2	5020 202Eh
CMPSSA3	5020 302Eh
CMPSSA4	5020 402Eh
CMPSSA5	5020 502Eh
CMPSSA6	5020 602Eh
CMPSSA7	5020 702Eh
CMPSSA8	5020 802Eh

Figure 3-99. CMPSSA_CTRIPLFILCLKCTL Name Register

15	14	13	12	11	10	9	8
CLKPRESCALE							
R/W							
0h							
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-206. CMPSSA_CTRIPLFILCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1.

3.5.2.19 CMPSSA_CTRIPHFILCTL Register

3.5.2.19.1 CMPSSA_CTRIPHFILCTL Register (Offset = 30h) [reset = 0h]

CTRIPH Filter Control Register.

Return to [Summary Table](#)

Table 3-207. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0030h
CMPSSA1	5020 1030h
CMPSSA2	5020 2030h
CMPSSA3	5020 3030h
CMPSSA4	5020 4030h
CMPSSA5	5020 5030h
CMPSSA6	5020 6030h
CMPSSA7	5020 7030h
CMPSSA8	5020 8030h

Figure 3-100. CMPSSA_CTRIPHFILCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-208. CMPSSA_CTRIPHFILCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1.
8:4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.5.2.20 CMPSSA_CTRIPHFILCLKCTL Register

3.5.2.20.1 CMPSSA_CTRIPHFILCLKCTL Register (Offset = 32h) [reset = 0h]

CTRIPH Filter Clock Control Register.

Return to [Summary Table](#)

Table 3-209. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0032h
CMPSSA1	5020 1032h
CMPSSA2	5020 2032h
CMPSSA3	5020 3032h
CMPSSA4	5020 4032h
CMPSSA5	5020 5032h
CMPSSA6	5020 6032h
CMPSSA7	5020 7032h
CMPSSA8	5020 8032h

Figure 3-101. CMPSSA_CTRIPHFILCLKCTL Name Register

15	14	13	12	11	10	9	8
CLKPRESCALE							
R/W							
0h							
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-210. CMPSSA_CTRIPHFILCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1.

3.5.2.21 CMPSSA_COMPLOCK Register

3.5.2.21.1 CMPSSA_COMPLOCK Register (Offset = 34h) [reset = 0h]

CMPSS Lock Register.

Return to [Summary Table](#)

Table 3-211. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0034h
CMPSSA1	5020 1034h
CMPSSA2	5020 2034h
CMPSSA3	5020 3034h
CMPSSA4	5020 4034h
CMPSSA5	5020 5034h
CMPSSA6	5020 6034h
CMPSSA7	5020 7034h
CMPSSA8	5020 8034h

Figure 3-102. CMPSSA_COMPLOCK Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			TEST	CTRIIP	DACCTL	COMPHYSCTL	COMPCTL
R			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 3-212. CMPSSA_COMPLOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
15:5	RESERVED_1	R	0h	Reserved
4	TEST	R/W1TS	0h	TEST Lock. This bit, when set, will prevent any further writes to the any undocumented registers that may effect the performance/ behavior of this block. Once set this bit can only be cleared by a reset.
3	CTRIIP	R/W1TS	0h	Lock write-access to the CTRIPxFILCTL and CTRIPxFILCLKCTL registers. 0 CTRIPxFILCTL and CTRIPxFILCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 CTRIPxFILCTL and CTRIPxFILCLKCTL registers are locked. Only a system reset can clear this bit.
2	DACCTL	R/W1TS	0h	Lock write-access to the DACCTL register. 0 DACCTL register is not locked. Write 0 to this bit has no effect. 1 DACCTL register is locked. Only a system reset can clear this bit.
1	COMPHYSCTL	R/W1TS	0h	Lock write-access to the COMPHYSCTL register. 0 COMPHYSCTL register is not locked. Write 0 to this bit has no effect. 1 COMPHYSCTL register is locked. Only a system reset can clear this bit.
0	COMPCTL	R/W1TS	0h	Lock write-access to the COMPCTL register. 0 COMPCTL register is not locked. Write 0 to this bit has no effect. 1 COMPCTL register is locked. Only a system reset can clear this bit.

3.5.2.22 CMPSSA_DACHVALS2 Register

3.5.2.22.1 CMPSSA_DACHVALS2 Register (Offset = 38h) [reset = 0h]

CMPSS High DAC Value Shadow Register 2

Return to [Summary Table](#)

Table 3-213. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 0038h
CMPSSA1	5020 1038h
CMPSSA2	5020 2038h
CMPSSA3	5020 3038h
CMPSSA4	5020 4038h
CMPSSA5	5020 5038h
CMPSSA6	5020 6038h
CMPSSA7	5020 7038h
CMPSSA8	5020 8038h

Figure 3-103. CMPSSA_DACHVALS2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVAL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W							
0h							

Table 3-214. CMPSSA_DACHVALS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVAL	R/W	0h	High DAC shadow register2 value. When COMPDACCTL[DACSOURCE]=0, the value of DACHVALS2 is loaded into DACHVALA when DE mode is enabled and selected DEACTIVE input is asserted.

3.5.2.23 CMPSSA_DACLVALS2 Register

3.5.2.23.1 CMPSSA_DACLVALS2 Register (Offset = 3Ah) [reset = 0h]

CMPSS Low DAC Value Shadow Register 2

Return to [Summary Table](#)

Table 3-215. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 003Ah
CMPSSA1	5020 103Ah
CMPSSA2	5020 203Ah
CMPSSA3	5020 303Ah
CMPSSA4	5020 403Ah
CMPSSA5	5020 503Ah
CMPSSA6	5020 603Ah
CMPSSA7	5020 703Ah
CMPSSA8	5020 803Ah

Figure 3-104. CMPSSA_DACLVALS2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DACVAL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W							
0h							

Table 3-216. CMPSSA_DACLVALS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:0	DACVAL	R/W	0h	Low DAC shadow register2 value. Value of DACHVALS2 is loaded into DACHVALA when DE mode is enabled and selected DEACTIVE input is asserted.

3.5.2.24 CMPSSA_CONFIG1 Register

3.5.2.24.1 CMPSSA_CONFIG1 Register (Offset = 3Ch) [reset = 0h]

CMPSS Config1 Register.

Return to [Summary Table](#)

Table 3-217. Instance Table

Instance Name	Physical Address
CMPSSA0	5020 003Ch
CMPSSA1	5020 103Ch
CMPSSA2	5020 203Ch
CMPSSA3	5020 303Ch
CMPSSA4	5020 403Ch
CMPSSA5	5020 503Ch
CMPSSA6	5020 603Ch
CMPSSA7	5020 703Ch
CMPSSA8	5020 803Ch

Figure 3-105. CMPSSA_CONFIG1 Name Register

15	14	13	12	11	10	9	8
SPARE							
R/W							
0h							
7	6	5	4	3	2	1	0
COMPLHYS				COMPHHYS			
R/W				R/W			
0h				0h			

Table 3-218. CMPSSA_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	SPARE	R/W	0h	SPARE
7:4	COMPLHYS	R/W	0h	CompL Hysteresis COMPLHYS[3] : reserved COMPLHYS[2] : Controls which comparator output value hysteresis is applied to. 1'b0 : Hysteresis is applied when the comparator output is 1'b1 1'b1 : Hysteresis is applied when the comparator output is 1'b0 COMPLHYS[1:0] = hysteresis value 2'b00 : 0 LSB 2'b01 : 17.5 LSB 2'b10 : 35 LSB 2'b11 : 52.5 LSB
3:0	COMPHHYS	R/W	0h	CompH Hysteresis COMPHHYS[3] : reserved COMPHHYS[2] : Controls which comparator output value hysteresis is applied to. 1'b0 : Hysteresis is applied when the comparator output is 1'b1 1'b1 : Hysteresis is applied when the comparator output is 1'b0 COMPHHYS[1:0] = hysteresis value 2'b00 : 0 LSB 2'b01 : 17.5 LSB 2'b10 : 35 LSB 2'b11 : 52.5 LSB

3.6 OTTOCAL

OTTOCAL

3.6.1 OTTOCAL Summaries

OTTOCAL Summaries

Table 3-219. OTTOCAL Registers, Base Address=502E 0000h, Length=4096

Offset	Length	Register Name	OTTOCAL0 Physical Address	OTTOCAL1 Physical Address
42h	16	OTTOCAL_HRPWR	502E 0042h	502E 1042h
44h	16	OTTOCAL_HRCAL	502E 0044h	502E 1044h
46h	16	OTTOCAL_HRPRD	502E 0046h	502E 1046h
48h	16	OTTOCAL_HRCNT0	502E 0048h	502E 1048h
4Ah	16	OTTOCAL_HRCNT1	502E 004Ah	502E 104Ah
4Ch	16	OTTOCAL_HRMSTEP	502E 004Ch	502E 104Ch

3.6.2 OTTOCAL Registers

OTTOCAL Registers

3.6.2.1 OTTOCAL_HRPWR Register

3.6.2.1.1 OTTOCAL_HRPWR Register (Offset = 42h) [reset = 0h]

HRPWM Power Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Return to [Summary Table](#)

Table 3-220. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0042h
OTTOCAL1	502E 1042h

Figure 3-106. OTTOCAL_HRPWR Name Register

15	14	13	12	11	10	9	8
CALPWRON	RESERVED_1					CALSEL	
R/W	R					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
CALSEL		TESTSEL	CALSTS	CNTSEL	CALSTART	CALMODE	
R/W		R/W	R	R/W	R/W	R/W	
0h		0h	0h	0h	0h	0h	

Table 3-221. OTTOCAL_HRPWR Register Field Descriptions

Bit	Field	Type	Reset	Description
15	CALPWRON	R/W	0h	MEP Calibration Power Bits [only available on ePWM1] 0:Disables MEP calibration logic in the HRPWM and reduces power consumption. 1:Enables MEP calibration logic
14:10	RESERVED_1	R	0h	Reserved
9:6	CALSEL	R/W	0h	EPWM Delay Line Selection for Calibration:
5	TESTSEL	R/W	0h	Test Mode Select Bit: This bit selects if a dummy delay is added in Oscillator Calibration mode to help reducing frequency when small delays are used:
4	CALSTS	R	0h	Calibration Status Bit: This bit, when set to 1, indicates that calibration is in progress. It is set to 0 when:
3	CNTSEL	R/W	0h	Counter Select Bit: Functionality of this bit has changed. When HRCNT0 or HRCNT1 reaches 0xFFFF, both counters are frozen. This bit will have an effect on when calibration starts:
2	CALSTART	R/W	0h	Calibration Start/Stop Bit:
1:0	CALMODE	R/W	0h	Note: CALMODE bits in HRPWM Module. Not used here.

3.6.2.2 OTTOCAL_HRCAL Register

3.6.2.2.1 OTTOCAL_HRCAL Register (Offset = 44h) [reset = 0h]

HRPWM Calibration Register.

Return to [Summary Table](#)

Table 3-222. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0044h
OTTOCAL1	502E 1044h

Figure 3-107. OTTOCAL_HRCAL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
HRCAL							
R/W							
0h							

Table 3-223. OTTOCAL_HRCAL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:0	HRCAL	R/W	0h	These 8-bits are used to select the number of delay elements during oscillator calibration for the calibration delay line [DCAL] only. The user configures the desired delay and then initiates a calibration run. Based on the calibration run result, the delay is increased/decreased for the next calibration run.

3.6.2.3 OTTOCAL_HRPRD Register

3.6.2.3.1 OTTOCAL_HRPRD Register (Offset = 46h) [reset = 0h]

HRPWM Period Register.

Return to [Summary Table](#)

Table 3-224. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0046h
OTTOCAL1	502E 1046h

Figure 3-108. OTTOCAL_HRPRD Name Register

15	14	13	12	11	10	9	8
HRPRD							
R/W							
0h							
7	6	5	4	3	2	1	0
HRPRD							
R/W							
0h							

Table 3-225. OTTOCAL_HRPRD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	HRPRD	R/W	0h	These 8-bits are used to select the number of delay elements during oscillator calibration for the calibration delay line [DCAL] only.

3.6.2.4 OTTOCAL_HRCNT0 Register

3.6.2.4.1 OTTOCAL_HRCNT0 Register (Offset = 48h) [reset = 0h]

HRPWM Counter 0 Register.

Return to [Summary Table](#)

Table 3-226. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0048h
OTTOCAL1	502E 1048h

Figure 3-109. OTTOCAL_HRCNT0 Name Register

15	14	13	12	11	10	9	8
HRCNT0							
R/W							
0h							
7	6	5	4	3	2	1	0
HRCNT0							
R/W							
0h							

Table 3-227. OTTOCAL_HRCNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	HRCNT0	R/W	0h	The HRCNT0 counter increments on every ring oscillator clock pulse.

3.6.2.5 OTTOCAL_HRCNT1 Register

3.6.2.5.1 OTTOCAL_HRCNT1 Register (Offset = 4Ah) [reset = 0h]

HRPWM Counter 1 Register.

Return to [Summary Table](#)

Table 3-228. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 004Ah
OTTOCAL1	502E 104Ah

Figure 3-110. OTTOCAL_HRCNT1 Name Register

15	14	13	12	11	10	9	8
HRCNT1							
R/W							
0h							
7	6	5	4	3	2	1	0
HRCNT1							
R/W							
0h							

Table 3-229. OTTOCAL_HRCNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	HRCNT1	R/W	0h	The HRCNT1 counter increments on every system clock pulse.

3.6.2.6 OTTOCAL_HRMSTEP Register

3.6.2.6.1 OTTOCAL_HRMSTEP Register (Offset = 4Ch) [reset = 0h]

HRPWM MEP Step Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

Return to [Summary Table](#)

Table 3-230. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 004Ch
OTTOCAL1	502E 104Ch

Figure 3-111. OTTOCAL_HRMSTEP Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
HRMSTEP							
R/W							
0h							

Table 3-231. OTTOCAL_HRMSTEP Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:0	HRMSTEP	R/W	0h	High Resolution MEP Step When auto-conversion is enabled [HRCNFG[AUTOCONV] = 1], This 8-bit field contains the MEP_ScaleFactor [number of MEP steps per coarse steps] used by the hardware to automatically convert the value in the CMPAHR, CMPBHR, DBFEDHR, DBREDHR, TBPHSHR, or TBPRDHR register to a scaled micro-edge delay on the high-resolution ePWM output. The value in this register is written by the SFO calibration software at the end of each calibration run.

3.7 ECAP

ECAP

3.7.1 ECAP Summaries

ECAP Summaries

Table 3-232. ECAP Registers, Base Address=5024 0000h, Length=256

Offset	Length	Register Name	ECAP0 Physical Address	ECAP1 Physical Address	ECAP2 Physical Address
0h	32	ECAP_TSCTR	5024 0000h	5024 1000h	5024 2000h
4h	32	ECAP_CTRPHS	5024 0004h	5024 1004h	5024 2004h
8h	32	ECAP_CAP1	5024 0008h	5024 1008h	5024 2008h
Ch	32	ECAP_CAP2	5024 000Ch	5024 100Ch	5024 200Ch
10h	32	ECAP_CAP3	5024 0010h	5024 1010h	5024 2010h
14h	32	ECAP_CAP4	5024 0014h	5024 1014h	5024 2014h
24h	32	ECAP_ECCTL0	5024 0024h	5024 1024h	5024 2024h
28h	16	ECAP_ECCTL1	5024 0028h	5024 1028h	5024 2028h
2Ah	16	ECAP_ECCTL2	5024 002Ah	5024 102Ah	5024 202Ah
2Ch	16	ECAP_ECEINT	5024 002Ch	5024 102Ch	5024 202Ch
2Eh	16	ECAP_ECFLG	5024 002Eh	5024 102Eh	5024 202Eh
30h	16	ECAP_ECCLR	5024 0030h	5024 1030h	5024 2030h
32h	16	ECAP_ECFRC	5024 0032h	5024 1032h	5024 2032h
3Ch	32	ECAP_ECAPSYNCINSEL	5024 003Ch	5024 103Ch	5024 203Ch
80h	32	ECAP_MUNIT_COMMON_CTL	5024 0080h	5024 1080h	5024 2080h
C0h	32	ECAP_MUNIT_1_CTL	5024 00C0h	5024 10C0h	5024 20C0h
C4h	32	ECAP_MUNIT_1_SHADOW_CTL	5024 00C4h	5024 10C4h	5024 20C4h
D0h	32	ECAP_MUNIT_1_MIN	5024 00D0h	5024 10D0h	5024 20D0h
D4h	32	ECAP_MUNIT_1_MAX	5024 00D4h	5024 10D4h	5024 20D4h
D8h	32	ECAP_MUNIT_1_MIN_SHADOW	5024 00D8h	5024 10D8h	5024 20D8h
DCh	32	ECAP_MUNIT_1_MAX_SHADOW	5024 00DCh	5024 10DCh	5024 20DCh
E0h	32	ECAP_MUNIT_1_DEBUG_RANGE_MIN	5024 00E0h	5024 10E0h	5024 20E0h
E4h	32	ECAP_MUNIT_1_DEBUG_RANGE_MAX	5024 00E4h	5024 10E4h	5024 20E4h
100h	32	ECAP_MUNIT_2_CTL	5024 0100h	5024 1100h	5024 2100h
104h	32	ECAP_MUNIT_2_SHADOW_CTL	5024 0104h	5024 1104h	5024 2104h
110h	32	ECAP_MUNIT_2_MIN	5024 0110h	5024 1110h	5024 2110h
114h	32	ECAP_MUNIT_2_MAX	5024 0114h	5024 1114h	5024 2114h
118h	32	ECAP_MUNIT_2_MIN_SHADOW	5024 0118h	5024 1118h	5024 2118h
11Ch	32	ECAP_MUNIT_2_MAX_SHADOW	5024 011Ch	5024 111Ch	5024 211Ch
120h	32	ECAP_MUNIT_2_DEBUG_RANGE_MIN	5024 0120h	5024 1120h	5024 2120h
124h	32	ECAP_MUNIT_2_DEBUG_RANGE_MAX	5024 0124h	5024 1124h	5024 2124h

Table 3-233. ECAP Registers, Base Address=5024 0000h, Length=256

Offset	Length	Register Name	ECAP3 Physical Address	ECAP4 Physical Address	ECAP5 Physical Address
0h	32	ECAP_TSCTR	5024 3000h	5024 4000h	5024 5000h

Table 3-233. ECAP Registers, Base Address=5024 0000h, Length=256 (continued)

Offset	Length	Register Name	ECAP3 Physical Address	ECAP4 Physical Address	ECAP5 Physical Address
4h	32	ECAP_CTRPHS	5024 3004h	5024 4004h	5024 5004h
8h	32	ECAP_CAP1	5024 3008h	5024 4008h	5024 5008h
Ch	32	ECAP_CAP2	5024 300Ch	5024 400Ch	5024 500Ch
10h	32	ECAP_CAP3	5024 3010h	5024 4010h	5024 5010h
14h	32	ECAP_CAP4	5024 3014h	5024 4014h	5024 5014h
24h	32	ECAP_ECCTL0	5024 3024h	5024 4024h	5024 5024h
28h	16	ECAP_ECCTL1	5024 3028h	5024 4028h	5024 5028h
2Ah	16	ECAP_ECCTL2	5024 302Ah	5024 402Ah	5024 502Ah
2Ch	16	ECAP_ECEINT	5024 302Ch	5024 402Ch	5024 502Ch
2Eh	16	ECAP_ECFLG	5024 302Eh	5024 402Eh	5024 502Eh
30h	16	ECAP_ECCLR	5024 3030h	5024 4030h	5024 5030h
32h	16	ECAP_ECFRC	5024 3032h	5024 4032h	5024 5032h
3Ch	32	ECAP_ECAPSYNCINSEL	5024 303Ch	5024 403Ch	5024 503Ch
80h	32	ECAP_MUNIT_COMMON_CTL	5024 3080h	5024 4080h	5024 5080h
C0h	32	ECAP_MUNIT_1_CTL	5024 30C0h	5024 40C0h	5024 50C0h
C4h	32	ECAP_MUNIT_1_SHADOW_CTL	5024 30C4h	5024 40C4h	5024 50C4h
D0h	32	ECAP_MUNIT_1_MIN	5024 30D0h	5024 40D0h	5024 50D0h
D4h	32	ECAP_MUNIT_1_MAX	5024 30D4h	5024 40D4h	5024 50D4h
D8h	32	ECAP_MUNIT_1_MIN_SHADOW	5024 30D8h	5024 40D8h	5024 50D8h
DCh	32	ECAP_MUNIT_1_MAX_SHADOW	5024 30DCh	5024 40DCh	5024 50DCh
E0h	32	ECAP_MUNIT_1_DEBUG_RANGE_MIN	5024 30E0h	5024 40E0h	5024 50E0h
E4h	32	ECAP_MUNIT_1_DEBUG_RANGE_MAX	5024 30E4h	5024 40E4h	5024 50E4h
100h	32	ECAP_MUNIT_2_CTL	5024 3100h	5024 4100h	5024 5100h
104h	32	ECAP_MUNIT_2_SHADOW_CTL	5024 3104h	5024 4104h	5024 5104h
110h	32	ECAP_MUNIT_2_MIN	5024 3110h	5024 4110h	5024 5110h
114h	32	ECAP_MUNIT_2_MAX	5024 3114h	5024 4114h	5024 5114h
118h	32	ECAP_MUNIT_2_MIN_SHADOW	5024 3118h	5024 4118h	5024 5118h
11Ch	32	ECAP_MUNIT_2_MAX_SHADOW	5024 311Ch	5024 411Ch	5024 511Ch
120h	32	ECAP_MUNIT_2_DEBUG_RANGE_MIN	5024 3120h	5024 4120h	5024 5120h
124h	32	ECAP_MUNIT_2_DEBUG_RANGE_MAX	5024 3124h	5024 4124h	5024 5124h

Table 3-234. ECAP Registers, Base Address=5024 0000h, Length=256

Offset	Length	Register Name	ECAP6 Physical Address	ECAP7 Physical Address
0h	32	ECAP_TSCTR	5024 6000h	5024 7000h
4h	32	ECAP_CTRPHS	5024 6004h	5024 7004h
8h	32	ECAP_CAP1	5024 6008h	5024 7008h
Ch	32	ECAP_CAP2	5024 600Ch	5024 700Ch
10h	32	ECAP_CAP3	5024 6010h	5024 7010h
14h	32	ECAP_CAP4	5024 6014h	5024 7014h
24h	32	ECAP_ECCTL0	5024 6024h	5024 7024h
28h	16	ECAP_ECCTL1	5024 6028h	5024 7028h
2Ah	16	ECAP_ECCTL2	5024 602Ah	5024 702Ah
2Ch	16	ECAP_ECEINT	5024 602Ch	5024 702Ch

Table 3-234. ECAP Registers, Base Address=5024 0000h, Length=256 (continued)

Offset	Length	Register Name	ECAP6 Physical Address	ECAP7 Physical Address
2Eh	16	ECAP_ECFLG	5024 602Eh	5024 702Eh
30h	16	ECAP_ECCLR	5024 6030h	5024 7030h
32h	16	ECAP_ECFRC	5024 6032h	5024 7032h
3Ch	32	ECAP_ECAPSYNCINSEL	5024 603Ch	5024 703Ch
80h	32	ECAP_MUNIT_COMMON_CTL	5024 6080h	5024 7080h
C0h	32	ECAP_MUNIT_1_CTL	5024 60C0h	5024 70C0h
C4h	32	ECAP_MUNIT_1_SHADOW_CTL	5024 60C4h	5024 70C4h
D0h	32	ECAP_MUNIT_1_MIN	5024 60D0h	5024 70D0h
D4h	32	ECAP_MUNIT_1_MAX	5024 60D4h	5024 70D4h
D8h	32	ECAP_MUNIT_1_MIN_SHADOW	5024 60D8h	5024 70D8h
DCh	32	ECAP_MUNIT_1_MAX_SHADOW	5024 60DCh	5024 70DCh
E0h	32	ECAP_MUNIT_1_DEBUG_RANGE_MIN	5024 60E0h	5024 70E0h
E4h	32	ECAP_MUNIT_1_DEBUG_RANGE_MAX	5024 60E4h	5024 70E4h
100h	32	ECAP_MUNIT_2_CTL	5024 6100h	5024 7100h
104h	32	ECAP_MUNIT_2_SHADOW_CTL	5024 6104h	5024 7104h
110h	32	ECAP_MUNIT_2_MIN	5024 6110h	5024 7110h
114h	32	ECAP_MUNIT_2_MAX	5024 6114h	5024 7114h
118h	32	ECAP_MUNIT_2_MIN_SHADOW	5024 6118h	5024 7118h
11Ch	32	ECAP_MUNIT_2_MAX_SHADOW	5024 611Ch	5024 711Ch
120h	32	ECAP_MUNIT_2_DEBUG_RANGE_MIN	5024 6120h	5024 7120h
124h	32	ECAP_MUNIT_2_DEBUG_RANGE_MAX	5024 6124h	5024 7124h

3.7.2 ECAP Registers

ECAP Registers

3.7.2.1 ECAP_TSCTR Register

3.7.2.1.1 ECAP_TSCTR Register (Offset = 0h) [reset = 0h]

Time-Stamp Counter.

Return to [Summary Table](#)

Table 3-235. Instance Table

Instance Name	Physical Address
ECAP0	5024 0000h
ECAP1	5024 1000h
ECAP2	5024 2000h
ECAP3	5024 3000h
ECAP4	5024 4000h
ECAP5	5024 5000h
ECAP6	5024 6000h
ECAP7	5024 7000h

Figure 3-112. ECAP_TSCTR Name Register

31	30	29	28	27	26	25	24
TSCTR							
R/W							
0h							
23	22	21	20	19	18	17	16
TSCTR							
R/W							
0h							
15	14	13	12	11	10	9	8
TSCTR							
R/W							
0h							
7	6	5	4	3	2	1	0
TSCTR							
R/W							
0h							

Table 3-236. ECAP_TSCTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TSCTR	R/W	0h	Active 32-bit counter register that is used as the capture time-base HR mode : 1] This register reads HRCOUNTER value and is not writable 2] can be reset using CTRFILTRSET 3] Its not synchronized to SYSCLK domain so reads may not be accurate

3.7.2.2 ECAP_CTRPHS Register

3.7.2.2.1 ECAP_CTRPHS Register (Offset = 4h) [reset = 0h]

Counter Phase Offset Value Register.

Return to [Summary Table](#)

Table 3-237. Instance Table

Instance Name	Physical Address
ECAP0	5024 0004h
ECAP1	5024 1004h
ECAP2	5024 2004h
ECAP3	5024 3004h
ECAP4	5024 4004h
ECAP5	5024 5004h
ECAP6	5024 6004h
ECAP7	5024 7004h

Figure 3-113. ECAP_CTRPHS Name Register

31	30	29	28	27	26	25	24
CTRPHS							
R/W							
0h							
23	22	21	20	19	18	17	16
CTRPHS							
R/W							
0h							
15	14	13	12	11	10	9	8
CTRPHS							
R/W							
0h							
7	6	5	4	3	2	1	0
CTRPHS							
R/W							
0h							

Table 3-238. ECAP_CTRPHS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CTRPHS	R/W	0h	Counter phase value register that can be programmed for phase lag/lead. This register CTRPHS is loaded into TSCTR upon either a SYNCI event or S/W force via a control bit. Used to achieve phase control synchronization with respect to other eCAP and EPWM time-bases. This register is not applicable in HR mode.

3.7.2.3 ECAP_CAP1 Register

3.7.2.3.1 ECAP_CAP1 Register (Offset = 8h) [reset = 0h]

Capture 1 Register.

Return to [Summary Table](#)

Table 3-239. Instance Table

Instance Name	Physical Address
ECAP0	5024 0008h
ECAP1	5024 1008h
ECAP2	5024 2008h
ECAP3	5024 3008h
ECAP4	5024 4008h
ECAP5	5024 5008h
ECAP6	5024 6008h
ECAP7	5024 7008h

Figure 3-114. ECAP_CAP1 Name Register

31	30	29	28	27	26	25	24
CAP1							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP1							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP1							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP1							
R/W							
0h							

Table 3-240. ECAP_CAP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP1	R/W	0h	This register can be loaded (written) by: 1. Time-Stamp (counter value) during a capture event. 2. Software - may be useful for test purposes/initialization. 3. APRD shadow register (ECAP_CAP3) when used in APWM mode.

3.7.2.4 ECAP_CAP2 Register

3.7.2.4.1 ECAP_CAP2 Register (Offset = Ch) [reset = 0h]

Capture 2 Register.

Return to [Summary Table](#)

Table 3-241. Instance Table

Instance Name	Physical Address
ECAP0	5024 000Ch
ECAP1	5024 100Ch
ECAP2	5024 200Ch
ECAP3	5024 300Ch
ECAP4	5024 400Ch
ECAP5	5024 500Ch
ECAP6	5024 600Ch
ECAP7	5024 700Ch

Figure 3-115. ECAP_CAP2 Name Register

31	30	29	28	27	26	25	24
CAP2							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP2							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP2							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP2							
R/W							
0h							

Table 3-242. ECAP_CAP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP2	R/W	0h	This register can be loaded (written) by: 1. Time-Stamp (counter value) during a capture event. 2. Software - may be useful for test purposes. 3. ACMP shadow register (ECAP_CAP4) when used in APWM mode.

3.7.2.5 ECAP_CAP3 Register

3.7.2.5.1 ECAP_CAP3 Register (Offset = 10h) [reset = 0h]

Capture 3 Register.

Return to [Summary Table](#)

Table 3-243. Instance Table

Instance Name	Physical Address
ECAP0	5024 0010h
ECAP1	5024 1010h
ECAP2	5024 2010h
ECAP3	5024 3010h
ECAP4	5024 4010h
ECAP5	5024 5010h
ECAP6	5024 6010h
ECAP7	5024 7010h

Figure 3-116. ECAP_CAP3 Name Register

31	30	29	28	27	26	25	24
CAP3							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP3							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP3							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP3							
R/W							
0h							

Table 3-244. ECAP_CAP3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP3	R/W	0h	In CMP mode this is a time-stamp capture register. In APMW mode this is the period shadow (APER) register. User updates the PWM period value via this register. In this mode the ECAP_CAP3 (APRD) register shadows the ECAP_CAP1 register.

3.7.2.6 ECAP_CAP4 Register

3.7.2.6.1 ECAP_CAP4 Register (Offset = 14h) [reset = 0h]

Capture 4 Register.

Return to [Summary Table](#)

Table 3-245. Instance Table

Instance Name	Physical Address
ECAP0	5024 0014h
ECAP1	5024 1014h
ECAP2	5024 2014h
ECAP3	5024 3014h
ECAP4	5024 4014h
ECAP5	5024 5014h
ECAP6	5024 6014h
ECAP7	5024 7014h

Figure 3-117. ECAP_CAP4 Name Register

31	30	29	28	27	26	25	24
CAP4							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP4							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP4							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP4							
R/W							
0h							

Table 3-246. ECAP_CAP4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP4	R/W	0h	In CMP mode this is a time-stamp capture register. In APMW mode this is the compare shadow (ACMP) register. User updates the PWM Compare value via this register. In this mode the ECAP_CAP4 (ACMP) register shadows the ECAP_CAP2 register.

3.7.2.7 ECAP_ECCTL0 Register

3.7.2.7.1 ECAP_ECCTL0 Register (Offset = 24h) [reset = FFh]

Capture Control Register 0

 Return to [Summary Table](#)
Table 3-247. Instance Table

Instance Name	Physical Address
ECAP0	5024 0024h
ECAP1	5024 1024h
ECAP2	5024 2024h
ECAP3	5024 3024h
ECAP4	5024 4024h
ECAP5	5024 5024h
ECAP6	5024 6024h
ECAP7	5024 7024h

Figure 3-118. ECAP_ECCTL0 Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2						SOCEVTSEL	
R						R/W	
0h						0h	
15	14	13	12	11	10	9	8
QUALPRD				RESERVED_1			
R/W				R			
0h				0h			
7	6	5	4	3	2	1	0
INPUTSEL							
R/W							
FFh							

Table 3-248. ECAP_ECCTL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED_2	R	0h	Reserved
17:16	SOCEVTSEL	R/W	0h	ADC SOC event select Capture Mode: 00b[R/W] = SOC trigger source is CEVT1 01b[R/W] = SOC trigger source is CEVT2 10b[R/W] = SOC trigger source is CEVT3 11b[R/W] = SOC trigger source is CEVT4 APWM Mode: 00b[R/W] = SOC trigger interrupt source is period match 01b[R/W] = SOC trigger interrupt source is compare match 10b[R/W] = SOC trigger interrupt source is period match or compare match 11b[R/W] = Disabled

Table 3-248. ECAP_ECCTL0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:12	QUALPRD	R/W	0h	Qual period to filter out noise on input signals being monitored, Not applicable for HR mode. 0x0 : Bypass 0x1 : pulses of with 1 cycle or less will be filtered out 0x2 : pulses of with 2 cycles or less will be filtered out ... 0xF : pulses of with 15 cycles or less will be filtered out
11:8	RESERVED_1	R	0h	Reserved
7:0	INPUTSEL	R/W	FFh	Capture input source select bits 0x0 capture input is ECAPxINPUT[0] 0x1 capture input is ECAPxINPUT[1] 0x2 capture input is ECAPxINPUT[2] ... 0xFF capture input is ECAPxINPUT[256]

3.7.2.8 ECAP_ECCTL1 Register

3.7.2.8.1 ECAP_ECCTL1 Register (Offset = 28h) [reset = 0h]

Capture Control Register 1

Return to [Summary Table](#)

Table 3-249. Instance Table

Instance Name	Physical Address
ECAP0	5024 0028h
ECAP1	5024 1028h
ECAP2	5024 2028h
ECAP3	5024 3028h
ECAP4	5024 4028h
ECAP5	5024 5028h
ECAP6	5024 6028h
ECAP7	5024 7028h

Figure 3-119. ECAP_ECCTL1 Name Register

15	14	13	12	11	10	9	8
FREE_SOFT		PRESCALE					CAPLDEN
R/W		R/W					R/W
0h		0h					0h
7	6	5	4	3	2	1	0
CTRRST4	CAP4POL	CTRRST3	CAP3POL	CTRRST2	CAP2POL	CTRRST1	CAP1POL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-250. ECAP_ECCTL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	FREE_SOFT	R/W	0h	Emulation Control 0 TSCTR counter stops immediately on emulation suspend 1 TSCTR counter runs until = 0 2 TSCTR counter is unaffected by emulation suspend (Run Free) 3 TSCTR counter is unaffected by emulation suspend (Run Free)
13:9	PRESCALE	R/W	0h	Event Filter prescale select 0 Divide by 1 (i.e., no prescale, by-pass the prescaler) 1 Divide by 2 2 Divide by 4 3 Divide by 6 4 Divide by 8 5 Divide by 10 30 Divide by 60 31 Divide by 62
8	CAPLDEN	R/W	0h	Enable Loading of CAP1-4 registers on a capture event. Note that this bit does not disable CEVTn events from being generated. 0 Disable CAP1-4 register loads at capture event time. 1 Enable CAP1-4 register loads at capture event time.

Table 3-250. ECAP_ECCTL1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	CTRRST4	R/W	0h	Counter Reset on Capture Event 4 0 Do not reset counter on Capture Event 4 (absolute time stamp operation) 1 Reset counter after Capture Event 4 time-stamp has been captured (used in difference mode operation)
6	CAP4POL	R/W	0h	Capture Event 4 Polarity select 0 Capture Event 4 triggered on a rising edge (RE) 1 Capture Event 4 triggered on a falling edge (FE)
5	CTRRST3	R/W	0h	Counter Reset on Capture Event 3 0 Do not reset counter on Capture Event 3 (absolute time stamp) 1 Reset counter after Event 3 time-stamp has been captured (used in difference mode operation)
4	CAP3POL	R/W	0h	Capture Event 3 Polarity select 0 Capture Event 3 triggered on a rising edge (RE) 1 Capture Event 3 triggered on a falling edge (FE)
3	CTRRST2	R/W	0h	Counter Reset on Capture Event 2 0 Do not reset counter on Capture Event 2 (absolute time stamp) 1 Reset counter after Event 2 time-stamp has been captured (used in difference mode operation)
2	CAP2POL	R/W	0h	Capture Event 2 Polarity select 0 Capture Event 2 triggered on a rising edge (RE) 1 Capture Event 2 triggered on a falling edge (FE)
1	CTRRST1	R/W	0h	Counter Reset on Capture Event 1 0 Do not reset counter on Capture Event 1 (absolute time stamp) 1 Reset counter after Event 1 time-stamp has been captured (used in difference mode operation)
0	CAP1POL	R/W	0h	Capture Event 1 Polarity select 0 Capture Event 1 triggered on a rising edge (RE) 1 Capture Event 1 triggered on a falling edge (FE)

3.7.2.9 ECAP_ECCTL2 Register

3.7.2.9.1 ECAP_ECCTL2 Register (Offset = 2Ah) [reset = 6h]

Capture Control Register 2

 Return to [Summary Table](#)
Table 3-251. Instance Table

Instance Name	Physical Address
ECAP0	5024 002Ah
ECAP1	5024 102Ah
ECAP2	5024 202Ah
ECAP3	5024 302Ah
ECAP4	5024 402Ah
ECAP5	5024 502Ah
ECAP6	5024 602Ah
ECAP7	5024 702Ah

Figure 3-120. ECAP_ECCTL2 Name Register

15	14	13	12	11	10	9	8
MODCNRSTS		DMAEVTSEL		CTRFILTRESE T	APWMPOL	CAP_APWM	SWSYNC
R/W		R/W		R/W1TC	R/W	R/W	R/W1TS
0h		0h		0h	0h	0h	0h
7	6	5	4	3	2	1	0
SYNCO_SEL		SYNCl_EN	TSTRSTOP	REARM	STOP_WRAP		CONT_ONESH T
R/W		R/W	R/W	R/W1TS	R/W		R/W
0h		0h	0h	0h	3h		0h

Table 3-252. ECAP_ECCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	MODCNRSTS	R/W	0h	This bit field reads current status on modulo counter 00b[R] = CAP1 register gets loaded on next capture event. 01b[R] = CAP2 register gets loaded on next capture event. 10b[R] = CAP3 register gets loaded on next capture event. 11b[R] = CAP4 register gets loaded on next capture event.
13:12	DMAEVTSEL	R/W	0h	DMA event select Capture Mode: 00b[R/W] = DMA interrupt source is CEVT1 01b[R/W] = DMA interrupt source is CEVT2 10b[R/W] = DMA interrupt source is CEVT3 11b[R/W] = DMA interrupt source is CEVT4 APWM Mode: 00b[R/W] = DMA interrupt source is period match 01b[R/W] = DMA interrupt source is compare match 10b[R/W] = DMA interrupt source is period match or compare match 11b[R/W] = Disabled
11	CTRFILTRESET	R/W1TC	0h	Reset Bit 0h[R] = No effect 1h[W] = Resets event filter, counter, modulo counter and CEVT[1,2,3,4] and CNTOVF , HRERROR flags Note: This provides an ability start capture module from known state in case spurious inputs are captured while ECAP is configured.

Table 3-252. ECAP_ECCTL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	APWMPOL	R/W	0h	APWM output polarity select. This is applicable only in APWM operating mode. 0 Output is active high (Compare value defines high time) 1 Output is active low (Compare value defines low time)
9	CAP_APWM	R/W	0h	CAP/APWM operating mode select 0 ECAP module operates in capture mode. This mode forces the following configuration: - Inhibits TSCTR resets via CTR = PRD event - Inhibits shadow loads on CAP1 and 2 registers - Permits user to enable CAP1-4 register load - CAPx/APWMx pin operates as a capture input 1 ECAP module operates in APWM mode. This mode forces the following configuration: - Resets TSCTR on CTR = PRD event (period boundary) - Permits shadow loading on CAP1 and 2 registers - Disables loading of time-stamps into CAP1-4 registers - CAPx/APWMx pin operates as a APWM output
8	SWSYNC	R/W1TS	0h	Software-forced Counter [TSCTR] Synchronizer. This provides the user a method to generate a synchronization pulse through software. In APWM mode, the synchronization pulse can also be sourced from the CTR = PRD event. 0 writing a zero has no effect. Reading always returns a zero 1 Writing a one forces a TSCTR shadow load of current ECAP module and any ECAP modules down-stream providing the SYNCO_SEL bits are 0,0. After writing a 1, this bit returns to a zero. Note: Selection CTR = PRD is meaningful only in APWM mode; however, you can choose it in CAP mode if you find doing so useful.
7:6	SYNCO_SEL	R/W	0h	Sync-Out Select 0 sync out signal is SWSYNC 1 Select CTR = PRD event to be the sync-out signal 3 Disable sync out signal
5	SYNCI_EN	R/W	0h	Counter [TSCTR] Sync-In select mode 0 Disable sync-in option 1 Enable counter (TSCTR) to be loaded from CTRPHS register upon either a SYNCI signal or a S/W force event.
4	TSCTRSTOP	R/W	0h	Time Stamp [TSCTR] Counter Stop [freeze] Control 0 TSCTR stopped 1 TSCTR free-running
3	REARM	R/W1TS	0h	Re-Arming Control. Note: The re-arm function is valid in one shot or continuous mode 0 Has no effect (reading always returns a 0) 1 Arms the one-shot sequence as follows: (1) Resets the Mod4 counter to zero (2) Unfreezes the Mod4 counter (3) Enables capture register loads

Table 3-252. ECAP_ECCTL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:1	STOP_WRAP	R/W	3h	<p>Stop value for one-shot mode. This is the number [between 1-4] of captures allowed to occur before the CAP[1-4] registers are frozen, that is, capture sequence is stopped.</p> <p>Wrap value for continuous mode. This is the number [between 1-4] of the capture register in which the circular buffer wraps around and starts again.</p> <p>Notes: STOP_WRAP is compared to Mod4 counter and, when equal, 2 actions occur:</p> <ul style="list-style-type: none"> - Mod4 counter is stopped [frozen] - Capture register loads are inhibited <p>In one-shot mode, further interrupt events are blocked until re-armed.</p> <p>0 Stop after Capture Event 1 in one-shot mode Wrap after Capture Event 1 in continuous mode.</p> <p>1 Stop after Capture Event 2 in one-shot mode Wrap after Capture Event 2 in continuous mode.</p> <p>2 Stop after Capture Event 3 in one-shot mode Wrap after Capture Event 3 in continuous mode.</p> <p>3 Stop after Capture Event 4 in one-shot mode Wrap after Capture Event 4 in continuous mode.</p>
0	CONT_ONESHT	R/W	0h	<p>Continuous or one-shot mode control [applicable only in capture mode]</p> <p>0 Operate in continuous mode</p> <p>1 Operate in one-shot mode</p>

3.7.2.10 ECAP_ECEINT Register

3.7.2.10.1 ECAP_ECEINT Register (Offset = 2Ch) [reset = 0h]

The interrupt enable bits (CEVT1, ...) block any of the selected events from generating an interrupt. Events will still be latched into the flag bit (ECFLG register) and can be forced/cleared via the ECFRC/ECCLR registers. The proper procedure for configuring peripheral modes and interrupts is as follows:

- Disable global interrupts
- Stop eCAP counter
- Disable eCAP interrupts
- Configure peripheral registers
- Clear spurious eCAP interrupt flags
- Enable eCAP interrupts
- Start eCAP counter
- Enable global interrupts.

Return to [Summary Table](#)

Table 3-253. Instance Table

Instance Name	Physical Address
ECAP0	5024 002Ch
ECAP1	5024 102Ch
ECAP2	5024 202Ch
ECAP3	5024 302Ch
ECAP4	5024 402Ch
ECAP5	5024 502Ch
ECAP6	5024 602Ch
ECAP7	5024 702Ch

Figure 3-121. ECAP_ECEINT Name Register

15	14	13	12	11	10	9	8
RESERVED_2			MUNIT_2_ERR OR_EVT2	MUNIT_2_ERR OR_EVT1	MUNIT_1_ERR OR_EVT2	MUNIT_1_ERR OR_EVT1	HRERROR
R			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
CTR_EQ_CMP	CTR_EQ_PRD	CTROVF	CEVT4	CEVT3	CEVT2	CEVT1	RESERVED_1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-254. ECAP_ECEINT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R/W	0h	Monitoring unit 2 error event 2 interrupt enable 0 : Disable Monitoring unit 2 error event 2 interrupt 1 : Enable Monitoring unit 2 error event 2 interrupt
11	MUNIT_2_ERROR_EVT1	R/W	0h	Monitoring unit 2 error event 1 interrupt enable 0 : Disable Monitoring unit 2 error event 1 interrupt 1 : Enable Monitoring unit 2 error event 1 interrupt
10	MUNIT_1_ERROR_EVT2	R/W	0h	Monitoring unit 1 error event 2 interrupt enable 0 : Disable Monitoring unit 1 error event 2 interrupt 1 : Enable Monitoring unit 1 error event 2 interrupt
9	MUNIT_1_ERROR_EVT1	R/W	0h	Monitoring unit 1 error event 1 interrupt enable 0 : Disable Monitoring unit 1 error event 1 interrupt 1 : Enable Monitoring unit 1 error event 1 interrupt

Table 3-254. ECAP_ECEINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	HRERROR	R/W	0h	High resolution error interrupt enable 0 Disable High Resolution Error as an Interrupt source 1 Enable High Resolution Error as an Interrupt source
7	CTR_EQ_CMP	R/W	0h	Counter Equal Compare Interrupt Enable 0 Disable Compare Equal as an Interrupt source 1 Enable Compare Equal as an Interrupt source
6	CTR_EQ_PRD	R/W	0h	Counter Equal Period Interrupt Enable 0 Disable Period Equal as an Interrupt source 1 Enable Period Equal as an Interrupt source
5	CTROVF	R/W	0h	Counter Overflow Interrupt Enable 0 Disabled counter Overflow as an Interrupt source 1 Enable counter Overflow as an Interrupt source
4	CEVT4	R/W	0h	Capture Event 4 Interrupt Enable 0 Disable Capture Event 4 as an Interrupt source 1 Capture Event 4 Interrupt Enable
3	CEVT3	R/W	0h	Capture Event 3 Interrupt Enable 0 Disable Capture Event 3 as an Interrupt source 1 Enable Capture Event 3 as an Interrupt source
2	CEVT2	R/W	0h	Capture Event 2 Interrupt Enable 0 Disable Capture Event 2 as an Interrupt source 1 Enable Capture Event 2 as an Interrupt source
1	CEVT1	R/W	0h	Capture Event 1 Interrupt Enable 0 Disable Capture Event 1 as an Interrupt source 1 Enable Capture Event 1 as an Interrupt source
0	RESERVED_1	R	0h	Reserved

3.7.2.11 ECAP_ECFLG Register

3.7.2.11.1 ECAP_ECFLG Register (Offset = 2Eh) [reset = 0h]

Capture Interrupt Flag Register.

Return to [Summary Table](#)

Table 3-255. Instance Table

Instance Name	Physical Address
ECAP0	5024 002Eh
ECAP1	5024 102Eh
ECAP2	5024 202Eh
ECAP3	5024 302Eh
ECAP4	5024 402Eh
ECAP5	5024 502Eh
ECAP6	5024 602Eh
ECAP7	5024 702Eh

Figure 3-122. ECAP_ECFLG Name Register

15	14	13	12	11	10	9	8
RESERVED_1			MUNIT_2_ERR OR_EVT2	MUNIT_2_ERR OR_EVT1	MUNIT_1_ERR OR_EVT2	MUNIT_1_ERR OR_EVT1	HRERROR
R			R	R	R	R	R
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
CTR_CMP	CTR_PRD	CTROVF	CEVT4	CEVT3	CEVT2	CEVT1	INT
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-256. ECAP_ECFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R	0h	Error event 2 Interrupt Flag from monitoring unit 2
11	MUNIT_2_ERROR_EVT1	R	0h	Error event 2 Interrupt Flag from monitoring unit 2
10	MUNIT_1_ERROR_EVT2	R	0h	Error event 2 Interrupt Flag from monitoring unit 1
9	MUNIT_1_ERROR_EVT1	R	0h	Error event 2 Interrupt Flag from monitoring unit 1
8	HRERROR	R	0h	High resolution error status flag 0 Indicates no event occurred 1 Indicates the High resolution Error occurred
7	CTR_CMP	R	0h	Compare Equal Compare Status Flag. This flag is active only in APWM mode. 0 Indicates no event occurred 1 Indicates the counter (TSCTR) reached the compare register value (ACMP)
6	CTR_PRD	R	0h	Counter Equal Period Status Flag. This flag is only active in APWM mode. 0 Indicates no event occurred 1 Indicates the counter (TSCTR) reached the period register value (APRD) and was reset.

Table 3-256. ECAP_ECFLG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	CTROVF	R	0h	Counter Overflow Status Flag. This flag is active in CAP and APWM mode. 0 Indicates no event occurred 1 Indicates the counter (TSCTR) has made the transition from FFFFFFFF to 00000000
4	CEVT4	R	0h	Capture Event 4 Status Flag This flag is only active in CAP mode. 0 Indicates no event occurred 1 Indicates the fourth event occurred at ECAPx pin
3	CEVT3	R	0h	Capture Event 3 Status Flag. This flag is active only in CAP mode. 0 Indicates no event occurred 1 Indicates the third event occurred at ECAPx pin.
2	CEVT2	R	0h	Capture Event 2 Status Flag. This flag is only active in CAP mode. 0 Indicates no event occurred 1 Indicates the second event occurred at ECAPx pin.
1	CEVT1	R	0h	Capture Event 1 Status Flag. This flag is only active in CAP mode. 0 Indicates no event occurred 1 Indicates the first event occurred at ECAPx pin.
0	INT	R	0h	Global Interrupt Status Flag 0 Indicates no event occurred 1 Indicates that an interrupt was generated.

3.7.2.12 ECAP_ECCLR Register

3.7.2.12.1 ECAP_ECCLR Register (Offset = 30h) [reset = 0h]

Capture Interrupt Clear Register.

Return to [Summary Table](#)

Table 3-257. Instance Table

Instance Name	Physical Address
ECAP0	5024 0030h
ECAP1	5024 1030h
ECAP2	5024 2030h
ECAP3	5024 3030h
ECAP4	5024 4030h
ECAP5	5024 5030h
ECAP6	5024 6030h
ECAP7	5024 7030h

Figure 3-123. ECAP_ECCLR Name Register

15		14		13		12		11		10		9		8	
RESERVED_1				MUNIT_2_ERR OR_EVT2		MUNIT_2_ERR OR_EVT1		MUNIT_1_ERR OR_EVT2		MUNIT_1_ERR OR_EVT1		HRERROR			
R				R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC	
0h				0h		0h		0h		0h		0h		0h	
7		6		5		4		3		2		1		0	
CTR_CMP		CTR_PRD		CTROVF		CEVT4		CEVT3		CEVT2		CEVT1		INT	
R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC	
0h		0h		0h		0h		0h		0h		0h		0h	

Table 3-258. ECAP_ECCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R/W1TC	0h	Writing '1' clears MUNIT_2_ERROR_EVT2 interrupt flag
11	MUNIT_2_ERROR_EVT1	R/W1TC	0h	Writing '1' clears MUNIT_2_ERROR_EVT1 interrupt flag
10	MUNIT_1_ERROR_EVT2	R/W1TC	0h	Writing '1' clears MUNIT_1_ERROR_EVT2 interrupt flag
9	MUNIT_1_ERROR_EVT1	R/W1TC	0h	Writing '1' clears MUNIT_1_ERROR_EVT1 interrupt flag
8	HRERROR	R/W1TC	0h	High resolution error status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the HRERROR flag.
7	CTR_CMP	R/W1TC	0h	Counter Equal Compare Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the CTR=COMP flag.
6	CTR_PRD	R/W1TC	0h	Counter Equal Period Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the CTR=PRD flag.
5	CTROVF	R/W1TC	0h	Counter Overflow Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the CTROVF flag.

Table 3-258. ECAP_ECCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	CEVT4	RW1TC	0h	Capture Event 4 Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the CEVT4 flag.
3	CEVT3	RW1TC	0h	Capture Event 3 Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the CEVT3 flag.
2	CEVT2	RW1TC	0h	Capture Event 2 Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the CEVT2 flag.
1	CEVT1	RW1TC	0h	Capture Event 1 Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the CEVT1 flag.
0	INT	RW1TC	0h	ECAP Global Interrupt Status Clear 0 writing a 0 has no effect. Always reads back a 0 1 writing a 1 clears the INT flag and enable further interrupts to be generated if any of the event flags are set to 1

3.7.2.13 ECAP_ECFRC Register

3.7.2.13.1 ECAP_ECFRC Register (Offset = 32h) [reset = 0h]

Capture Interrupt Force Register.

Return to [Summary Table](#)

Table 3-259. Instance Table

Instance Name	Physical Address
ECAP0	5024 0032h
ECAP1	5024 1032h
ECAP2	5024 2032h
ECAP3	5024 3032h
ECAP4	5024 4032h
ECAP5	5024 5032h
ECAP6	5024 6032h
ECAP7	5024 7032h

Figure 3-124. ECAP_ECFRC Name Register

15		14		13		12		11		10		9		8	
RESERVED_2				MUNIT_2_ERR OR_EVT2		MUNIT_2_ERR OR_EVT1		MUNIT_1_ERR OR_EVT2		MUNIT_1_ERR OR_EVT1		HRERROR			
R				R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS			
0h				0h		0h		0h		0h		0h			
7		6		5		4		3		2		1		0	
CTR_CMP		CTR_PRD		CTROVF		CEVT4		CEVT3		CEVT2		CEVT1		RESERVED_1	
R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS		R	
0h		0h		0h		0h		0h		0h		0h		0h	

Table 3-260. ECAP_ECFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R/W1TS	0h	Writing '1' sets MUNIT_2_ERROR_EVT2 interrupt flag
11	MUNIT_2_ERROR_EVT1	R/W1TS	0h	Writing '1' sets MUNIT_2_ERROR_EVT1 interrupt flag
10	MUNIT_1_ERROR_EVT2	R/W1TS	0h	Writing '1' sets MUNIT_1_ERROR_EVT2 interrupt flag
9	MUNIT_1_ERROR_EVT1	R/W1TS	0h	Writing '1' sets MUNIT_1_ERROR_EVT1 interrupt flag
8	HRERROR	R/W1TS	0h	High resolution error Force interrupt 0 No effect. Always reads back a 0. 1 writing a 1 sets the CTR_CMP flag.
7	CTR_CMP	R/W1TS	0h	Force Counter Equal Compare Interrupt. This event is only active in APWM mode. 0 No effect. Always reads back a 0. 1 writing a 1 sets the CTR_CMP flag.
6	CTR_PRD	R/W1TS	0h	Force Counter Equal Period Interrupt. This event is only active in APWM mode. 0 No effect. Always reads back a 0. 1 writing a 1 sets the CTR_PRD flag.
5	CTROVF	R/W1TS	0h	Force Counter Overflow 0 No effect. Always reads back a 0. 1 writing a 1 to this bit sets the CTROVF flag.

Table 3-260. ECAP_ECFRC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	CEVT4	RW1TS	0h	Force Capture Event 4. This event is only active in CAP mode. 0 No effect. Always reads back a 0. 1 Writing a 1 sets the CEVT4 flag.
3	CEVT3	RW1TS	0h	Force Capture Event 3. This event is only active in CAP mode. 0 No effect. Always reads back a 0. 1 Writing a 1 sets the CEVT3 flag.
2	CEVT2	RW1TS	0h	Force Capture Event 2. This event is only active in CAP mode. 0 No effect. Always reads back a 0. 1 Writing a 1 sets the CEVT2 flag.
1	CEVT1	RW1TS	0h	Force Capture Event 1. This event is only active in CAP mode. 0 No effect. Always reads back a 0. 1 Sets the CEVT1 flag.
0	RESERVED_1	R	0h	Reserved

3.7.2.14 ECAP_ECAPSYNCINSEL Register

3.7.2.14.1 ECAP_ECAPSYNCINSEL Register (Offset = 3Ch) [reset = 1h]

SYNC source select register.

Return to [Summary Table](#)

Table 3-261. Instance Table

Instance Name	Physical Address
ECAP0	5024 003Ch
ECAP1	5024 103Ch
ECAP2	5024 203Ch
ECAP3	5024 303Ch
ECAP4	5024 403Ch
ECAP5	5024 503Ch
ECAP6	5024 603Ch
ECAP7	5024 703Ch

Figure 3-125. ECAP_ECAPSYNCINSEL Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	SEL						
R	R/W						
0h	1h						

Table 3-262. ECAP_ECAPSYNCINSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED_1	R	0h	Reserved
6:0	SEL	R/W	1h	These bits determine the source of SYNCIN signal. 0x0 : Reserved. 0x1: EPWM0.SYNCOU 0x1: EPWM1.SYNCOU 0x3: EPWM2.SYNCOU ... 0x32: EPWM31.SYNCOU 0x33-0x128: Reserved

3.7.2.15 ECAP_MUNIT_COMMON_CTL Register

3.7.2.15.1 ECAP_MUNIT_COMMON_CTL Register (Offset = 80h) [reset = 0h]

Control registers for monitoring unit {#}

Return to [Summary Table](#)

Table 3-263. Instance Table

Instance Name	Physical Address
ECAP0	5024 0080h
ECAP1	5024 1080h
ECAP2	5024 2080h
ECAP3	5024 3080h
ECAP4	5024 4080h
ECAP5	5024 5080h
ECAP6	5024 6080h
ECAP7	5024 7080h

Figure 3-126. ECAP_MUNIT_COMMON_CTL Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2	GLDSTRBSEL						
R	R/W						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED_1	TRIPSEL						
R	R/W						
0h	0h						

Table 3-264. ECAP_MUNIT_COMMON_CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15	RESERVED_2	R	0h	Reserved
14:8	GLDSTRBSEL	R/W	0h	Global load strobe select to enable shadow to active loading 0x0 : Reserved. 0x1 to 0x7F : Global load strobe from SOC level including EPWM global load strobes.
7	RESERVED_1	R	0h	Reserved
6:0	TRIPSEL	R/W	0h	Trip signal select to disable and enable signal monitoring automatically 0x0 : Disabled, Trip signals does not effect signal monitoring. 0x1 to 0x7F : Signal monioring is disabled when selected signal is high and enabled when it is low

3.7.2.16 ECAP_MUNIT_1_CTL Register

3.7.2.16.1 ECAP_MUNIT_1_CTL Register (Offset = C0h) [reset = 0h]

Control registers for monitoring unit 1

Return to [Summary Table](#)

Table 3-265. Instance Table

Instance Name	Physical Address
ECAP0	5024 00C0h
ECAP1	5024 10C0h
ECAP2	5024 20C0h
ECAP3	5024 30C0h
ECAP4	5024 40C0h
ECAP5	5024 50C0h
ECAP6	5024 60C0h
ECAP7	5024 70C0h

Figure 3-127. ECAP_MUNIT_1_CTL Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2				MON_SEL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED_1						DEBUG_RANG E_EN	EN
R						R/W	R/W
0h						0h	0h

Table 3-266. ECAP_MUNIT_1_CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:12	RESERVED_2	R	0h	Reserved
11:8	MON_SEL	R/W	0h	Type of monitoring 0 : High Pulse width 1 : Low Pulse width 2 : Period width from Rise to Rise 3 : Period width from fall to fall 4 : Monitor rise edge 5 : Monitor fall edge 6 15 : Reserved [High Pulse width]
7:2	RESERVED_1	R	0h	Reserved

Table 3-266. ECAP_MUNIT_1_CTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	DEBUG_RANGE_EN	R/W	0h	Debug mode enable. 0 : Debug mode is disabled. 1 : Debug mode of monitoring unit 1 is enabled to obtain the variation seen in the system for debug purpose. Range is captured in MUNIT_1_DEBUG_RANGE_MIN and MUNIT_1_DEBUG_RANGE_MAX registers Toggle DEBUG_RANGE_EN to restart this process, this will initialize MUNIT_1_DEBUG_RANGE_MIN and MUNIT_1_DEBUG_RANGE_MAX registers.
0	EN	R/W	0h	0 : Monitoring unit 1 is disabled 1 : Monitoring unit 1 is enabled

3.7.2.17 ECAP_MUNIT_1_SHADOW_CTL Register

3.7.2.17.1 ECAP_MUNIT_1_SHADOW_CTL Register (Offset = C4h) [reset = 0h]

Shadow control registers for monitoring unit 1

Return to [Summary Table](#)

Table 3-267. Instance Table

Instance Name	Physical Address
ECAP0	5024 00C4h
ECAP1	5024 10C4h
ECAP2	5024 20C4h
ECAP3	5024 30C4h
ECAP4	5024 40C4h
ECAP5	5024 50C4h
ECAP6	5024 60C4h
ECAP7	5024 70C4h

Figure 3-128. ECAP_MUNIT_1_SHADOW_CTL Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1					LOADMODE	SWSYNC	SYNCl_EN
R					R/W	R/W1TS	R/W
0h					0h	0h	0h

Table 3-268. ECAP_MUNIT_1_SHADOW_CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED_1	R	0h	Reserved
2	LOADMODE	R/W	0h	Load mode 0 : Active registers are loaded with shadow on next sync event 1 : Active registers are loaded with shadow on EPWMx.GL DLCSTRB event
1	SWSYNC	R/W1TS	0h	Copies Min and Max values from shadow to active registers immediately if MUNIT_1_SHADOW_CTL.SYNCl_EN is set.
0	SYNCl_EN	R/W	0h	Shadow Enable 0 : Disabled 1 : Enabled

3.7.2.18 ECAP_MUNIT_1_MIN Register

3.7.2.18.1 ECAP_MUNIT_1_MIN Register (Offset = D0h) [reset = 0h]

Min value for monitoring unit 1

Return to [Summary Table](#)

Table 3-269. Instance Table

Instance Name	Physical Address
ECAP0	5024 00D0h
ECAP1	5024 10D0h
ECAP2	5024 20D0h
ECAP3	5024 30D0h
ECAP4	5024 40D0h
ECAP5	5024 50D0h
ECAP6	5024 60D0h
ECAP7	5024 70D0h

Figure 3-129. ECAP_MUNIT_1_MIN Name Register

31	30	29	28	27	26	25	24
MIN_VALUE							
R/W							
0h							
23	22	21	20	19	18	17	16
MIN_VALUE							
R/W							
0h							
15	14	13	12	11	10	9	8
MIN_VALUE							
R/W							
0h							
7	6	5	4	3	2	1	0
MIN_VALUE							
R/W							
0h							

Table 3-270. ECAP_MUNIT_1_MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MIN_VALUE	R/W	0h	Minimum value for monitoring

3.7.2.19 ECAP_MUNIT_1_MAX Register

3.7.2.19.1 ECAP_MUNIT_1_MAX Register (Offset = D4h) [reset = 0h]

Max value for monitoring unit 1

Return to [Summary Table](#)

Table 3-271. Instance Table

Instance Name	Physical Address
ECAP0	5024 00D4h
ECAP1	5024 10D4h
ECAP2	5024 20D4h
ECAP3	5024 30D4h
ECAP4	5024 40D4h
ECAP5	5024 50D4h
ECAP6	5024 60D4h
ECAP7	5024 70D4h

Figure 3-130. ECAP_MUNIT_1_MAX Name Register

31	30	29	28	27	26	25	24
MAX_VALUE							
R/W							
0h							
23	22	21	20	19	18	17	16
MAX_VALUE							
R/W							
0h							
15	14	13	12	11	10	9	8
MAX_VALUE							
R/W							
0h							
7	6	5	4	3	2	1	0
MAX_VALUE							
R/W							
0h							

Table 3-272. ECAP_MUNIT_1_MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MAX_VALUE	R/W	0h	Maximum value for monitoring

3.7.2.20 ECAP_MUNIT_1_MIN_SHADOW Register

3.7.2.20.1 ECAP_MUNIT_1_MIN_SHADOW Register (Offset = D8h) [reset = 0h]

Shadow register for Min value of monitoring unit 1

Return to [Summary Table](#)

Table 3-273. Instance Table

Instance Name	Physical Address
ECAP0	5024 00D8h
ECAP1	5024 10D8h
ECAP2	5024 20D8h
ECAP3	5024 30D8h
ECAP4	5024 40D8h
ECAP5	5024 50D8h
ECAP6	5024 60D8h
ECAP7	5024 70D8h

Figure 3-131. ECAP_MUNIT_1_MIN_SHADOW Name Register

31	30	29	28	27	26	25	24
MIN_VALUE_SHADOW							
R/W							
0h							
23	22	21	20	19	18	17	16
MIN_VALUE_SHADOW							
R/W							
0h							
15	14	13	12	11	10	9	8
MIN_VALUE_SHADOW							
R/W							
0h							
7	6	5	4	3	2	1	0
MIN_VALUE_SHADOW							
R/W							
0h							

Table 3-274. ECAP_MUNIT_1_MIN_SHADOW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MIN_VALUE_SHADOW	R/W	0h	Shadow minimum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe.

3.7.2.21 ECAP_MUNIT_1_MAX_SHADOW Register

3.7.2.21.1 ECAP_MUNIT_1_MAX_SHADOW Register (Offset = DCh) [reset = 0h]

Shadow register for Max value of monitoring unit 1

Return to [Summary Table](#)

Table 3-275. Instance Table

Instance Name	Physical Address
ECAP0	5024 00DCh
ECAP1	5024 10DCh
ECAP2	5024 20DCh
ECAP3	5024 30DCh
ECAP4	5024 40DCh
ECAP5	5024 50DCh
ECAP6	5024 60DCh
ECAP7	5024 70DCh

Figure 3-132. ECAP_MUNIT_1_MAX_SHADOW Name Register

31	30	29	28	27	26	25	24
MAX_VALUE_SHADOW							
R/W							
0h							
23	22	21	20	19	18	17	16
MAX_VALUE_SHADOW							
R/W							
0h							
15	14	13	12	11	10	9	8
MAX_VALUE_SHADOW							
R/W							
0h							
7	6	5	4	3	2	1	0
MAX_VALUE_SHADOW							
R/W							
0h							

Table 3-276. ECAP_MUNIT_1_MAX_SHADOW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MAX_VALUE_SHADOW	R/W	0h	Shadow maximum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe.

3.7.2.22 ECAP_MUNIT_1_DEBUG_RANGE_MIN Register

3.7.2.22.1 ECAP_MUNIT_1_DEBUG_RANGE_MIN Register (Offset = E0h) [reset = FFFFFFFFh]

Observed Min value of check being enabled on minotoring unit 1

Return to [Summary Table](#)

Table 3-277. Instance Table

Instance Name	Physical Address
ECAP0	5024 00E0h
ECAP1	5024 10E0h
ECAP2	5024 20E0h
ECAP3	5024 30E0h
ECAP4	5024 40E0h
ECAP5	5024 50E0h
ECAP6	5024 60E0h
ECAP7	5024 70E0h

Figure 3-133. ECAP_MUNIT_1_DEBUG_RANGE_MIN Name Register

31	30	29	28	27	26	25	24
MIN_VALUE							
R							
FFFFFFFh							
23	22	21	20	19	18	17	16
MIN_VALUE							
R							
FFFFFFFh							
15	14	13	12	11	10	9	8
MIN_VALUE							
R							
FFFFFFFh							
7	6	5	4	3	2	1	0
MIN_VALUE							
R							
FFFFFFFh							

Table 3-278. ECAP_MUNIT_1_DEBUG_RANGE_MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MIN_VALUE	R	FFFFFFFh	Observed Min value of check being enabled on minotoring unit 1. Is updated when MUNIT_1_CTL.DEBUG_RANGE_EN is set to '1'

3.7.2.23 ECAP_MUNIT_1_DEBUG_RANGE_MAX Register

3.7.2.23.1 ECAP_MUNIT_1_DEBUG_RANGE_MAX Register (Offset = E4h) [reset = 0h]

Observed Max value of check being enabled on minotoring unit 1

Return to [Summary Table](#)

Table 3-279. Instance Table

Instance Name	Physical Address
ECAP0	5024 00E4h
ECAP1	5024 10E4h
ECAP2	5024 20E4h
ECAP3	5024 30E4h
ECAP4	5024 40E4h
ECAP5	5024 50E4h
ECAP6	5024 60E4h
ECAP7	5024 70E4h

Figure 3-134. ECAP_MUNIT_1_DEBUG_RANGE_MAX Name Register

31	30	29	28	27	26	25	24
MAX_VALUE							
R							
0h							
23	22	21	20	19	18	17	16
MAX_VALUE							
R							
0h							
15	14	13	12	11	10	9	8
MAX_VALUE							
R							
0h							
7	6	5	4	3	2	1	0
MAX_VALUE							
R							
0h							

Table 3-280. ECAP_MUNIT_1_DEBUG_RANGE_MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MAX_VALUE	R	0h	Observed Min value of check being enabled on minotoring unit 1. Is updated when MUNIT_1_CTL.DEBUG_RANGE_EN is set to '1'

3.7.2.24 ECAP_MUNIT_2_CTL Register

3.7.2.24.1 ECAP_MUNIT_2_CTL Register (Offset = 100h) [reset = 0h]

Control registers for monitoring unit 2

Return to [Summary Table](#)

Table 3-281. Instance Table

Instance Name	Physical Address
ECAP0	5024 0100h
ECAP1	5024 1100h
ECAP2	5024 2100h
ECAP3	5024 3100h
ECAP4	5024 4100h
ECAP5	5024 5100h
ECAP6	5024 6100h
ECAP7	5024 7100h

Figure 3-135. ECAP_MUNIT_2_CTL Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2				MON_SEL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED_1						DEBUG_RANG E_EN	EN
R						R/W	R/W
0h						0h	0h

Table 3-282. ECAP_MUNIT_2_CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:12	RESERVED_2	R	0h	Reserved
11:8	MON_SEL	R/W	0h	Type of monitoring 0 : High Pulse width 1 : Low Pulse width 2 : Period width from Rise to Rise 3 : Period width from fall to fall 4 : Monitor rise edge 5 : Monitor fall edge 6 15 : Reserved [High Pulse width]
7:2	RESERVED_1	R	0h	Reserved

Table 3-282. ECAP_MUNIT_2_CTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	DEBUG_RANGE_EN	R/W	0h	Debug mode enable. 0 : Debug mode is disabled. 1 : Debug mode of monitoring unit 2 is enabled to obtain the variation seen in the system for debug purpose. Range is captured in MUNIT_2_DEBUG_RANGE_MIN and MUNIT_2_DEBUG_RANGE_MAX registers Toggle DEBUG_RANGE_EN to restart this process, this will initialize MUNIT_2_DEBUG_RANGE_MIN and MUNIT_2_DEBUG_RANGE_MAX registers.
0	EN	R/W	0h	0 : Monitoring unit 2 is disabled 1 : Monitoring unit 2 is enabled

3.7.2.25 ECAP_MUNIT_2_SHADOW_CTL Register

3.7.2.25.1 ECAP_MUNIT_2_SHADOW_CTL Register (Offset = 104h) [reset = 0h]

Shadow control registers for monitoring unit 2

Return to [Summary Table](#)

Table 3-283. Instance Table

Instance Name	Physical Address
ECAP0	5024 0104h
ECAP1	5024 1104h
ECAP2	5024 2104h
ECAP3	5024 3104h
ECAP4	5024 4104h
ECAP5	5024 5104h
ECAP6	5024 6104h
ECAP7	5024 7104h

Figure 3-136. ECAP_MUNIT_2_SHADOW_CTL Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1					LOADMODE	SWSYNC	SYNCl_EN
R					R/W	R/W1TS	R/W
0h					0h	0h	0h

Table 3-284. ECAP_MUNIT_2_SHADOW_CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED_1	R	0h	Reserved
2	LOADMODE	R/W	0h	Load mode 0 : Active registers are loaded with shadow on next sync event 1 : Active registers are loaded with shadow on EPWMx.GLDLCSTRB event
1	SWSYNC	R/W1TS	0h	Copies Min and Max values from shadow to active registers immediately if MUNIT_2_SHADOW_CTL.SYNCl_EN is set.
0	SYNCl_EN	R/W	0h	Shadow Enable 0 : Disabled 1 : Enabled

3.7.2.26 ECAP_MUNIT_2_MIN Register

3.7.2.26.1 ECAP_MUNIT_2_MIN Register (Offset = 110h) [reset = 0h]

Min value for monitoring unit 2

Return to [Summary Table](#)

Table 3-285. Instance Table

Instance Name	Physical Address
ECAP0	5024 0110h
ECAP1	5024 1110h
ECAP2	5024 2110h
ECAP3	5024 3110h
ECAP4	5024 4110h
ECAP5	5024 5110h
ECAP6	5024 6110h
ECAP7	5024 7110h

Figure 3-137. ECAP_MUNIT_2_MIN Name Register

31	30	29	28	27	26	25	24
MIN_VALUE							
R/W							
0h							
23	22	21	20	19	18	17	16
MIN_VALUE							
R/W							
0h							
15	14	13	12	11	10	9	8
MIN_VALUE							
R/W							
0h							
7	6	5	4	3	2	1	0
MIN_VALUE							
R/W							
0h							

Table 3-286. ECAP_MUNIT_2_MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MIN_VALUE	R/W	0h	Minimum value for monitoring

3.7.2.27 ECAP_MUNIT_2_MAX Register

3.7.2.27.1 ECAP_MUNIT_2_MAX Register (Offset = 114h) [reset = 0h]

Max value for monitoring unit 2

Return to [Summary Table](#)

Table 3-287. Instance Table

Instance Name	Physical Address
ECAP0	5024 0114h
ECAP1	5024 1114h
ECAP2	5024 2114h
ECAP3	5024 3114h
ECAP4	5024 4114h
ECAP5	5024 5114h
ECAP6	5024 6114h
ECAP7	5024 7114h

Figure 3-138. ECAP_MUNIT_2_MAX Name Register

31	30	29	28	27	26	25	24
MAX_VALUE							
R/W							
0h							
23	22	21	20	19	18	17	16
MAX_VALUE							
R/W							
0h							
15	14	13	12	11	10	9	8
MAX_VALUE							
R/W							
0h							
7	6	5	4	3	2	1	0
MAX_VALUE							
R/W							
0h							

Table 3-288. ECAP_MUNIT_2_MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MAX_VALUE	R/W	0h	Maximum value for monitoring

3.7.2.28 ECAP_MUNIT_2_MIN_SHADOW Register

3.7.2.28.1 ECAP_MUNIT_2_MIN_SHADOW Register (Offset = 118h) [reset = 0h]

Shadow register for Min value of monitoring unit 2

Return to [Summary Table](#)

Table 3-289. Instance Table

Instance Name	Physical Address
ECAP0	5024 0118h
ECAP1	5024 1118h
ECAP2	5024 2118h
ECAP3	5024 3118h
ECAP4	5024 4118h
ECAP5	5024 5118h
ECAP6	5024 6118h
ECAP7	5024 7118h

Figure 3-139. ECAP_MUNIT_2_MIN_SHADOW Name Register

31	30	29	28	27	26	25	24
MIN_VALUE_SHADOW							
R/W							
0h							
23	22	21	20	19	18	17	16
MIN_VALUE_SHADOW							
R/W							
0h							
15	14	13	12	11	10	9	8
MIN_VALUE_SHADOW							
R/W							
0h							
7	6	5	4	3	2	1	0
MIN_VALUE_SHADOW							
R/W							
0h							

Table 3-290. ECAP_MUNIT_2_MIN_SHADOW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MIN_VALUE_SHADOW	R/W	0h	Shadow minimum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe.

3.7.2.29 ECAP_MUNIT_2_MAX_SHADOW Register

3.7.2.29.1 ECAP_MUNIT_2_MAX_SHADOW Register (Offset = 11Ch) [reset = 0h]

Shadow register for Max value of monitoring unit 2

Return to [Summary Table](#)

Table 3-291. Instance Table

Instance Name	Physical Address
ECAP0	5024 011Ch
ECAP1	5024 111Ch
ECAP2	5024 211Ch
ECAP3	5024 311Ch
ECAP4	5024 411Ch
ECAP5	5024 511Ch
ECAP6	5024 611Ch
ECAP7	5024 711Ch

Figure 3-140. ECAP_MUNIT_2_MAX_SHADOW Name Register

31	30	29	28	27	26	25	24
MAX_VALUE_SHADOW							
R/W							
0h							
23	22	21	20	19	18	17	16
MAX_VALUE_SHADOW							
R/W							
0h							
15	14	13	12	11	10	9	8
MAX_VALUE_SHADOW							
R/W							
0h							
7	6	5	4	3	2	1	0
MAX_VALUE_SHADOW							
R/W							
0h							

Table 3-292. ECAP_MUNIT_2_MAX_SHADOW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MAX_VALUE_SHADOW	R/W	0h	Shadow maximum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe.

3.7.2.30 ECAP_MUNIT_2_DEBUG_RANGE_MIN Register

3.7.2.30.1 ECAP_MUNIT_2_DEBUG_RANGE_MIN Register (Offset = 120h) [reset = FFFFFFFFh]

Observed Min value of check being enabled on minotoring unit 2

Return to [Summary Table](#)

Table 3-293. Instance Table

Instance Name	Physical Address
ECAP0	5024 0120h
ECAP1	5024 1120h
ECAP2	5024 2120h
ECAP3	5024 3120h
ECAP4	5024 4120h
ECAP5	5024 5120h
ECAP6	5024 6120h
ECAP7	5024 7120h

Figure 3-141. ECAP_MUNIT_2_DEBUG_RANGE_MIN Name Register

31	30	29	28	27	26	25	24
MIN_VALUE							
R							
FFFFFFFh							
23	22	21	20	19	18	17	16
MIN_VALUE							
R							
FFFFFFFh							
15	14	13	12	11	10	9	8
MIN_VALUE							
R							
FFFFFFFh							
7	6	5	4	3	2	1	0
MIN_VALUE							
R							
FFFFFFFh							

Table 3-294. ECAP_MUNIT_2_DEBUG_RANGE_MIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MIN_VALUE	R	FFFFFFFh	Observed Min value of check being enabled on minotoring unit 2. Is updated when MUNIT_2_CTL.DEBUG_RANGE_EN is set to '1'

3.7.2.31 ECAP_MUNIT_2_DEBUG_RANGE_MAX Register

3.7.2.31.1 ECAP_MUNIT_2_DEBUG_RANGE_MAX Register (Offset = 124h) [reset = 0h]

Observed Max value of check being enabled on minotoring unit 2

Return to [Summary Table](#)

Table 3-295. Instance Table

Instance Name	Physical Address
ECAP0	5024 0124h
ECAP1	5024 1124h
ECAP2	5024 2124h
ECAP3	5024 3124h
ECAP4	5024 4124h
ECAP5	5024 5124h
ECAP6	5024 6124h
ECAP7	5024 7124h

Figure 3-142. ECAP_MUNIT_2_DEBUG_RANGE_MAX Name Register

31	30	29	28	27	26	25	24
MAX_VALUE							
R							
0h							
23	22	21	20	19	18	17	16
MAX_VALUE							
R							
0h							
15	14	13	12	11	10	9	8
MAX_VALUE							
R							
0h							
7	6	5	4	3	2	1	0
MAX_VALUE							
R							
0h							

Table 3-296. ECAP_MUNIT_2_DEBUG_RANGE_MAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MAX_VALUE	R	0h	Observed Min value of check being enabled on minotoring unit 2. Is updated when MUNIT_2_CTL.DEBUG_RANGE_EN is set to '1'

3.8 EPWM

EPWM

3.8.1 EPWM Summaries

EPWM Summaries

Table 3-297. EPWM Instance Table

Instance Name	Physical Address
EPWM00_G0	5000 0000h
EPWM00_G1	5004 0000h
EPWM01_G0	5000 1000h
EPWM01_G1	5004 1000h
EPWM02_G0	5000 2000h
EPWM02_G1	5004 2000h
EPWM03_G0	5000 3000h
EPWM03_G1	5004 3000h
EPWM04_G0	5000 4000h
EPWM04_G1	5004 4000h
EPWM05_G0	5000 5000h
EPWM05_G1	5004 5000h
EPWM06_G0	5000 6000h
EPWM06_G1	5004 6000h
EPWM07_G0	5000 7000h
EPWM07_G1	5004 7000h
EPWM08_G0	5000 8000h
EPWM08_G1	5004 8000h
EPWM09_G0	5000 9000h
EPWM09_G1	5004 9000h
EPWM_WLINK_G0	5002 0000h
EPWM_WLINK_G1	5006 0000h

Table 3-298. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM_WLINK_G0 Physical Address	EPWM_WLINK_G1 Physical Address	EPWM0_G0 Physical Address
0h	16	EPWM_TBCTL	5000 0000h	5004 0000h	5000 1000h
2h	16	EPWM_TBCTL2	5000 0002h	5004 0002h	5000 1002h
6h	16	EPWM_EPWMSYNCINSEL	5000 0006h	5004 0006h	5000 1006h
8h	16	EPWM_TBCTR	5000 0008h	5004 0008h	5000 1008h
Ah	16	EPWM_TBSTS	5000 000Ah	5004 000Ah	5000 100Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5000 000Ch	5004 000Ch	5000 100Ch
Eh	16	EPWM_TBCTL3	5000 000Eh	5004 000Eh	5000 100Eh
10h	16	EPWM_CMPCTL	5000 0010h	5004 0010h	5000 1010h
12h	16	EPWM_CMPCTL2	5000 0012h	5004 0012h	5000 1012h
18h	16	EPWM_DBCTL	5000 0018h	5004 0018h	5000 1018h
1Ah	16	EPWM_DBCTL2	5000 001Ah	5004 001Ah	5000 101Ah
20h	16	EPWM_AQCTL	5000 0020h	5004 0020h	5000 1020h
22h	16	EPWM_AQTSRCSEL	5000 0022h	5004 0022h	5000 1022h
28h	16	EPWM_PCCTL	5000 0028h	5004 0028h	5000 1028h

Table 3-298. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM_WLINK_G0 Physical Address	EPWM_WLINK_G1 Physical Address	EPWM0_G0 Physical Address
30h	16	EPWM_VCAPCTL	5000 0030h	5004 0030h	5000 1030h
32h	16	EPWM_VCNTCFG	5000 0032h	5004 0032h	5000 1032h
40h	16	EPWM_HRCNFG	5000 0040h	5004 0040h	5000 1040h
4Eh	16	EPWM_HRCNFG2	5000 004Eh	5004 004Eh	5000 104Eh
5Ah	16	EPWM_HRPCTL	5000 005Ah	5004 005Ah	5000 105Ah
5Ch	16	EPWM_TRREM	5000 005Ch	5004 005Ch	5000 105Ch
68h	16	EPWM_GLDCTL	5000 0068h	5004 0068h	5000 1068h
6Ah	16	EPWM_GLDCFG	5000 006Ah	5004 006Ah	5000 106Ah
70h	32	EPWM_EPWMXLINK	5000 0070h	5004 0070h	5000 1070h
74h	32	EPWM_EPWMXLINK2	5000 0074h	5004 0074h	5000 1074h
7Ah	16	EPWM_ETEST	5000 007Ah	5004 007Ah	5000 107Ah
7Ch	16	EPWM_EPWMREV	5000 007Ch	5004 007Ch	5000 107Ch
7Eh	16	EPWM_HRPWMREV	5000 007Eh	5004 007Eh	5000 107Eh
80h	16	EPWM_AQCTLA	5000 0080h	5004 0080h	5000 1080h
82h	16	EPWM_AQCTLA2	5000 0082h	5004 0082h	5000 1082h
84h	16	EPWM_AQCTLB	5000 0084h	5004 0084h	5000 1084h
86h	16	EPWM_AQCTLB2	5000 0086h	5004 0086h	5000 1086h
8Eh	16	EPWM_AQSFRC	5000 008Eh	5004 008Eh	5000 108Eh
92h	16	EPWM_AQCSFRC	5000 0092h	5004 0092h	5000 1092h
A0h	16	EPWM_DBREDHR	5000 00A0h	5004 00A0h	5000 10A0h
A2h	16	EPWM_DBRED	5000 00A2h	5004 00A2h	5000 10A2h
A4h	16	EPWM_DBFEDHR	5000 00A4h	5004 00A4h	5000 10A4h
A6h	16	EPWM_DBFED	5000 00A6h	5004 00A6h	5000 10A6h
C0h	32	EPWM_TBPHS	5000 00C0h	5004 00C0h	5000 10C0h
C4h	16	EPWM_TBPRDHR	5000 00C4h	5004 00C4h	5000 10C4h
C6h	16	EPWM_TBPRD	5000 00C6h	5004 00C6h	5000 10C6h
C8h	16	EPWM_TBPRDHRB	5000 00C8h	5004 00C8h	5000 10C8h
D4h	32	EPWM_CMPA	5000 00D4h	5004 00D4h	5000 10D4h
D8h	32	EPWM_CMPB	5000 00D8h	5004 00D8h	5000 10D8h
DEh	16	EPWM_CMPC	5000 00DEh	5004 00DEh	5000 10DEh
E2h	16	EPWM_CMPD	5000 00E2h	5004 00E2h	5000 10E2h
E8h	16	EPWM_GLDCTL2	5000 00E8h	5004 00E8h	5000 10E8h
EEh	16	EPWM_SWVDELVAL	5000 00EEh	5004 00EEh	5000 10EEh
100h	16	EPWM_TZSEL	5000 0100h	5004 0100h	5000 1100h
102h	16	EPWM_TZSEL2	5000 0102h	5004 0102h	5000 1102h
104h	16	EPWM_TZDCSEL	5000 0104h	5004 0104h	5000 1104h
108h	16	EPWM_TZCTL	5000 0108h	5004 0108h	5000 1108h
10Ah	16	EPWM_TZCTL2	5000 010Ah	5004 010Ah	5000 110Ah
10Ch	16	EPWM_TZCTLDCA	5000 010Ch	5004 010Ch	5000 110Ch
10Eh	16	EPWM_TZCTLDCB	5000 010Eh	5004 010Eh	5000 110Eh
11Ah	16	EPWM_TZEINT	5000 011Ah	5004 011Ah	5000 111Ah
126h	16	EPWM_TZFLG	5000 0126h	5004 0126h	5000 1126h
128h	16	EPWM_TZCBCFLG	5000 0128h	5004 0128h	5000 1128h
12Ah	16	EPWM_TZOSTFLG	5000 012Ah	5004 012Ah	5000 112Ah
12Eh	16	EPWM_TZCLR	5000 012Eh	5004 012Eh	5000 112Eh
130h	16	EPWM_TZCBCCLR	5000 0130h	5004 0130h	5000 1130h

Table 3-298. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM_WLINK_G0 Physical Address	EPWM_WLINK_G1 Physical Address	EPWM0_G0 Physical Address
132h	16	EPWM_TZOSTCLR	5000 0132h	5004 0132h	5000 1132h
136h	16	EPWM_TZFRC	5000 0136h	5004 0136h	5000 1136h
13Ah	16	EPWM_TZTRIPOUTSEL	5000 013Ah	5004 013Ah	5000 113Ah
148h	16	EPWM_ETSEL	5000 0148h	5004 0148h	5000 1148h
14Ch	16	EPWM_ETPS	5000 014Ch	5004 014Ch	5000 114Ch
150h	16	EPWM_ETFLG	5000 0150h	5004 0150h	5000 1150h
154h	16	EPWM_ETCLR	5000 0154h	5004 0154h	5000 1154h
158h	16	EPWM_ETFRC	5000 0158h	5004 0158h	5000 1158h
15Ch	16	EPWM_ETINTPS	5000 015Ch	5004 015Ch	5000 115Ch
160h	16	EPWM_ETSOCPS	5000 0160h	5004 0160h	5000 1160h
164h	16	EPWM_ETCNTINITCTL	5000 0164h	5004 0164h	5000 1164h
168h	16	EPWM_ETCNTINIT	5000 0168h	5004 0168h	5000 1168h
16Ch	16	EPWM_ETINTMIXEN	5000 016Ch	5004 016Ch	5000 116Ch
170h	16	EPWM_ETSOCAMIXEN	5000 0170h	5004 0170h	5000 1170h
174h	16	EPWM_ETSOCBMIXEN	5000 0174h	5004 0174h	5000 1174h
180h	16	EPWM_DCTRIPSEL	5000 0180h	5004 0180h	5000 1180h
186h	16	EPWM_DCACTL	5000 0186h	5004 0186h	5000 1186h
188h	16	EPWM_DCBCTL	5000 0188h	5004 0188h	5000 1188h
18Eh	16	EPWM_DCFCTL	5000 018Eh	5004 018Eh	5000 118Eh
190h	16	EPWM_DCCAPCTL	5000 0190h	5004 0190h	5000 1190h
192h	16	EPWM_DCFOFFSET	5000 0192h	5004 0192h	5000 1192h
194h	16	EPWM_DCFOFFSETCNT	5000 0194h	5004 0194h	5000 1194h
196h	16	EPWM_DCFWINDOW	5000 0196h	5004 0196h	5000 1196h
198h	16	EPWM_DCFWINDOWCNT	5000 0198h	5004 0198h	5000 1198h
19Ah	16	EPWM_BLANKPULSEMIXSEL	5000 019Ah	5004 019Ah	5000 119Ah
19Ch	16	EPWM_DCCAPMIXSEL	5000 019Ch	5004 019Ch	5000 119Ch
19Eh	16	EPWM_DCCAP	5000 019Eh	5004 019Eh	5000 119Eh
1A4h	16	EPWM_DCAHTRIPSEL	5000 01A4h	5004 01A4h	5000 11A4h
1A6h	16	EPWM_DCALTRIPSEL	5000 01A6h	5004 01A6h	5000 11A6h
1A8h	16	EPWM_DCBHTRIPSEL	5000 01A8h	5004 01A8h	5000 11A8h
1AAh	16	EPWM_DCBLTRIPSEL	5000 01AAh	5004 01AAh	5000 11AAh
1ACh	16	EPWM_CAPCTL	5000 01ACh	5004 01ACh	5000 11ACh
1AEh	16	EPWM_CAPGATETRIPSEL	5000 01AEh	5004 01AEh	5000 11AEh
1B0h	16	EPWM_CAPINTRIPSEL	5000 01B0h	5004 01B0h	5000 11B0h
1B2h	16	EPWM_CAPTRIPSEL	5000 01B2h	5004 01B2h	5000 11B2h
1F4h	32	EPWM_EPWMLOCK	5000 01F4h	5004 01F4h	5000 11F4h
1FAh	16	EPWM_HWVDELVAL	5000 01FAh	5004 01FAh	5000 11FAh
1FCh	16	EPWM_VCNTVAL	5000 01FCh	5004 01FCh	5000 11FCh
400h	32	EPWM_XCMPCTL1	5000 0400h	5004 0400h	5000 1400h
410h	32	EPWM_XLOADCTL	5000 0410h	5004 0410h	5000 1410h
418h	32	EPWM_XLOAD	5000 0418h	5004 0418h	5000 1418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5000 041Ch	5004 041Ch	5000 141Ch
420h	32	EPWM_XREGSHDW1STS	5000 0420h	5004 0420h	5000 1420h
428h	32	EPWM_XREGSHDW2STS	5000 0428h	5004 0428h	5000 1428h
430h	32	EPWM_XREGSHDW3STS	5000 0430h	5004 0430h	5000 1430h
600h	32	EPWM_XCMP1_ACTIVE	5000 0600h	5004 0600h	5000 1600h

Table 3-298. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM_WLINK_G0 Physical Address	EPWM_WLINK_G1 Physical Address	EPWM0_G0 Physical Address
604h	32	EPWM_XCMP2_ACTIVE	5000 0604h	5004 0604h	5000 1604h
608h	32	EPWM_XCMP3_ACTIVE	5000 0608h	5004 0608h	5000 1608h
60Ch	32	EPWM_XCMP4_ACTIVE	5000 060Ch	5004 060Ch	5000 160Ch
610h	32	EPWM_XCMP5_ACTIVE	5000 0610h	5004 0610h	5000 1610h
614h	32	EPWM_XCMP6_ACTIVE	5000 0614h	5004 0614h	5000 1614h
618h	32	EPWM_XCMP7_ACTIVE	5000 0618h	5004 0618h	5000 1618h
61Ch	32	EPWM_XCMP8_ACTIVE	5000 061Ch	5004 061Ch	5000 161Ch
620h	32	EPWM_XTBPRD_ACTIVE	5000 0620h	5004 0620h	5000 1620h
630h	16	EPWM_XAQCTLA_ACTIVE	5000 0630h	5004 0630h	5000 1630h
644h	32	EPWM_XMINMAX_ACTIVE	5000 0644h	5004 0644h	5000 1644h
680h	32	EPWM_XCMP1_SHDW1	5000 0680h	5004 0680h	5000 1680h
684h	32	EPWM_XCMP2_SHDW1	5000 0684h	5004 0684h	5000 1684h
688h	32	EPWM_XCMP3_SHDW1	5000 0688h	5004 0688h	5000 1688h
68Ch	32	EPWM_XCMP4_SHDW1	5000 068Ch	5004 068Ch	5000 168Ch
690h	32	EPWM_XCMP5_SHDW1	5000 0690h	5004 0690h	5000 1690h
694h	32	EPWM_XCMP6_SHDW1	5000 0694h	5004 0694h	5000 1694h
698h	32	EPWM_XCMP7_SHDW1	5000 0698h	5004 0698h	5000 1698h
69Ch	32	EPWM_XCMP8_SHDW1	5000 069Ch	5004 069Ch	5000 169Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5000 06A0h	5004 06A0h	5000 16A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5000 06B0h	5004 06B0h	5000 16B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5000 06B2h	5004 06B2h	5000 16B2h
6BAh	16	EPWM_CMPC_SHDW1	5000 06BAh	5004 06BAh	5000 16BAh
6BEh	16	EPWM_CMPD_SHDW1	5000 06BEh	5004 06BEh	5000 16BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5000 06C4h	5004 06C4h	5000 16C4h
700h	32	EPWM_XCMP1_SHDW2	5000 0700h	5004 0700h	5000 1700h
704h	32	EPWM_XCMP2_SHDW2	5000 0704h	5004 0704h	5000 1704h
708h	32	EPWM_XCMP3_SHDW2	5000 0708h	5004 0708h	5000 1708h
70Ch	32	EPWM_XCMP4_SHDW2	5000 070Ch	5004 070Ch	5000 170Ch
710h	32	EPWM_XCMP5_SHDW2	5000 0710h	5004 0710h	5000 1710h
714h	32	EPWM_XCMP6_SHDW2	5000 0714h	5004 0714h	5000 1714h
718h	32	EPWM_XCMP7_SHDW2	5000 0718h	5004 0718h	5000 1718h
71Ch	32	EPWM_XCMP8_SHDW2	5000 071Ch	5004 071Ch	5000 171Ch
720h	32	EPWM_XTBPRD_SHDW2	5000 0720h	5004 0720h	5000 1720h
730h	16	EPWM_XAQCTLA_SHDW2	5000 0730h	5004 0730h	5000 1730h
732h	16	EPWM_XAQCTLB_SHDW2	5000 0732h	5004 0732h	5000 1732h
73Ah	16	EPWM_CMPC_SHDW2	5000 073Ah	5004 073Ah	5000 173Ah
73Eh	16	EPWM_CMPD_SHDW2	5000 073Eh	5004 073Eh	5000 173Eh
744h	32	EPWM_XMINMAX_SHDW2	5000 0744h	5004 0744h	5000 1744h
780h	32	EPWM_XCMP1_SHDW3	5000 0780h	5004 0780h	5000 1780h
784h	32	EPWM_XCMP2_SHDW3	5000 0784h	5004 0784h	5000 1784h
788h	32	EPWM_XCMP3_SHDW3	5000 0788h	5004 0788h	5000 1788h
78Ch	32	EPWM_XCMP4_SHDW3	5000 078Ch	5004 078Ch	5000 178Ch
790h	32	EPWM_XCMP5_SHDW3	5000 0790h	5004 0790h	5000 1790h
794h	32	EPWM_XCMP6_SHDW3	5000 0794h	5004 0794h	5000 1794h
798h	32	EPWM_XCMP7_SHDW3	5000 0798h	5004 0798h	5000 1798h
79Ch	32	EPWM_XCMP8_SHDW3	5000 079Ch	5004 079Ch	5000 179Ch

Table 3-298. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM_WLINK_G0 Physical Address	EPWM_WLINK_G1 Physical Address	EPWM0_G0 Physical Address
7A0h	32	EPWM_XTBPRD_SHDW3	5000 07A0h	5004 07A0h	5000 17A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5000 07B0h	5004 07B0h	5000 17B0h
7B2h	16	EPWM_XAQCTLB_SHDW3	5000 07B2h	5004 07B2h	5000 17B2h
7BAh	16	EPWM_CMPC_SHDW3	5000 07BAh	5004 07BAh	5000 17BAh
7BEh	16	EPWM_CMPD_SHDW3	5000 07BEh	5004 07BEh	5000 17BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5000 07C4h	5004 07C4h	5000 17C4h
800h	32	EPWM_DECTL	5000 0800h	5004 0800h	5000 1800h
804h	32	EPWM_DECOMPSEL	5000 0804h	5004 0804h	5000 1804h
808h	32	EPWM_DEACTCTL	5000 0808h	5004 0808h	5000 1808h
80Ch	32	EPWM_DESTS	5000 080Ch	5004 080Ch	5000 180Ch
810h	32	EPWM_DEFRC	5000 0810h	5004 0810h	5000 1810h
814h	32	EPWM_DECLR	5000 0814h	5004 0814h	5000 1814h
820h	32	EPWM_DEMONCNT	5000 0820h	5004 0820h	5000 1820h
824h	32	EPWM_DEMONCTL	5000 0824h	5004 0824h	5000 1824h
828h	32	EPWM_DEMONSTEP	5000 0828h	5004 0828h	5000 1828h
82Ch	32	EPWM_DEMONTHRES	5000 082Ch	5004 082Ch	5000 182Ch
C00h	32	EPWM_MINDBCFG	5000 0C00h	5004 0C00h	5000 1C00h
C04h	32	EPWM_MINDBDLY	5000 0C04h	5004 0C04h	5000 1C04h
C20h	32	EPWM_LUTCTLA	5000 0C20h	5004 0C20h	5000 1C20h
C24h	32	EPWM_LUTCTLB	5000 0C24h	5004 0C24h	5000 1C24h

Table 3-299. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM1_G0 Physical Address	EPWM2_G0 Physical Address	EPWM3_G0 Physical Address
0h	16	EPWM_TBCTL	5004 1000h	5000 2000h	5004 2000h
2h	16	EPWM_TBCTL2	5004 1002h	5000 2002h	5004 2002h
6h	16	EPWM_EPWMSYNCINSEL	5004 1006h	5000 2006h	5004 2006h
8h	16	EPWM_TBCTR	5004 1008h	5000 2008h	5004 2008h
Ah	16	EPWM_TBSTS	5004 100Ah	5000 200Ah	5004 200Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5004 100Ch	5000 200Ch	5004 200Ch
Eh	16	EPWM_TBCTL3	5004 100Eh	5000 200Eh	5004 200Eh
10h	16	EPWM_CMPCTL	5004 1010h	5000 2010h	5004 2010h
12h	16	EPWM_CMPCTL2	5004 1012h	5000 2012h	5004 2012h
18h	16	EPWM_DBCTL	5004 1018h	5000 2018h	5004 2018h
1Ah	16	EPWM_DBCTL2	5004 101Ah	5000 201Ah	5004 201Ah
20h	16	EPWM_AQCTL	5004 1020h	5000 2020h	5004 2020h
22h	16	EPWM_AQTSRCSEL	5004 1022h	5000 2022h	5004 2022h
28h	16	EPWM_PCCTL	5004 1028h	5000 2028h	5004 2028h
30h	16	EPWM_VCAPCTL	5004 1030h	5000 2030h	5004 2030h
32h	16	EPWM_VCNTCFG	5004 1032h	5000 2032h	5004 2032h
40h	16	EPWM_HRCNFG	5004 1040h	5000 2040h	5004 2040h
4Eh	16	EPWM_HRCNFG2	5004 104Eh	5000 204Eh	5004 204Eh
5Ah	16	EPWM_HRPCTL	5004 105Ah	5000 205Ah	5004 205Ah
5Ch	16	EPWM_TRREM	5004 105Ch	5000 205Ch	5004 205Ch
68h	16	EPWM_GLDCTL	5004 1068h	5000 2068h	5004 2068h
6Ah	16	EPWM_GLDCFG	5004 106Ah	5000 206Ah	5004 206Ah

Table 3-299. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM1_G0 Physical Address	EPWM2_G0 Physical Address	EPWM3_G0 Physical Address
70h	32	EPWM_EPWMXLINK	5004 1070h	5000 2070h	5004 2070h
74h	32	EPWM_EPWMXLINK2	5004 1074h	5000 2074h	5004 2074h
7Ah	16	EPWM_ETEST	5004 107Ah	5000 207Ah	5004 207Ah
7Ch	16	EPWM_EPWMREV	5004 107Ch	5000 207Ch	5004 207Ch
7Eh	16	EPWM_HRPWMREV	5004 107Eh	5000 207Eh	5004 207Eh
80h	16	EPWM_AQCTLA	5004 1080h	5000 2080h	5004 2080h
82h	16	EPWM_AQCTLA2	5004 1082h	5000 2082h	5004 2082h
84h	16	EPWM_AQCTLB	5004 1084h	5000 2084h	5004 2084h
86h	16	EPWM_AQCTLB2	5004 1086h	5000 2086h	5004 2086h
8Eh	16	EPWM_AQSFRC	5004 108Eh	5000 208Eh	5004 208Eh
92h	16	EPWM_AQCSFRC	5004 1092h	5000 2092h	5004 2092h
A0h	16	EPWM_DBREDHR	5004 10A0h	5000 20A0h	5004 20A0h
A2h	16	EPWM_DBRED	5004 10A2h	5000 20A2h	5004 20A2h
A4h	16	EPWM_DBFEDHR	5004 10A4h	5000 20A4h	5004 20A4h
A6h	16	EPWM_DBFED	5004 10A6h	5000 20A6h	5004 20A6h
C0h	32	EPWM_TBPHS	5004 10C0h	5000 20C0h	5004 20C0h
C4h	16	EPWM_TBPRDHR	5004 10C4h	5000 20C4h	5004 20C4h
C6h	16	EPWM_TBPRD	5004 10C6h	5000 20C6h	5004 20C6h
C8h	16	EPWM_TBPRDHRB	5004 10C8h	5000 20C8h	5004 20C8h
D4h	32	EPWM_CMPA	5004 10D4h	5000 20D4h	5004 20D4h
D8h	32	EPWM_CMPB	5004 10D8h	5000 20D8h	5004 20D8h
DEh	16	EPWM_CMPC	5004 10DEh	5000 20DEh	5004 20DEh
E2h	16	EPWM_CMPD	5004 10E2h	5000 20E2h	5004 20E2h
E8h	16	EPWM_GLDCTL2	5004 10E8h	5000 20E8h	5004 20E8h
EEh	16	EPWM_SWVDELVAL	5004 10EEh	5000 20EEh	5004 20EEh
100h	16	EPWM_TZSEL	5004 1100h	5000 2100h	5004 2100h
102h	16	EPWM_TZSEL2	5004 1102h	5000 2102h	5004 2102h
104h	16	EPWM_TZDCSEL	5004 1104h	5000 2104h	5004 2104h
108h	16	EPWM_TZCTL	5004 1108h	5000 2108h	5004 2108h
10Ah	16	EPWM_TZCTL2	5004 110Ah	5000 210Ah	5004 210Ah
10Ch	16	EPWM_TZCTLDCA	5004 110Ch	5000 210Ch	5004 210Ch
10Eh	16	EPWM_TZCTLDCB	5004 110Eh	5000 210Eh	5004 210Eh
11Ah	16	EPWM_TZEINT	5004 111Ah	5000 211Ah	5004 211Ah
126h	16	EPWM_TZFLG	5004 1126h	5000 2126h	5004 2126h
128h	16	EPWM_TZCBCFLG	5004 1128h	5000 2128h	5004 2128h
12Ah	16	EPWM_TZOSTFLG	5004 112Ah	5000 212Ah	5004 212Ah
12Eh	16	EPWM_TZCLR	5004 112Eh	5000 212Eh	5004 212Eh
130h	16	EPWM_TZCBCCLR	5004 1130h	5000 2130h	5004 2130h
132h	16	EPWM_TZOSTCLR	5004 1132h	5000 2132h	5004 2132h
136h	16	EPWM_TZFRC	5004 1136h	5000 2136h	5004 2136h
13Ah	16	EPWM_TZTRIPOUTSEL	5004 113Ah	5000 213Ah	5004 213Ah
148h	16	EPWM_ETSEL	5004 1148h	5000 2148h	5004 2148h
14Ch	16	EPWM_ETPS	5004 114Ch	5000 214Ch	5004 214Ch
150h	16	EPWM_ETFLG	5004 1150h	5000 2150h	5004 2150h
154h	16	EPWM_ETCLR	5004 1154h	5000 2154h	5004 2154h
158h	16	EPWM_ETFRC	5004 1158h	5000 2158h	5004 2158h

Table 3-299. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM1_G0 Physical Address	EPWM2_G0 Physical Address	EPWM3_G0 Physical Address
15Ch	16	EPWM_ETINTPS	5004 115Ch	5000 215Ch	5004 215Ch
160h	16	EPWM_ETSOCPS	5004 1160h	5000 2160h	5004 2160h
164h	16	EPWM_ETCNTINITCTL	5004 1164h	5000 2164h	5004 2164h
168h	16	EPWM_ETCNTINIT	5004 1168h	5000 2168h	5004 2168h
16Ch	16	EPWM_ETINTMIXEN	5004 116Ch	5000 216Ch	5004 216Ch
170h	16	EPWM_ETSOCAMIXEN	5004 1170h	5000 2170h	5004 2170h
174h	16	EPWM_ETSOCBMIXEN	5004 1174h	5000 2174h	5004 2174h
180h	16	EPWM_DCTRISEL	5004 1180h	5000 2180h	5004 2180h
186h	16	EPWM_DCACTL	5004 1186h	5000 2186h	5004 2186h
188h	16	EPWM_DCBCCTL	5004 1188h	5000 2188h	5004 2188h
18Eh	16	EPWM_DCFCTL	5004 118Eh	5000 218Eh	5004 218Eh
190h	16	EPWM_DCCAPCTL	5004 1190h	5000 2190h	5004 2190h
192h	16	EPWM_DCFOFFSET	5004 1192h	5000 2192h	5004 2192h
194h	16	EPWM_DCFOFFSETCNT	5004 1194h	5000 2194h	5004 2194h
196h	16	EPWM_DCFWINDOW	5004 1196h	5000 2196h	5004 2196h
198h	16	EPWM_DCFWINDOWCNT	5004 1198h	5000 2198h	5004 2198h
19Ah	16	EPWM_BLANKPULSEMIXSEL	5004 119Ah	5000 219Ah	5004 219Ah
19Ch	16	EPWM_DCCAPMIXSEL	5004 119Ch	5000 219Ch	5004 219Ch
19Eh	16	EPWM_DCCAP	5004 119Eh	5000 219Eh	5004 219Eh
1A4h	16	EPWM_DCAHTRIPSEL	5004 11A4h	5000 21A4h	5004 21A4h
1A6h	16	EPWM_DCALTRIPSEL	5004 11A6h	5000 21A6h	5004 21A6h
1A8h	16	EPWM_DCBHTRIPSEL	5004 11A8h	5000 21A8h	5004 21A8h
1AAh	16	EPWM_DCBLTRIPSEL	5004 11AAh	5000 21AAh	5004 21AAh
1ACh	16	EPWM_CAPCTL	5004 11ACh	5000 21ACh	5004 21ACh
1AEh	16	EPWM_CAPGATETRISEL	5004 11AEh	5000 21AEh	5004 21AEh
1B0h	16	EPWM_CAPINTRIPSEL	5004 11B0h	5000 21B0h	5004 21B0h
1B2h	16	EPWM_CAPTRIPSEL	5004 11B2h	5000 21B2h	5004 21B2h
1F4h	32	EPWM_EPWMLOCK	5004 11F4h	5000 21F4h	5004 21F4h
1FAh	16	EPWM_HWVDELVAL	5004 11FAh	5000 21FAh	5004 21FAh
1FCh	16	EPWM_VCNTVAL	5004 11FCh	5000 21FCh	5004 21FCh
400h	32	EPWM_XCMPCTL1	5004 1400h	5000 2400h	5004 2400h
410h	32	EPWM_XLOADCTL	5004 1410h	5000 2410h	5004 2410h
418h	32	EPWM_XLOAD	5004 1418h	5000 2418h	5004 2418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5004 141Ch	5000 241Ch	5004 241Ch
420h	32	EPWM_XREGSHDW1STS	5004 1420h	5000 2420h	5004 2420h
428h	32	EPWM_XREGSHDW2STS	5004 1428h	5000 2428h	5004 2428h
430h	32	EPWM_XREGSHDW3STS	5004 1430h	5000 2430h	5004 2430h
600h	32	EPWM_XCMP1_ACTIVE	5004 1600h	5000 2600h	5004 2600h
604h	32	EPWM_XCMP2_ACTIVE	5004 1604h	5000 2604h	5004 2604h
608h	32	EPWM_XCMP3_ACTIVE	5004 1608h	5000 2608h	5004 2608h
60Ch	32	EPWM_XCMP4_ACTIVE	5004 160Ch	5000 260Ch	5004 260Ch
610h	32	EPWM_XCMP5_ACTIVE	5004 1610h	5000 2610h	5004 2610h
614h	32	EPWM_XCMP6_ACTIVE	5004 1614h	5000 2614h	5004 2614h
618h	32	EPWM_XCMP7_ACTIVE	5004 1618h	5000 2618h	5004 2618h
61Ch	32	EPWM_XCMP8_ACTIVE	5004 161Ch	5000 261Ch	5004 261Ch
620h	32	EPWM_XTBPRD_ACTIVE	5004 1620h	5000 2620h	5004 2620h

Table 3-299. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM1_G0 Physical Address	EPWM2_G0 Physical Address	EPWM3_G0 Physical Address
630h	16	EPWM_XAQCTLA_ACTIVE	5004 1630h	5000 2630h	5004 2630h
644h	32	EPWM_XMINMAX_ACTIVE	5004 1644h	5000 2644h	5004 2644h
680h	32	EPWM_XCMP1_SHDW1	5004 1680h	5000 2680h	5004 2680h
684h	32	EPWM_XCMP2_SHDW1	5004 1684h	5000 2684h	5004 2684h
688h	32	EPWM_XCMP3_SHDW1	5004 1688h	5000 2688h	5004 2688h
68Ch	32	EPWM_XCMP4_SHDW1	5004 168Ch	5000 268Ch	5004 268Ch
690h	32	EPWM_XCMP5_SHDW1	5004 1690h	5000 2690h	5004 2690h
694h	32	EPWM_XCMP6_SHDW1	5004 1694h	5000 2694h	5004 2694h
698h	32	EPWM_XCMP7_SHDW1	5004 1698h	5000 2698h	5004 2698h
69Ch	32	EPWM_XCMP8_SHDW1	5004 169Ch	5000 269Ch	5004 269Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5004 16A0h	5000 26A0h	5004 26A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5004 16B0h	5000 26B0h	5004 26B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5004 16B2h	5000 26B2h	5004 26B2h
6BAh	16	EPWM_CMPC_SHDW1	5004 16BAh	5000 26BAh	5004 26BAh
6BEh	16	EPWM_CMPD_SHDW1	5004 16BEh	5000 26BEh	5004 26BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5004 16C4h	5000 26C4h	5004 26C4h
700h	32	EPWM_XCMP1_SHDW2	5004 1700h	5000 2700h	5004 2700h
704h	32	EPWM_XCMP2_SHDW2	5004 1704h	5000 2704h	5004 2704h
708h	32	EPWM_XCMP3_SHDW2	5004 1708h	5000 2708h	5004 2708h
70Ch	32	EPWM_XCMP4_SHDW2	5004 170Ch	5000 270Ch	5004 270Ch
710h	32	EPWM_XCMP5_SHDW2	5004 1710h	5000 2710h	5004 2710h
714h	32	EPWM_XCMP6_SHDW2	5004 1714h	5000 2714h	5004 2714h
718h	32	EPWM_XCMP7_SHDW2	5004 1718h	5000 2718h	5004 2718h
71Ch	32	EPWM_XCMP8_SHDW2	5004 171Ch	5000 271Ch	5004 271Ch
720h	32	EPWM_XTBPRD_SHDW2	5004 1720h	5000 2720h	5004 2720h
730h	16	EPWM_XAQCTLA_SHDW2	5004 1730h	5000 2730h	5004 2730h
732h	16	EPWM_XAQCTLB_SHDW2	5004 1732h	5000 2732h	5004 2732h
73Ah	16	EPWM_CMPC_SHDW2	5004 173Ah	5000 273Ah	5004 273Ah
73Eh	16	EPWM_CMPD_SHDW2	5004 173Eh	5000 273Eh	5004 273Eh
744h	32	EPWM_XMINMAX_SHDW2	5004 1744h	5000 2744h	5004 2744h
780h	32	EPWM_XCMP1_SHDW3	5004 1780h	5000 2780h	5004 2780h
784h	32	EPWM_XCMP2_SHDW3	5004 1784h	5000 2784h	5004 2784h
788h	32	EPWM_XCMP3_SHDW3	5004 1788h	5000 2788h	5004 2788h
78Ch	32	EPWM_XCMP4_SHDW3	5004 178Ch	5000 278Ch	5004 278Ch
790h	32	EPWM_XCMP5_SHDW3	5004 1790h	5000 2790h	5004 2790h
794h	32	EPWM_XCMP6_SHDW3	5004 1794h	5000 2794h	5004 2794h
798h	32	EPWM_XCMP7_SHDW3	5004 1798h	5000 2798h	5004 2798h
79Ch	32	EPWM_XCMP8_SHDW3	5004 179Ch	5000 279Ch	5004 279Ch
7A0h	32	EPWM_XTBPRD_SHDW3	5004 17A0h	5000 27A0h	5004 27A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5004 17B0h	5000 27B0h	5004 27B0h
7B2h	16	EPWM_XAQCTLB_SHDW3	5004 17B2h	5000 27B2h	5004 27B2h
7BAh	16	EPWM_CMPC_SHDW3	5004 17BAh	5000 27BAh	5004 27BAh
7BEh	16	EPWM_CMPD_SHDW3	5004 17BEh	5000 27BEh	5004 27BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5004 17C4h	5000 27C4h	5004 27C4h
800h	32	EPWM_DECTL	5004 1800h	5000 2800h	5004 2800h
804h	32	EPWM_DECOMPSEL	5004 1804h	5000 2804h	5004 2804h

Table 3-299. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM1_G0 Physical Address	EPWM2_G0 Physical Address	EPWM3_G0 Physical Address
808h	32	EPWM_DEACTCTL	5004 1808h	5000 2808h	5004 2808h
80Ch	32	EPWM_DESTS	5004 180Ch	5000 280Ch	5004 280Ch
810h	32	EPWM_DEFRC	5004 1810h	5000 2810h	5004 2810h
814h	32	EPWM_DECLR	5004 1814h	5000 2814h	5004 2814h
820h	32	EPWM_DEMONCNT	5004 1820h	5000 2820h	5004 2820h
824h	32	EPWM_DEMONCTL	5004 1824h	5000 2824h	5004 2824h
828h	32	EPWM_DEMONSTEP	5004 1828h	5000 2828h	5004 2828h
82Ch	32	EPWM_DEMONTHRES	5004 182Ch	5000 282Ch	5004 282Ch
C00h	32	EPWM_MINDBCFCG	5004 1C00h	5000 2C00h	5004 2C00h
C04h	32	EPWM_MINDBDLY	5004 1C04h	5000 2C04h	5004 2C04h
C20h	32	EPWM_LUTCTLA	5004 1C20h	5000 2C20h	5004 2C20h
C24h	32	EPWM_LUTCTLB	5004 1C24h	5000 2C24h	5004 2C24h

Table 3-300. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM4_G0 Physical Address	EPWM5_G0 Physical Address	EPWM6_G0 Physical Address
0h	16	EPWM_TBCTL	5000 3000h	5004 3000h	5000 4000h
2h	16	EPWM_TBCTL2	5000 3002h	5004 3002h	5000 4002h
6h	16	EPWM_EPWMSYNCINSEL	5000 3006h	5004 3006h	5000 4006h
8h	16	EPWM_TBCTR	5000 3008h	5004 3008h	5000 4008h
Ah	16	EPWM_TBSTS	5000 300Ah	5004 300Ah	5000 400Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5000 300Ch	5004 300Ch	5000 400Ch
Eh	16	EPWM_TBCTL3	5000 300Eh	5004 300Eh	5000 400Eh
10h	16	EPWM_CMPCTL	5000 3010h	5004 3010h	5000 4010h
12h	16	EPWM_CMPCTL2	5000 3012h	5004 3012h	5000 4012h
18h	16	EPWM_DBCTL	5000 3018h	5004 3018h	5000 4018h
1Ah	16	EPWM_DBCTL2	5000 301Ah	5004 301Ah	5000 401Ah
20h	16	EPWM_AQCTL	5000 3020h	5004 3020h	5000 4020h
22h	16	EPWM_AQTSRCSEL	5000 3022h	5004 3022h	5000 4022h
28h	16	EPWM_PCCTL	5000 3028h	5004 3028h	5000 4028h
30h	16	EPWM_VCAPCTL	5000 3030h	5004 3030h	5000 4030h
32h	16	EPWM_VCNTCFG	5000 3032h	5004 3032h	5000 4032h
40h	16	EPWM_HRCNFG	5000 3040h	5004 3040h	5000 4040h
4Eh	16	EPWM_HRCNFG2	5000 304Eh	5004 304Eh	5000 404Eh
5Ah	16	EPWM_HRPCTL	5000 305Ah	5004 305Ah	5000 405Ah
5Ch	16	EPWM_TRREM	5000 305Ch	5004 305Ch	5000 405Ch
68h	16	EPWM_GLDCTL	5000 3068h	5004 3068h	5000 4068h
6Ah	16	EPWM_GLDCFG	5000 306Ah	5004 306Ah	5000 406Ah
70h	32	EPWM_EPWMXLINK	5000 3070h	5004 3070h	5000 4070h
74h	32	EPWM_EPWMXLINK2	5000 3074h	5004 3074h	5000 4074h
7Ah	16	EPWM_ETEST	5000 307Ah	5004 307Ah	5000 407Ah
7Ch	16	EPWM_EPWMREV	5000 307Ch	5004 307Ch	5000 407Ch
7Eh	16	EPWM_HRPWMREV	5000 307Eh	5004 307Eh	5000 407Eh
80h	16	EPWM_AQCTLA	5000 3080h	5004 3080h	5000 4080h
82h	16	EPWM_AQCTLA2	5000 3082h	5004 3082h	5000 4082h
84h	16	EPWM_AQCTLB	5000 3084h	5004 3084h	5000 4084h

Table 3-300. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM4_G0 Physical Address	EPWM5_G0 Physical Address	EPWM6_G0 Physical Address
86h	16	EPWM_AQCTLB2	5000 3086h	5004 3086h	5000 4086h
8Eh	16	EPWM_AQSFRC	5000 308Eh	5004 308Eh	5000 408Eh
92h	16	EPWM_AQCSFRC	5000 3092h	5004 3092h	5000 4092h
A0h	16	EPWM_DBREDHR	5000 30A0h	5004 30A0h	5000 40A0h
A2h	16	EPWM_DBRED	5000 30A2h	5004 30A2h	5000 40A2h
A4h	16	EPWM_DBFEDHR	5000 30A4h	5004 30A4h	5000 40A4h
A6h	16	EPWM_DBFED	5000 30A6h	5004 30A6h	5000 40A6h
C0h	32	EPWM_TBPHS	5000 30C0h	5004 30C0h	5000 40C0h
C4h	16	EPWM_TBPRDHR	5000 30C4h	5004 30C4h	5000 40C4h
C6h	16	EPWM_TBPRD	5000 30C6h	5004 30C6h	5000 40C6h
C8h	16	EPWM_TBPRDHRB	5000 30C8h	5004 30C8h	5000 40C8h
D4h	32	EPWM_CMPA	5000 30D4h	5004 30D4h	5000 40D4h
D8h	32	EPWM_CMPB	5000 30D8h	5004 30D8h	5000 40D8h
DEh	16	EPWM_CMPC	5000 30DEh	5004 30DEh	5000 40DEh
E2h	16	EPWM_CMPD	5000 30E2h	5004 30E2h	5000 40E2h
E8h	16	EPWM_GLDCTL2	5000 30E8h	5004 30E8h	5000 40E8h
EEh	16	EPWM_SWVDELVAL	5000 30EEh	5004 30EEh	5000 40EEh
100h	16	EPWM_TZSEL	5000 3100h	5004 3100h	5000 4100h
102h	16	EPWM_TZSEL2	5000 3102h	5004 3102h	5000 4102h
104h	16	EPWM_TZDCSEL	5000 3104h	5004 3104h	5000 4104h
108h	16	EPWM_TZCTL	5000 3108h	5004 3108h	5000 4108h
10Ah	16	EPWM_TZCTL2	5000 310Ah	5004 310Ah	5000 410Ah
10Ch	16	EPWM_TZCTLDCA	5000 310Ch	5004 310Ch	5000 410Ch
10Eh	16	EPWM_TZCTLDCB	5000 310Eh	5004 310Eh	5000 410Eh
11Ah	16	EPWM_TZEINT	5000 311Ah	5004 311Ah	5000 411Ah
126h	16	EPWM_TZFLG	5000 3126h	5004 3126h	5000 4126h
128h	16	EPWM_TZCBCFLG	5000 3128h	5004 3128h	5000 4128h
12Ah	16	EPWM_TZOSTFLG	5000 312Ah	5004 312Ah	5000 412Ah
12Eh	16	EPWM_TZCLR	5000 312Eh	5004 312Eh	5000 412Eh
130h	16	EPWM_TZCBCCLR	5000 3130h	5004 3130h	5000 4130h
132h	16	EPWM_TZOSTCLR	5000 3132h	5004 3132h	5000 4132h
136h	16	EPWM_TZFRC	5000 3136h	5004 3136h	5000 4136h
13Ah	16	EPWM_TZTRIPOUTSEL	5000 313Ah	5004 313Ah	5000 413Ah
148h	16	EPWM_ETSEL	5000 3148h	5004 3148h	5000 4148h
14Ch	16	EPWM_ETPS	5000 314Ch	5004 314Ch	5000 414Ch
150h	16	EPWM_ETFLG	5000 3150h	5004 3150h	5000 4150h
154h	16	EPWM_ETCLR	5000 3154h	5004 3154h	5000 4154h
158h	16	EPWM_ETFRC	5000 3158h	5004 3158h	5000 4158h
15Ch	16	EPWM_ETINTPS	5000 315Ch	5004 315Ch	5000 415Ch
160h	16	EPWM_ETSOCPS	5000 3160h	5004 3160h	5000 4160h
164h	16	EPWM_ETCNTINITCTL	5000 3164h	5004 3164h	5000 4164h
168h	16	EPWM_ETCNTINIT	5000 3168h	5004 3168h	5000 4168h
16Ch	16	EPWM_ETINTMIXEN	5000 316Ch	5004 316Ch	5000 416Ch
170h	16	EPWM_ETSOCAMIXEN	5000 3170h	5004 3170h	5000 4170h
174h	16	EPWM_ETSOCBMIXEN	5000 3174h	5004 3174h	5000 4174h
180h	16	EPWM_DCTRIPSEL	5000 3180h	5004 3180h	5000 4180h

Table 3-300. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM4_G0 Physical Address	EPWM5_G0 Physical Address	EPWM6_G0 Physical Address
186h	16	EPWM_DCACTL	5000 3186h	5004 3186h	5000 4186h
188h	16	EPWM_DCBCTL	5000 3188h	5004 3188h	5000 4188h
18Eh	16	EPWM_DCFCTL	5000 318Eh	5004 318Eh	5000 418Eh
190h	16	EPWM_DCCAPCTL	5000 3190h	5004 3190h	5000 4190h
192h	16	EPWM_DCFOFFSET	5000 3192h	5004 3192h	5000 4192h
194h	16	EPWM_DCFOFFSETCNT	5000 3194h	5004 3194h	5000 4194h
196h	16	EPWM_DCFWINDOW	5000 3196h	5004 3196h	5000 4196h
198h	16	EPWM_DCFWINDOWCNT	5000 3198h	5004 3198h	5000 4198h
19Ah	16	EPWM_BLANKPULSEMIXSEL	5000 319Ah	5004 319Ah	5000 419Ah
19Ch	16	EPWM_DCCAPMIXSEL	5000 319Ch	5004 319Ch	5000 419Ch
19Eh	16	EPWM_DCCAP	5000 319Eh	5004 319Eh	5000 419Eh
1A4h	16	EPWM_DCAHTRIPSEL	5000 31A4h	5004 31A4h	5000 41A4h
1A6h	16	EPWM_DCALTRIPSEL	5000 31A6h	5004 31A6h	5000 41A6h
1A8h	16	EPWM_DCBHTRIPSEL	5000 31A8h	5004 31A8h	5000 41A8h
1AAh	16	EPWM_DCBLTRIPSEL	5000 31AAh	5004 31AAh	5000 41AAh
1ACh	16	EPWM_CAPCTL	5000 31ACh	5004 31ACh	5000 41ACh
1AEh	16	EPWM_CAPGATETRIPSEL	5000 31AEh	5004 31AEh	5000 41AEh
1B0h	16	EPWM_CAPINTRIPSEL	5000 31B0h	5004 31B0h	5000 41B0h
1B2h	16	EPWM_CAPTRIPSEL	5000 31B2h	5004 31B2h	5000 41B2h
1F4h	32	EPWM_EPWMLOCK	5000 31F4h	5004 31F4h	5000 41F4h
1FAh	16	EPWM_HWVDELVAL	5000 31FAh	5004 31FAh	5000 41FAh
1FCh	16	EPWM_VCNTVAL	5000 31FCh	5004 31FCh	5000 41FCh
400h	32	EPWM_XCMPCTL1	5000 3400h	5004 3400h	5000 4400h
410h	32	EPWM_XLOADCTL	5000 3410h	5004 3410h	5000 4410h
418h	32	EPWM_XLOAD	5000 3418h	5004 3418h	5000 4418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5000 341Ch	5004 341Ch	5000 441Ch
420h	32	EPWM_XREGSHDW1STS	5000 3420h	5004 3420h	5000 4420h
428h	32	EPWM_XREGSHDW2STS	5000 3428h	5004 3428h	5000 4428h
430h	32	EPWM_XREGSHDW3STS	5000 3430h	5004 3430h	5000 4430h
600h	32	EPWM_XCMP1_ACTIVE	5000 3600h	5004 3600h	5000 4600h
604h	32	EPWM_XCMP2_ACTIVE	5000 3604h	5004 3604h	5000 4604h
608h	32	EPWM_XCMP3_ACTIVE	5000 3608h	5004 3608h	5000 4608h
60Ch	32	EPWM_XCMP4_ACTIVE	5000 360Ch	5004 360Ch	5000 460Ch
610h	32	EPWM_XCMP5_ACTIVE	5000 3610h	5004 3610h	5000 4610h
614h	32	EPWM_XCMP6_ACTIVE	5000 3614h	5004 3614h	5000 4614h
618h	32	EPWM_XCMP7_ACTIVE	5000 3618h	5004 3618h	5000 4618h
61Ch	32	EPWM_XCMP8_ACTIVE	5000 361Ch	5004 361Ch	5000 461Ch
620h	32	EPWM_XTBPRD_ACTIVE	5000 3620h	5004 3620h	5000 4620h
630h	16	EPWM_XAQCTLA_ACTIVE	5000 3630h	5004 3630h	5000 4630h
644h	32	EPWM_XMINMAX_ACTIVE	5000 3644h	5004 3644h	5000 4644h
680h	32	EPWM_XCMP1_SHDW1	5000 3680h	5004 3680h	5000 4680h
684h	32	EPWM_XCMP2_SHDW1	5000 3684h	5004 3684h	5000 4684h
688h	32	EPWM_XCMP3_SHDW1	5000 3688h	5004 3688h	5000 4688h
68Ch	32	EPWM_XCMP4_SHDW1	5000 368Ch	5004 368Ch	5000 468Ch
690h	32	EPWM_XCMP5_SHDW1	5000 3690h	5004 3690h	5000 4690h
694h	32	EPWM_XCMP6_SHDW1	5000 3694h	5004 3694h	5000 4694h

Table 3-300. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM4_G0 Physical Address	EPWM5_G0 Physical Address	EPWM6_G0 Physical Address
698h	32	EPWM_XCMP7_SHDW1	5000 3698h	5004 3698h	5000 4698h
69Ch	32	EPWM_XCMP8_SHDW1	5000 369Ch	5004 369Ch	5000 469Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5000 36A0h	5004 36A0h	5000 46A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5000 36B0h	5004 36B0h	5000 46B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5000 36B2h	5004 36B2h	5000 46B2h
6BAh	16	EPWM_CMPC_SHDW1	5000 36BAh	5004 36BAh	5000 46BAh
6BEh	16	EPWM_CMPD_SHDW1	5000 36BEh	5004 36BEh	5000 46BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5000 36C4h	5004 36C4h	5000 46C4h
700h	32	EPWM_XCMP1_SHDW2	5000 3700h	5004 3700h	5000 4700h
704h	32	EPWM_XCMP2_SHDW2	5000 3704h	5004 3704h	5000 4704h
708h	32	EPWM_XCMP3_SHDW2	5000 3708h	5004 3708h	5000 4708h
70Ch	32	EPWM_XCMP4_SHDW2	5000 370Ch	5004 370Ch	5000 470Ch
710h	32	EPWM_XCMP5_SHDW2	5000 3710h	5004 3710h	5000 4710h
714h	32	EPWM_XCMP6_SHDW2	5000 3714h	5004 3714h	5000 4714h
718h	32	EPWM_XCMP7_SHDW2	5000 3718h	5004 3718h	5000 4718h
71Ch	32	EPWM_XCMP8_SHDW2	5000 371Ch	5004 371Ch	5000 471Ch
720h	32	EPWM_XTBPRD_SHDW2	5000 3720h	5004 3720h	5000 4720h
730h	16	EPWM_XAQCTLA_SHDW2	5000 3730h	5004 3730h	5000 4730h
732h	16	EPWM_XAQCTLB_SHDW2	5000 3732h	5004 3732h	5000 4732h
73Ah	16	EPWM_CMPC_SHDW2	5000 373Ah	5004 373Ah	5000 473Ah
73Eh	16	EPWM_CMPD_SHDW2	5000 373Eh	5004 373Eh	5000 473Eh
744h	32	EPWM_XMINMAX_SHDW2	5000 3744h	5004 3744h	5000 4744h
780h	32	EPWM_XCMP1_SHDW3	5000 3780h	5004 3780h	5000 4780h
784h	32	EPWM_XCMP2_SHDW3	5000 3784h	5004 3784h	5000 4784h
788h	32	EPWM_XCMP3_SHDW3	5000 3788h	5004 3788h	5000 4788h
78Ch	32	EPWM_XCMP4_SHDW3	5000 378Ch	5004 378Ch	5000 478Ch
790h	32	EPWM_XCMP5_SHDW3	5000 3790h	5004 3790h	5000 4790h
794h	32	EPWM_XCMP6_SHDW3	5000 3794h	5004 3794h	5000 4794h
798h	32	EPWM_XCMP7_SHDW3	5000 3798h	5004 3798h	5000 4798h
79Ch	32	EPWM_XCMP8_SHDW3	5000 379Ch	5004 379Ch	5000 479Ch
7A0h	32	EPWM_XTBPRD_SHDW3	5000 37A0h	5004 37A0h	5000 47A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5000 37B0h	5004 37B0h	5000 47B0h
7B2h	16	EPWM_XAQCTLB_SHDW3	5000 37B2h	5004 37B2h	5000 47B2h
7BAh	16	EPWM_CMPC_SHDW3	5000 37BAh	5004 37BAh	5000 47BAh
7BEh	16	EPWM_CMPD_SHDW3	5000 37BEh	5004 37BEh	5000 47BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5000 37C4h	5004 37C4h	5000 47C4h
800h	32	EPWM_DECTL	5000 3800h	5004 3800h	5000 4800h
804h	32	EPWM_DECOMPSEL	5000 3804h	5004 3804h	5000 4804h
808h	32	EPWM_DEACTCTL	5000 3808h	5004 3808h	5000 4808h
80Ch	32	EPWM_DESTS	5000 380Ch	5004 380Ch	5000 480Ch
810h	32	EPWM_DEFRC	5000 3810h	5004 3810h	5000 4810h
814h	32	EPWM_DECLR	5000 3814h	5004 3814h	5000 4814h
820h	32	EPWM_DEMONCNT	5000 3820h	5004 3820h	5000 4820h
824h	32	EPWM_DEMONCTL	5000 3824h	5004 3824h	5000 4824h
828h	32	EPWM_DEMONSTEP	5000 3828h	5004 3828h	5000 4828h
82Ch	32	EPWM_DEMONTHRES	5000 382Ch	5004 382Ch	5000 482Ch

Table 3-300. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM4_G0 Physical Address	EPWM5_G0 Physical Address	EPWM6_G0 Physical Address
C00h	32	EPWM_MINDBCFG	5000 3C00h	5004 3C00h	5000 4C00h
C04h	32	EPWM_MINDBDLY	5000 3C04h	5004 3C04h	5000 4C04h
C20h	32	EPWM_LUTCTLA	5000 3C20h	5004 3C20h	5000 4C20h
C24h	32	EPWM_LUTCTLB	5000 3C24h	5004 3C24h	5000 4C24h

Table 3-301. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM7_G0 Physical Address	EPWM8_G0 Physical Address	EPWM9_G0 Physical Address
0h	16	EPWM_TBCTL	5004 4000h	5000 5000h	5004 5000h
2h	16	EPWM_TBCTL2	5004 4002h	5000 5002h	5004 5002h
6h	16	EPWM_EPWMSYNCINSEL	5004 4006h	5000 5006h	5004 5006h
8h	16	EPWM_TBCTR	5004 4008h	5000 5008h	5004 5008h
Ah	16	EPWM_TBSTS	5004 400Ah	5000 500Ah	5004 500Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5004 400Ch	5000 500Ch	5004 500Ch
Eh	16	EPWM_TBCTL3	5004 400Eh	5000 500Eh	5004 500Eh
10h	16	EPWM_CMPCTL	5004 4010h	5000 5010h	5004 5010h
12h	16	EPWM_CMPCTL2	5004 4012h	5000 5012h	5004 5012h
18h	16	EPWM_DBCTL	5004 4018h	5000 5018h	5004 5018h
1Ah	16	EPWM_DBCTL2	5004 401Ah	5000 501Ah	5004 501Ah
20h	16	EPWM_AQCTL	5004 4020h	5000 5020h	5004 5020h
22h	16	EPWM_AQTSRCSEL	5004 4022h	5000 5022h	5004 5022h
28h	16	EPWM_PCCTL	5004 4028h	5000 5028h	5004 5028h
30h	16	EPWM_VCAPCTL	5004 4030h	5000 5030h	5004 5030h
32h	16	EPWM_VCNTCFG	5004 4032h	5000 5032h	5004 5032h
40h	16	EPWM_HRCNFG	5004 4040h	5000 5040h	5004 5040h
4Eh	16	EPWM_HRCNFG2	5004 404Eh	5000 504Eh	5004 504Eh
5Ah	16	EPWM_HRPCTL	5004 405Ah	5000 505Ah	5004 505Ah
5Ch	16	EPWM_TRREM	5004 405Ch	5000 505Ch	5004 505Ch
68h	16	EPWM_GLDCTL	5004 4068h	5000 5068h	5004 5068h
6Ah	16	EPWM_GLDCFG	5004 406Ah	5000 506Ah	5004 506Ah
70h	32	EPWM_EPWMXLINK	5004 4070h	5000 5070h	5004 5070h
74h	32	EPWM_EPWMXLINK2	5004 4074h	5000 5074h	5004 5074h
7Ah	16	EPWM_ETEST	5004 407Ah	5000 507Ah	5004 507Ah
7Ch	16	EPWM_EPWMREV	5004 407Ch	5000 507Ch	5004 507Ch
7Eh	16	EPWM_HRPWMREV	5004 407Eh	5000 507Eh	5004 507Eh
80h	16	EPWM_AQCTLA	5004 4080h	5000 5080h	5004 5080h
82h	16	EPWM_AQCTLA2	5004 4082h	5000 5082h	5004 5082h
84h	16	EPWM_AQCTLB	5004 4084h	5000 5084h	5004 5084h
86h	16	EPWM_AQCTLB2	5004 4086h	5000 5086h	5004 5086h
8Eh	16	EPWM_AQSFRC	5004 408Eh	5000 508Eh	5004 508Eh
92h	16	EPWM_AQCSFRC	5004 4092h	5000 5092h	5004 5092h
A0h	16	EPWM_DBREDHR	5004 40A0h	5000 50A0h	5004 50A0h
A2h	16	EPWM_DBRED	5004 40A2h	5000 50A2h	5004 50A2h
A4h	16	EPWM_DBFEDHR	5004 40A4h	5000 50A4h	5004 50A4h
A6h	16	EPWM_DBFED	5004 40A6h	5000 50A6h	5004 50A6h
C0h	32	EPWM_TBPHS	5004 40C0h	5000 50C0h	5004 50C0h

Table 3-301. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM7_G0 Physical Address	EPWM8_G0 Physical Address	EPWM9_G0 Physical Address
C4h	16	EPWM_TBPRDHR	5004 40C4h	5000 50C4h	5004 50C4h
C6h	16	EPWM_TBPRD	5004 40C6h	5000 50C6h	5004 50C6h
C8h	16	EPWM_TBPRDHRB	5004 40C8h	5000 50C8h	5004 50C8h
D4h	32	EPWM_CMPA	5004 40D4h	5000 50D4h	5004 50D4h
D8h	32	EPWM_CMPB	5004 40D8h	5000 50D8h	5004 50D8h
DEh	16	EPWM_CMPC	5004 40DEh	5000 50DEh	5004 50DEh
E2h	16	EPWM_CMPD	5004 40E2h	5000 50E2h	5004 50E2h
E8h	16	EPWM_GLDCTL2	5004 40E8h	5000 50E8h	5004 50E8h
EEh	16	EPWM_SWVDELVAL	5004 40EEh	5000 50EEh	5004 50EEh
100h	16	EPWM_TZSEL	5004 4100h	5000 5100h	5004 5100h
102h	16	EPWM_TZSEL2	5004 4102h	5000 5102h	5004 5102h
104h	16	EPWM_TZDCSEL	5004 4104h	5000 5104h	5004 5104h
108h	16	EPWM_TZCTL	5004 4108h	5000 5108h	5004 5108h
10Ah	16	EPWM_TZCTL2	5004 410Ah	5000 510Ah	5004 510Ah
10Ch	16	EPWM_TZCTLDCA	5004 410Ch	5000 510Ch	5004 510Ch
10Eh	16	EPWM_TZCTLDCB	5004 410Eh	5000 510Eh	5004 510Eh
11Ah	16	EPWM_TZEINT	5004 411Ah	5000 511Ah	5004 511Ah
126h	16	EPWM_TZFLG	5004 4126h	5000 5126h	5004 5126h
128h	16	EPWM_TZCBCFLG	5004 4128h	5000 5128h	5004 5128h
12Ah	16	EPWM_TZOSTFLG	5004 412Ah	5000 512Ah	5004 512Ah
12Eh	16	EPWM_TZCLR	5004 412Eh	5000 512Eh	5004 512Eh
130h	16	EPWM_TZCBCCLR	5004 4130h	5000 5130h	5004 5130h
132h	16	EPWM_TZOSTCLR	5004 4132h	5000 5132h	5004 5132h
136h	16	EPWM_TZFRC	5004 4136h	5000 5136h	5004 5136h
13Ah	16	EPWM_TZTRIPOUTSEL	5004 413Ah	5000 513Ah	5004 513Ah
148h	16	EPWM_ETSEL	5004 4148h	5000 5148h	5004 5148h
14Ch	16	EPWM_ETPS	5004 414Ch	5000 514Ch	5004 514Ch
150h	16	EPWM_ETFLG	5004 4150h	5000 5150h	5004 5150h
154h	16	EPWM_ETCLR	5004 4154h	5000 5154h	5004 5154h
158h	16	EPWM_ETFRC	5004 4158h	5000 5158h	5004 5158h
15Ch	16	EPWM_ETINTPS	5004 415Ch	5000 515Ch	5004 515Ch
160h	16	EPWM_ETSOCPS	5004 4160h	5000 5160h	5004 5160h
164h	16	EPWM_ETCNTINITCTL	5004 4164h	5000 5164h	5004 5164h
168h	16	EPWM_ETCNTINIT	5004 4168h	5000 5168h	5004 5168h
16Ch	16	EPWM_ETINTMIXEN	5004 416Ch	5000 516Ch	5004 516Ch
170h	16	EPWM_ETSOCAMIXEN	5004 4170h	5000 5170h	5004 5170h
174h	16	EPWM_ETSOCBMIXEN	5004 4174h	5000 5174h	5004 5174h
180h	16	EPWM_DCTRISEL	5004 4180h	5000 5180h	5004 5180h
186h	16	EPWM_DCACTL	5004 4186h	5000 5186h	5004 5186h
188h	16	EPWM_DCBCTL	5004 4188h	5000 5188h	5004 5188h
18Eh	16	EPWM_DCFCTL	5004 418Eh	5000 518Eh	5004 518Eh
190h	16	EPWM_DCCAPCTL	5004 4190h	5000 5190h	5004 5190h
192h	16	EPWM_DCFOFFSET	5004 4192h	5000 5192h	5004 5192h
194h	16	EPWM_DCFOFFSETCNT	5004 4194h	5000 5194h	5004 5194h
196h	16	EPWM_DCFWINDOW	5004 4196h	5000 5196h	5004 5196h
198h	16	EPWM_DCFWINDOWCNT	5004 4198h	5000 5198h	5004 5198h

Table 3-301. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM7_G0 Physical Address	EPWM8_G0 Physical Address	EPWM9_G0 Physical Address
19Ah	16	EPWM_BLANKPULSEMIXSEL	5004 419Ah	5000 519Ah	5004 519Ah
19Ch	16	EPWM_DCCAPMIXSEL	5004 419Ch	5000 519Ch	5004 519Ch
19Eh	16	EPWM_DCCAP	5004 419Eh	5000 519Eh	5004 519Eh
1A4h	16	EPWM_DCAHTRIPSEL	5004 41A4h	5000 51A4h	5004 51A4h
1A6h	16	EPWM_DCALTRIPSEL	5004 41A6h	5000 51A6h	5004 51A6h
1A8h	16	EPWM_DCBHTRIPSEL	5004 41A8h	5000 51A8h	5004 51A8h
1AAh	16	EPWM_DCBLTRIPSEL	5004 41AAh	5000 51AAh	5004 51AAh
1ACh	16	EPWM_CAPCTL	5004 41ACh	5000 51ACh	5004 51ACh
1AEh	16	EPWM_CAPGATETRIPSEL	5004 41AEh	5000 51AEh	5004 51AEh
1B0h	16	EPWM_CAPINTRIPSEL	5004 41B0h	5000 51B0h	5004 51B0h
1B2h	16	EPWM_CAPTRIPSEL	5004 41B2h	5000 51B2h	5004 51B2h
1F4h	32	EPWM_EPWMLOCK	5004 41F4h	5000 51F4h	5004 51F4h
1FAh	16	EPWM_HWVDELVAL	5004 41FAh	5000 51FAh	5004 51FAh
1FCh	16	EPWM_VCNTVAL	5004 41FCh	5000 51FCh	5004 51FCh
400h	32	EPWM_XCMPCTL1	5004 4400h	5000 5400h	5004 5400h
410h	32	EPWM_XLOADCTL	5004 4410h	5000 5410h	5004 5410h
418h	32	EPWM_XLOAD	5004 4418h	5000 5418h	5004 5418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5004 441Ch	5000 541Ch	5004 541Ch
420h	32	EPWM_XREGSHDW1STS	5004 4420h	5000 5420h	5004 5420h
428h	32	EPWM_XREGSHDW2STS	5004 4428h	5000 5428h	5004 5428h
430h	32	EPWM_XREGSHDW3STS	5004 4430h	5000 5430h	5004 5430h
600h	32	EPWM_XCMP1_ACTIVE	5004 4600h	5000 5600h	5004 5600h
604h	32	EPWM_XCMP2_ACTIVE	5004 4604h	5000 5604h	5004 5604h
608h	32	EPWM_XCMP3_ACTIVE	5004 4608h	5000 5608h	5004 5608h
60Ch	32	EPWM_XCMP4_ACTIVE	5004 460Ch	5000 560Ch	5004 560Ch
610h	32	EPWM_XCMP5_ACTIVE	5004 4610h	5000 5610h	5004 5610h
614h	32	EPWM_XCMP6_ACTIVE	5004 4614h	5000 5614h	5004 5614h
618h	32	EPWM_XCMP7_ACTIVE	5004 4618h	5000 5618h	5004 5618h
61Ch	32	EPWM_XCMP8_ACTIVE	5004 461Ch	5000 561Ch	5004 561Ch
620h	32	EPWM_XTBPRD_ACTIVE	5004 4620h	5000 5620h	5004 5620h
630h	16	EPWM_XAQCTLA_ACTIVE	5004 4630h	5000 5630h	5004 5630h
644h	32	EPWM_XMINMAX_ACTIVE	5004 4644h	5000 5644h	5004 5644h
680h	32	EPWM_XCMP1_SHDW1	5004 4680h	5000 5680h	5004 5680h
684h	32	EPWM_XCMP2_SHDW1	5004 4684h	5000 5684h	5004 5684h
688h	32	EPWM_XCMP3_SHDW1	5004 4688h	5000 5688h	5004 5688h
68Ch	32	EPWM_XCMP4_SHDW1	5004 468Ch	5000 568Ch	5004 568Ch
690h	32	EPWM_XCMP5_SHDW1	5004 4690h	5000 5690h	5004 5690h
694h	32	EPWM_XCMP6_SHDW1	5004 4694h	5000 5694h	5004 5694h
698h	32	EPWM_XCMP7_SHDW1	5004 4698h	5000 5698h	5004 5698h
69Ch	32	EPWM_XCMP8_SHDW1	5004 469Ch	5000 569Ch	5004 569Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5004 46A0h	5000 56A0h	5004 56A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5004 46B0h	5000 56B0h	5004 56B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5004 46B2h	5000 56B2h	5004 56B2h
6BAh	16	EPWM_CMPC_SHDW1	5004 46BAh	5000 56BAh	5004 56BAh
6BEh	16	EPWM_CMPD_SHDW1	5004 46BEh	5000 56BEh	5004 56BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5004 46C4h	5000 56C4h	5004 56C4h

Table 3-301. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM7_G0 Physical Address	EPWM8_G0 Physical Address	EPWM9_G0 Physical Address
700h	32	EPWM_XCMP1_SHDW2	5004 4700h	5000 5700h	5004 5700h
704h	32	EPWM_XCMP2_SHDW2	5004 4704h	5000 5704h	5004 5704h
708h	32	EPWM_XCMP3_SHDW2	5004 4708h	5000 5708h	5004 5708h
70Ch	32	EPWM_XCMP4_SHDW2	5004 470Ch	5000 570Ch	5004 570Ch
710h	32	EPWM_XCMP5_SHDW2	5004 4710h	5000 5710h	5004 5710h
714h	32	EPWM_XCMP6_SHDW2	5004 4714h	5000 5714h	5004 5714h
718h	32	EPWM_XCMP7_SHDW2	5004 4718h	5000 5718h	5004 5718h
71Ch	32	EPWM_XCMP8_SHDW2	5004 471Ch	5000 571Ch	5004 571Ch
720h	32	EPWM_XTBPRD_SHDW2	5004 4720h	5000 5720h	5004 5720h
730h	16	EPWM_XAQCTLA_SHDW2	5004 4730h	5000 5730h	5004 5730h
732h	16	EPWM_XAQCTLB_SHDW2	5004 4732h	5000 5732h	5004 5732h
73Ah	16	EPWM_CMPC_SHDW2	5004 473Ah	5000 573Ah	5004 573Ah
73Eh	16	EPWM_CMPD_SHDW2	5004 473Eh	5000 573Eh	5004 573Eh
744h	32	EPWM_XMINMAX_SHDW2	5004 4744h	5000 5744h	5004 5744h
780h	32	EPWM_XCMP1_SHDW3	5004 4780h	5000 5780h	5004 5780h
784h	32	EPWM_XCMP2_SHDW3	5004 4784h	5000 5784h	5004 5784h
788h	32	EPWM_XCMP3_SHDW3	5004 4788h	5000 5788h	5004 5788h
78Ch	32	EPWM_XCMP4_SHDW3	5004 478Ch	5000 578Ch	5004 578Ch
790h	32	EPWM_XCMP5_SHDW3	5004 4790h	5000 5790h	5004 5790h
794h	32	EPWM_XCMP6_SHDW3	5004 4794h	5000 5794h	5004 5794h
798h	32	EPWM_XCMP7_SHDW3	5004 4798h	5000 5798h	5004 5798h
79Ch	32	EPWM_XCMP8_SHDW3	5004 479Ch	5000 579Ch	5004 579Ch
7A0h	32	EPWM_XTBPRD_SHDW3	5004 47A0h	5000 57A0h	5004 57A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5004 47B0h	5000 57B0h	5004 57B0h
7B2h	16	EPWM_XAQCTLB_SHDW3	5004 47B2h	5000 57B2h	5004 57B2h
7BAh	16	EPWM_CMPC_SHDW3	5004 47BAh	5000 57BAh	5004 57BAh
7BEh	16	EPWM_CMPD_SHDW3	5004 47BEh	5000 57BEh	5004 57BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5004 47C4h	5000 57C4h	5004 57C4h
800h	32	EPWM_DECTL	5004 4800h	5000 5800h	5004 5800h
804h	32	EPWM_DECOMPSEL	5004 4804h	5000 5804h	5004 5804h
808h	32	EPWM_DEACTCTL	5004 4808h	5000 5808h	5004 5808h
80Ch	32	EPWM_DESTS	5004 480Ch	5000 580Ch	5004 580Ch
810h	32	EPWM_DEFRC	5004 4810h	5000 5810h	5004 5810h
814h	32	EPWM_DECLR	5004 4814h	5000 5814h	5004 5814h
820h	32	EPWM_DEMONCNT	5004 4820h	5000 5820h	5004 5820h
824h	32	EPWM_DEMONCTL	5004 4824h	5000 5824h	5004 5824h
828h	32	EPWM_DEMONSTEP	5004 4828h	5000 5828h	5004 5828h
82Ch	32	EPWM_DEMONTHRES	5004 482Ch	5000 582Ch	5004 582Ch
C00h	32	EPWM_MINDBCFG	5004 4C00h	5000 5C00h	5004 5C00h
C04h	32	EPWM_MINDBDLY	5004 4C04h	5000 5C04h	5004 5C04h
C20h	32	EPWM_LUTCTLA	5004 4C20h	5000 5C20h	5004 5C20h
C24h	32	EPWM_LUTCTLB	5004 4C24h	5000 5C24h	5004 5C24h

Table 3-302. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM0_G1 Physical Address	EPWM1_G1 Physical Address	EPWM2_G1 Physical Address
0h	16	EPWM_TBCTL	5000 6000h	5004 6000h	5000 7000h
2h	16	EPWM_TBCTL2	5000 6002h	5004 6002h	5000 7002h
6h	16	EPWM_EPWMSYNCINSEL	5000 6006h	5004 6006h	5000 7006h
8h	16	EPWM_TBCTR	5000 6008h	5004 6008h	5000 7008h
Ah	16	EPWM_TBSTS	5000 600Ah	5004 600Ah	5000 700Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5000 600Ch	5004 600Ch	5000 700Ch
Eh	16	EPWM_TBCTL3	5000 600Eh	5004 600Eh	5000 700Eh
10h	16	EPWM_CMPCTL	5000 6010h	5004 6010h	5000 7010h
12h	16	EPWM_CMPCTL2	5000 6012h	5004 6012h	5000 7012h
18h	16	EPWM_DBCTL	5000 6018h	5004 6018h	5000 7018h
1Ah	16	EPWM_DBCTL2	5000 601Ah	5004 601Ah	5000 701Ah
20h	16	EPWM_AQCTL	5000 6020h	5004 6020h	5000 7020h
22h	16	EPWM_AQTSRCSEL	5000 6022h	5004 6022h	5000 7022h
28h	16	EPWM_PCCTL	5000 6028h	5004 6028h	5000 7028h
30h	16	EPWM_VCAPCTL	5000 6030h	5004 6030h	5000 7030h
32h	16	EPWM_VCNTCFG	5000 6032h	5004 6032h	5000 7032h
40h	16	EPWM_HRCNFG	5000 6040h	5004 6040h	5000 7040h
4Eh	16	EPWM_HRCNFG2	5000 604Eh	5004 604Eh	5000 704Eh
5Ah	16	EPWM_HRPCTL	5000 605Ah	5004 605Ah	5000 705Ah
5Ch	16	EPWM_TRREM	5000 605Ch	5004 605Ch	5000 705Ch
68h	16	EPWM_GLDCTL	5000 6068h	5004 6068h	5000 7068h
6Ah	16	EPWM_GLDCFG	5000 606Ah	5004 606Ah	5000 706Ah
70h	32	EPWM_EPWMXLINK	5000 6070h	5004 6070h	5000 7070h
74h	32	EPWM_EPWMXLINK2	5000 6074h	5004 6074h	5000 7074h
7Ah	16	EPWM_ETEST	5000 607Ah	5004 607Ah	5000 707Ah
7Ch	16	EPWM_EPWMREV	5000 607Ch	5004 607Ch	5000 707Ch
7Eh	16	EPWM_HRPWMREV	5000 607Eh	5004 607Eh	5000 707Eh
80h	16	EPWM_AQCTLA	5000 6080h	5004 6080h	5000 7080h
82h	16	EPWM_AQCTLA2	5000 6082h	5004 6082h	5000 7082h
84h	16	EPWM_AQCTLB	5000 6084h	5004 6084h	5000 7084h
86h	16	EPWM_AQCTLB2	5000 6086h	5004 6086h	5000 7086h
8Eh	16	EPWM_AQSFRC	5000 608Eh	5004 608Eh	5000 708Eh
92h	16	EPWM_AQCSFRC	5000 6092h	5004 6092h	5000 7092h
A0h	16	EPWM_DBREDHR	5000 60A0h	5004 60A0h	5000 70A0h
A2h	16	EPWM_DBRED	5000 60A2h	5004 60A2h	5000 70A2h
A4h	16	EPWM_DBFEDHR	5000 60A4h	5004 60A4h	5000 70A4h
A6h	16	EPWM_DBFED	5000 60A6h	5004 60A6h	5000 70A6h
C0h	32	EPWM_TBPHS	5000 60C0h	5004 60C0h	5000 70C0h
C4h	16	EPWM_TBPRDHR	5000 60C4h	5004 60C4h	5000 70C4h
C6h	16	EPWM_TBPRD	5000 60C6h	5004 60C6h	5000 70C6h
C8h	16	EPWM_TBPRDHRB	5000 60C8h	5004 60C8h	5000 70C8h
D4h	32	EPWM_CMPA	5000 60D4h	5004 60D4h	5000 70D4h
D8h	32	EPWM_CMPB	5000 60D8h	5004 60D8h	5000 70D8h
DEh	16	EPWM_CMPC	5000 60DEh	5004 60DEh	5000 70DEh
E2h	16	EPWM_CMPD	5000 60E2h	5004 60E2h	5000 70E2h
E8h	16	EPWM_GLDCTL2	5000 60E8h	5004 60E8h	5000 70E8h

Table 3-302. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM0_G1 Physical Address	EPWM1_G1 Physical Address	EPWM2_G1 Physical Address
EEh	16	EPWM_SWVDELVAL	5000 60EEh	5004 60EEh	5000 70EEh
100h	16	EPWM_TZSEL	5000 6100h	5004 6100h	5000 7100h
102h	16	EPWM_TZSEL2	5000 6102h	5004 6102h	5000 7102h
104h	16	EPWM_TZDCSEL	5000 6104h	5004 6104h	5000 7104h
108h	16	EPWM_TZCTL	5000 6108h	5004 6108h	5000 7108h
10Ah	16	EPWM_TZCTL2	5000 610Ah	5004 610Ah	5000 710Ah
10Ch	16	EPWM_TZCTLDCA	5000 610Ch	5004 610Ch	5000 710Ch
10Eh	16	EPWM_TZCTLDCB	5000 610Eh	5004 610Eh	5000 710Eh
11Ah	16	EPWM_TZEINT	5000 611Ah	5004 611Ah	5000 711Ah
126h	16	EPWM_TZFLG	5000 6126h	5004 6126h	5000 7126h
128h	16	EPWM_TZCBCFLG	5000 6128h	5004 6128h	5000 7128h
12Ah	16	EPWM_TZOSTFLG	5000 612Ah	5004 612Ah	5000 712Ah
12Eh	16	EPWM_TZCLR	5000 612Eh	5004 612Eh	5000 712Eh
130h	16	EPWM_TZCBCCLR	5000 6130h	5004 6130h	5000 7130h
132h	16	EPWM_TZOSTCLR	5000 6132h	5004 6132h	5000 7132h
136h	16	EPWM_TZFRC	5000 6136h	5004 6136h	5000 7136h
13Ah	16	EPWM_TZTRIPOUTSEL	5000 613Ah	5004 613Ah	5000 713Ah
148h	16	EPWM_ETSEL	5000 6148h	5004 6148h	5000 7148h
14Ch	16	EPWM_ETPS	5000 614Ch	5004 614Ch	5000 714Ch
150h	16	EPWM_ETFLG	5000 6150h	5004 6150h	5000 7150h
154h	16	EPWM_ETCLR	5000 6154h	5004 6154h	5000 7154h
158h	16	EPWM_ETFRC	5000 6158h	5004 6158h	5000 7158h
15Ch	16	EPWM_ETINTPS	5000 615Ch	5004 615Ch	5000 715Ch
160h	16	EPWM_ETSOCPS	5000 6160h	5004 6160h	5000 7160h
164h	16	EPWM_ETCNTINITCTL	5000 6164h	5004 6164h	5000 7164h
168h	16	EPWM_ETCNTINIT	5000 6168h	5004 6168h	5000 7168h
16Ch	16	EPWM_ETINTMIXEN	5000 616Ch	5004 616Ch	5000 716Ch
170h	16	EPWM_ETSOCAMIXEN	5000 6170h	5004 6170h	5000 7170h
174h	16	EPWM_ETSOCBMIXEN	5000 6174h	5004 6174h	5000 7174h
180h	16	EPWM_DCTRIPSEL	5000 6180h	5004 6180h	5000 7180h
186h	16	EPWM_DCACTL	5000 6186h	5004 6186h	5000 7186h
188h	16	EPWM_DCBCTL	5000 6188h	5004 6188h	5000 7188h
18Eh	16	EPWM_DCFCTL	5000 618Eh	5004 618Eh	5000 718Eh
190h	16	EPWM_DCCAPCTL	5000 6190h	5004 6190h	5000 7190h
192h	16	EPWM_DCFOFFSET	5000 6192h	5004 6192h	5000 7192h
194h	16	EPWM_DCFOFFSETCNT	5000 6194h	5004 6194h	5000 7194h
196h	16	EPWM_DCFWINDOW	5000 6196h	5004 6196h	5000 7196h
198h	16	EPWM_DCFWINDOWCNT	5000 6198h	5004 6198h	5000 7198h
19Ah	16	EPWM_BLANKPULSEMIXSEL	5000 619Ah	5004 619Ah	5000 719Ah
19Ch	16	EPWM_DCCAPMIXSEL	5000 619Ch	5004 619Ch	5000 719Ch
19Eh	16	EPWM_DCCAP	5000 619Eh	5004 619Eh	5000 719Eh
1A4h	16	EPWM_DCAHTRIPSEL	5000 61A4h	5004 61A4h	5000 71A4h
1A6h	16	EPWM_DCALTRIPSEL	5000 61A6h	5004 61A6h	5000 71A6h
1A8h	16	EPWM_DCBHTRIPSEL	5000 61A8h	5004 61A8h	5000 71A8h
1AAh	16	EPWM_DCBLTRIPSEL	5000 61AAh	5004 61AAh	5000 71AAh
1ACh	16	EPWM_CAPCTL	5000 61ACh	5004 61ACh	5000 71ACh

Table 3-302. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM0_G1 Physical Address	EPWM1_G1 Physical Address	EPWM2_G1 Physical Address
1AEh	16	EPWM_CAPGATETRISEL	5000 61AEh	5004 61AEh	5000 71AEh
1B0h	16	EPWM_CAPINTRIPSEL	5000 61B0h	5004 61B0h	5000 71B0h
1B2h	16	EPWM_CAPTRIPSEL	5000 61B2h	5004 61B2h	5000 71B2h
1F4h	32	EPWM_EPWMLOCK	5000 61F4h	5004 61F4h	5000 71F4h
1FAh	16	EPWM_HWVDELVAL	5000 61FAh	5004 61FAh	5000 71FAh
1FCh	16	EPWM_VCNTVAL	5000 61FCh	5004 61FCh	5000 71FCh
400h	32	EPWM_XCMPCTL1	5000 6400h	5004 6400h	5000 7400h
410h	32	EPWM_XLOADCTL	5000 6410h	5004 6410h	5000 7410h
418h	32	EPWM_XLOAD	5000 6418h	5004 6418h	5000 7418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5000 641Ch	5004 641Ch	5000 741Ch
420h	32	EPWM_XREGSHDW1STS	5000 6420h	5004 6420h	5000 7420h
428h	32	EPWM_XREGSHDW2STS	5000 6428h	5004 6428h	5000 7428h
430h	32	EPWM_XREGSHDW3STS	5000 6430h	5004 6430h	5000 7430h
600h	32	EPWM_XCMP1_ACTIVE	5000 6600h	5004 6600h	5000 7600h
604h	32	EPWM_XCMP2_ACTIVE	5000 6604h	5004 6604h	5000 7604h
608h	32	EPWM_XCMP3_ACTIVE	5000 6608h	5004 6608h	5000 7608h
60Ch	32	EPWM_XCMP4_ACTIVE	5000 660Ch	5004 660Ch	5000 760Ch
610h	32	EPWM_XCMP5_ACTIVE	5000 6610h	5004 6610h	5000 7610h
614h	32	EPWM_XCMP6_ACTIVE	5000 6614h	5004 6614h	5000 7614h
618h	32	EPWM_XCMP7_ACTIVE	5000 6618h	5004 6618h	5000 7618h
61Ch	32	EPWM_XCMP8_ACTIVE	5000 661Ch	5004 661Ch	5000 761Ch
620h	32	EPWM_XTBPRD_ACTIVE	5000 6620h	5004 6620h	5000 7620h
630h	16	EPWM_XAQCTLA_ACTIVE	5000 6630h	5004 6630h	5000 7630h
644h	32	EPWM_XMINMAX_ACTIVE	5000 6644h	5004 6644h	5000 7644h
680h	32	EPWM_XCMP1_SHDW1	5000 6680h	5004 6680h	5000 7680h
684h	32	EPWM_XCMP2_SHDW1	5000 6684h	5004 6684h	5000 7684h
688h	32	EPWM_XCMP3_SHDW1	5000 6688h	5004 6688h	5000 7688h
68Ch	32	EPWM_XCMP4_SHDW1	5000 668Ch	5004 668Ch	5000 768Ch
690h	32	EPWM_XCMP5_SHDW1	5000 6690h	5004 6690h	5000 7690h
694h	32	EPWM_XCMP6_SHDW1	5000 6694h	5004 6694h	5000 7694h
698h	32	EPWM_XCMP7_SHDW1	5000 6698h	5004 6698h	5000 7698h
69Ch	32	EPWM_XCMP8_SHDW1	5000 669Ch	5004 669Ch	5000 769Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5000 66A0h	5004 66A0h	5000 76A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5000 66B0h	5004 66B0h	5000 76B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5000 66B2h	5004 66B2h	5000 76B2h
6BAh	16	EPWM_CMPC_SHDW1	5000 66BAh	5004 66BAh	5000 76BAh
6BEh	16	EPWM_CMPD_SHDW1	5000 66BEh	5004 66BEh	5000 76BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5000 66C4h	5004 66C4h	5000 76C4h
700h	32	EPWM_XCMP1_SHDW2	5000 6700h	5004 6700h	5000 7700h
704h	32	EPWM_XCMP2_SHDW2	5000 6704h	5004 6704h	5000 7704h
708h	32	EPWM_XCMP3_SHDW2	5000 6708h	5004 6708h	5000 7708h
70Ch	32	EPWM_XCMP4_SHDW2	5000 670Ch	5004 670Ch	5000 770Ch
710h	32	EPWM_XCMP5_SHDW2	5000 6710h	5004 6710h	5000 7710h
714h	32	EPWM_XCMP6_SHDW2	5000 6714h	5004 6714h	5000 7714h
718h	32	EPWM_XCMP7_SHDW2	5000 6718h	5004 6718h	5000 7718h
71Ch	32	EPWM_XCMP8_SHDW2	5000 671Ch	5004 671Ch	5000 771Ch

Table 3-302. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM0_G1 Physical Address	EPWM1_G1 Physical Address	EPWM2_G1 Physical Address
720h	32	EPWM_XTBPRD_SHDW2	5000 6720h	5004 6720h	5000 7720h
730h	16	EPWM_XAQCTLA_SHDW2	5000 6730h	5004 6730h	5000 7730h
732h	16	EPWM_XAQCTLB_SHDW2	5000 6732h	5004 6732h	5000 7732h
73Ah	16	EPWM_CMPC_SHDW2	5000 673Ah	5004 673Ah	5000 773Ah
73Eh	16	EPWM_CMPD_SHDW2	5000 673Eh	5004 673Eh	5000 773Eh
744h	32	EPWM_XMINMAX_SHDW2	5000 6744h	5004 6744h	5000 7744h
780h	32	EPWM_XCMP1_SHDW3	5000 6780h	5004 6780h	5000 7780h
784h	32	EPWM_XCMP2_SHDW3	5000 6784h	5004 6784h	5000 7784h
788h	32	EPWM_XCMP3_SHDW3	5000 6788h	5004 6788h	5000 7788h
78Ch	32	EPWM_XCMP4_SHDW3	5000 678Ch	5004 678Ch	5000 778Ch
790h	32	EPWM_XCMP5_SHDW3	5000 6790h	5004 6790h	5000 7790h
794h	32	EPWM_XCMP6_SHDW3	5000 6794h	5004 6794h	5000 7794h
798h	32	EPWM_XCMP7_SHDW3	5000 6798h	5004 6798h	5000 7798h
79Ch	32	EPWM_XCMP8_SHDW3	5000 679Ch	5004 679Ch	5000 779Ch
7A0h	32	EPWM_XTBPRD_SHDW3	5000 67A0h	5004 67A0h	5000 77A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5000 67B0h	5004 67B0h	5000 77B0h
7B2h	16	EPWM_XAQCTLB_SHDW3	5000 67B2h	5004 67B2h	5000 77B2h
7BAh	16	EPWM_CMPC_SHDW3	5000 67BAh	5004 67BAh	5000 77BAh
7BEh	16	EPWM_CMPD_SHDW3	5000 67BEh	5004 67BEh	5000 77BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5000 67C4h	5004 67C4h	5000 77C4h
800h	32	EPWM_DECTL	5000 6800h	5004 6800h	5000 7800h
804h	32	EPWM_DECOMPSEL	5000 6804h	5004 6804h	5000 7804h
808h	32	EPWM_DEACTCTL	5000 6808h	5004 6808h	5000 7808h
80Ch	32	EPWM_DESTS	5000 680Ch	5004 680Ch	5000 780Ch
810h	32	EPWM_DEFRC	5000 6810h	5004 6810h	5000 7810h
814h	32	EPWM_DECLR	5000 6814h	5004 6814h	5000 7814h
820h	32	EPWM_DEMONCNT	5000 6820h	5004 6820h	5000 7820h
824h	32	EPWM_DEMONCTL	5000 6824h	5004 6824h	5000 7824h
828h	32	EPWM_DEMONSTEP	5000 6828h	5004 6828h	5000 7828h
82Ch	32	EPWM_DEMONTHRES	5000 682Ch	5004 682Ch	5000 782Ch
C00h	32	EPWM_MINDBCFG	5000 6C00h	5004 6C00h	5000 7C00h
C04h	32	EPWM_MINDBDLY	5000 6C04h	5004 6C04h	5000 7C04h
C20h	32	EPWM_LUTCTLA	5000 6C20h	5004 6C20h	5000 7C20h
C24h	32	EPWM_LUTCTLB	5000 6C24h	5004 6C24h	5000 7C24h

Table 3-303. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM3_G1 Physical Address	EPWM4_G1 Physical Address	EPWM5_G1 Physical Address
0h	16	EPWM_TBCTL	5004 7000h	5000 8000h	5004 8000h
2h	16	EPWM_TBCTL2	5004 7002h	5000 8002h	5004 8002h
6h	16	EPWM_EPWMSYNCINSEL	5004 7006h	5000 8006h	5004 8006h
8h	16	EPWM_TBCTR	5004 7008h	5000 8008h	5004 8008h
Ah	16	EPWM_TBSTS	5004 700Ah	5000 800Ah	5004 800Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5004 700Ch	5000 800Ch	5004 800Ch
Eh	16	EPWM_TBCTL3	5004 700Eh	5000 800Eh	5004 800Eh
10h	16	EPWM_CMPCTL	5004 7010h	5000 8010h	5004 8010h

Table 3-303. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM3_G1 Physical Address	EPWM4_G1 Physical Address	EPWM5_G1 Physical Address
12h	16	EPWM_CMPCTL2	5004 7012h	5000 8012h	5004 8012h
18h	16	EPWM_DBCTL	5004 7018h	5000 8018h	5004 8018h
1Ah	16	EPWM_DBCTL2	5004 701Ah	5000 801Ah	5004 801Ah
20h	16	EPWM_AQCTL	5004 7020h	5000 8020h	5004 8020h
22h	16	EPWM_AQTSRCSEL	5004 7022h	5000 8022h	5004 8022h
28h	16	EPWM_PCCTL	5004 7028h	5000 8028h	5004 8028h
30h	16	EPWM_VCAPCTL	5004 7030h	5000 8030h	5004 8030h
32h	16	EPWM_VCNTCFG	5004 7032h	5000 8032h	5004 8032h
40h	16	EPWM_HRCNFG	5004 7040h	5000 8040h	5004 8040h
4Eh	16	EPWM_HRCNFG2	5004 704Eh	5000 804Eh	5004 804Eh
5Ah	16	EPWM_HRPCTL	5004 705Ah	5000 805Ah	5004 805Ah
5Ch	16	EPWM_TRREM	5004 705Ch	5000 805Ch	5004 805Ch
68h	16	EPWM_GLDCTL	5004 7068h	5000 8068h	5004 8068h
6Ah	16	EPWM_GLDCFG	5004 706Ah	5000 806Ah	5004 806Ah
70h	32	EPWM_EPWMXLINK	5004 7070h	5000 8070h	5004 8070h
74h	32	EPWM_EPWMXLINK2	5004 7074h	5000 8074h	5004 8074h
7Ah	16	EPWM_ETEST	5004 707Ah	5000 807Ah	5004 807Ah
7Ch	16	EPWM_EPWMREV	5004 707Ch	5000 807Ch	5004 807Ch
7Eh	16	EPWM_HRPWMREV	5004 707Eh	5000 807Eh	5004 807Eh
80h	16	EPWM_AQCTLA	5004 7080h	5000 8080h	5004 8080h
82h	16	EPWM_AQCTLA2	5004 7082h	5000 8082h	5004 8082h
84h	16	EPWM_AQCTLB	5004 7084h	5000 8084h	5004 8084h
86h	16	EPWM_AQCTLB2	5004 7086h	5000 8086h	5004 8086h
8Eh	16	EPWM_AQSFRC	5004 708Eh	5000 808Eh	5004 808Eh
92h	16	EPWM_AQCSFRC	5004 7092h	5000 8092h	5004 8092h
A0h	16	EPWM_DBREDHR	5004 70A0h	5000 80A0h	5004 80A0h
A2h	16	EPWM_DBRED	5004 70A2h	5000 80A2h	5004 80A2h
A4h	16	EPWM_DBFEDHR	5004 70A4h	5000 80A4h	5004 80A4h
A6h	16	EPWM_DBFED	5004 70A6h	5000 80A6h	5004 80A6h
C0h	32	EPWM_TBPHS	5004 70C0h	5000 80C0h	5004 80C0h
C4h	16	EPWM_TBPRDHR	5004 70C4h	5000 80C4h	5004 80C4h
C6h	16	EPWM_TBPRD	5004 70C6h	5000 80C6h	5004 80C6h
C8h	16	EPWM_TBPRDHRB	5004 70C8h	5000 80C8h	5004 80C8h
D4h	32	EPWM_CMPA	5004 70D4h	5000 80D4h	5004 80D4h
D8h	32	EPWM_CMPB	5004 70D8h	5000 80D8h	5004 80D8h
DEh	16	EPWM_CMPC	5004 70DEh	5000 80DEh	5004 80DEh
E2h	16	EPWM_CMPD	5004 70E2h	5000 80E2h	5004 80E2h
E8h	16	EPWM_GLDCTL2	5004 70E8h	5000 80E8h	5004 80E8h
EEh	16	EPWM_SWVDELVAL	5004 70EEh	5000 80EEh	5004 80EEh
100h	16	EPWM_TZSEL	5004 7100h	5000 8100h	5004 8100h
102h	16	EPWM_TZSEL2	5004 7102h	5000 8102h	5004 8102h
104h	16	EPWM_TZDCSEL	5004 7104h	5000 8104h	5004 8104h
108h	16	EPWM_TZCTL	5004 7108h	5000 8108h	5004 8108h
10Ah	16	EPWM_TZCTL2	5004 710Ah	5000 810Ah	5004 810Ah
10Ch	16	EPWM_TZCTLDCA	5004 710Ch	5000 810Ch	5004 810Ch
10Eh	16	EPWM_TZCTLDCB	5004 710Eh	5000 810Eh	5004 810Eh

Table 3-303. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM3_G1 Physical Address	EPWM4_G1 Physical Address	EPWM5_G1 Physical Address
11Ah	16	EPWM_TZEINT	5004 711Ah	5000 811Ah	5004 811Ah
126h	16	EPWM_TZFLG	5004 7126h	5000 8126h	5004 8126h
128h	16	EPWM_TZCBCFLG	5004 7128h	5000 8128h	5004 8128h
12Ah	16	EPWM_TZOSTFLG	5004 712Ah	5000 812Ah	5004 812Ah
12Eh	16	EPWM_TZCLR	5004 712Eh	5000 812Eh	5004 812Eh
130h	16	EPWM_TZCBCCLR	5004 7130h	5000 8130h	5004 8130h
132h	16	EPWM_TZOSTCLR	5004 7132h	5000 8132h	5004 8132h
136h	16	EPWM_TZFRC	5004 7136h	5000 8136h	5004 8136h
13Ah	16	EPWM_TZTRIPOUTSEL	5004 713Ah	5000 813Ah	5004 813Ah
148h	16	EPWM_ETSEL	5004 7148h	5000 8148h	5004 8148h
14Ch	16	EPWM_ETPS	5004 714Ch	5000 814Ch	5004 814Ch
150h	16	EPWM_ETFLG	5004 7150h	5000 8150h	5004 8150h
154h	16	EPWM_ETCLR	5004 7154h	5000 8154h	5004 8154h
158h	16	EPWM_ETFRC	5004 7158h	5000 8158h	5004 8158h
15Ch	16	EPWM_ETINTPS	5004 715Ch	5000 815Ch	5004 815Ch
160h	16	EPWM_ETSOCPS	5004 7160h	5000 8160h	5004 8160h
164h	16	EPWM_ETCNTINITCTL	5004 7164h	5000 8164h	5004 8164h
168h	16	EPWM_ETCNTINIT	5004 7168h	5000 8168h	5004 8168h
16Ch	16	EPWM_ETINTMIXEN	5004 716Ch	5000 816Ch	5004 816Ch
170h	16	EPWM_ETSOCAMIXEN	5004 7170h	5000 8170h	5004 8170h
174h	16	EPWM_ETSOCBMIXEN	5004 7174h	5000 8174h	5004 8174h
180h	16	EPWM_DCTRIPSEL	5004 7180h	5000 8180h	5004 8180h
186h	16	EPWM_DCACTL	5004 7186h	5000 8186h	5004 8186h
188h	16	EPWM_DCBCTL	5004 7188h	5000 8188h	5004 8188h
18Eh	16	EPWM_DCFCTL	5004 718Eh	5000 818Eh	5004 818Eh
190h	16	EPWM_DCCAPCTL	5004 7190h	5000 8190h	5004 8190h
192h	16	EPWM_DCFOFFSET	5004 7192h	5000 8192h	5004 8192h
194h	16	EPWM_DCFOFFSETCNT	5004 7194h	5000 8194h	5004 8194h
196h	16	EPWM_DCFWINDOW	5004 7196h	5000 8196h	5004 8196h
198h	16	EPWM_DCFWINDOWCNT	5004 7198h	5000 8198h	5004 8198h
19Ah	16	EPWM_BLANKPULSEMIXSEL	5004 719Ah	5000 819Ah	5004 819Ah
19Ch	16	EPWM_DCCAPMIXSEL	5004 719Ch	5000 819Ch	5004 819Ch
19Eh	16	EPWM_DCCAP	5004 719Eh	5000 819Eh	5004 819Eh
1A4h	16	EPWM_DCAHTRIPSEL	5004 71A4h	5000 81A4h	5004 81A4h
1A6h	16	EPWM_DCALTRIPSEL	5004 71A6h	5000 81A6h	5004 81A6h
1A8h	16	EPWM_DCBHTRIPSEL	5004 71A8h	5000 81A8h	5004 81A8h
1AAh	16	EPWM_DCBLTRIPSEL	5004 71AAh	5000 81AAh	5004 81AAh
1ACh	16	EPWM_CAPCTL	5004 71ACh	5000 81ACh	5004 81ACh
1AEh	16	EPWM_CAPGATETRIPSEL	5004 71AEh	5000 81AEh	5004 81AEh
1B0h	16	EPWM_CAPINTRIPSEL	5004 71B0h	5000 81B0h	5004 81B0h
1B2h	16	EPWM_CAPTRIPSEL	5004 71B2h	5000 81B2h	5004 81B2h
1F4h	32	EPWM_EPWMLOCK	5004 71F4h	5000 81F4h	5004 81F4h
1FAh	16	EPWM_HWVDELVAL	5004 71FAh	5000 81FAh	5004 81FAh
1FCh	16	EPWM_VCNTVAL	5004 71FCh	5000 81FCh	5004 81FCh
400h	32	EPWM_XCMPCTL1	5004 7400h	5000 8400h	5004 8400h
410h	32	EPWM_XLOADCTL	5004 7410h	5000 8410h	5004 8410h

Table 3-303. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM3_G1 Physical Address	EPWM4_G1 Physical Address	EPWM5_G1 Physical Address
418h	32	EPWM_XLOAD	5004 7418h	5000 8418h	5004 8418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5004 741Ch	5000 841Ch	5004 841Ch
420h	32	EPWM_XREGSHDW1STS	5004 7420h	5000 8420h	5004 8420h
428h	32	EPWM_XREGSHDW2STS	5004 7428h	5000 8428h	5004 8428h
430h	32	EPWM_XREGSHDW3STS	5004 7430h	5000 8430h	5004 8430h
600h	32	EPWM_XCMP1_ACTIVE	5004 7600h	5000 8600h	5004 8600h
604h	32	EPWM_XCMP2_ACTIVE	5004 7604h	5000 8604h	5004 8604h
608h	32	EPWM_XCMP3_ACTIVE	5004 7608h	5000 8608h	5004 8608h
60Ch	32	EPWM_XCMP4_ACTIVE	5004 760Ch	5000 860Ch	5004 860Ch
610h	32	EPWM_XCMP5_ACTIVE	5004 7610h	5000 8610h	5004 8610h
614h	32	EPWM_XCMP6_ACTIVE	5004 7614h	5000 8614h	5004 8614h
618h	32	EPWM_XCMP7_ACTIVE	5004 7618h	5000 8618h	5004 8618h
61Ch	32	EPWM_XCMP8_ACTIVE	5004 761Ch	5000 861Ch	5004 861Ch
620h	32	EPWM_XTBPRD_ACTIVE	5004 7620h	5000 8620h	5004 8620h
630h	16	EPWM_XAQCTLA_ACTIVE	5004 7630h	5000 8630h	5004 8630h
644h	32	EPWM_XMINMAX_ACTIVE	5004 7644h	5000 8644h	5004 8644h
680h	32	EPWM_XCMP1_SHDW1	5004 7680h	5000 8680h	5004 8680h
684h	32	EPWM_XCMP2_SHDW1	5004 7684h	5000 8684h	5004 8684h
688h	32	EPWM_XCMP3_SHDW1	5004 7688h	5000 8688h	5004 8688h
68Ch	32	EPWM_XCMP4_SHDW1	5004 768Ch	5000 868Ch	5004 868Ch
690h	32	EPWM_XCMP5_SHDW1	5004 7690h	5000 8690h	5004 8690h
694h	32	EPWM_XCMP6_SHDW1	5004 7694h	5000 8694h	5004 8694h
698h	32	EPWM_XCMP7_SHDW1	5004 7698h	5000 8698h	5004 8698h
69Ch	32	EPWM_XCMP8_SHDW1	5004 769Ch	5000 869Ch	5004 869Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5004 76A0h	5000 86A0h	5004 86A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5004 76B0h	5000 86B0h	5004 86B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5004 76B2h	5000 86B2h	5004 86B2h
6BAh	16	EPWM_CMPC_SHDW1	5004 76BAh	5000 86BAh	5004 86BAh
6BEh	16	EPWM_CMPD_SHDW1	5004 76BEh	5000 86BEh	5004 86BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5004 76C4h	5000 86C4h	5004 86C4h
700h	32	EPWM_XCMP1_SHDW2	5004 7700h	5000 8700h	5004 8700h
704h	32	EPWM_XCMP2_SHDW2	5004 7704h	5000 8704h	5004 8704h
708h	32	EPWM_XCMP3_SHDW2	5004 7708h	5000 8708h	5004 8708h
70Ch	32	EPWM_XCMP4_SHDW2	5004 770Ch	5000 870Ch	5004 870Ch
710h	32	EPWM_XCMP5_SHDW2	5004 7710h	5000 8710h	5004 8710h
714h	32	EPWM_XCMP6_SHDW2	5004 7714h	5000 8714h	5004 8714h
718h	32	EPWM_XCMP7_SHDW2	5004 7718h	5000 8718h	5004 8718h
71Ch	32	EPWM_XCMP8_SHDW2	5004 771Ch	5000 871Ch	5004 871Ch
720h	32	EPWM_XTBPRD_SHDW2	5004 7720h	5000 8720h	5004 8720h
730h	16	EPWM_XAQCTLA_SHDW2	5004 7730h	5000 8730h	5004 8730h
732h	16	EPWM_XAQCTLB_SHDW2	5004 7732h	5000 8732h	5004 8732h
73Ah	16	EPWM_CMPC_SHDW2	5004 773Ah	5000 873Ah	5004 873Ah
73Eh	16	EPWM_CMPD_SHDW2	5004 773Eh	5000 873Eh	5004 873Eh
744h	32	EPWM_XMINMAX_SHDW2	5004 7744h	5000 8744h	5004 8744h
780h	32	EPWM_XCMP1_SHDW3	5004 7780h	5000 8780h	5004 8780h
784h	32	EPWM_XCMP2_SHDW3	5004 7784h	5000 8784h	5004 8784h

Table 3-303. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM3_G1 Physical Address	EPWM4_G1 Physical Address	EPWM5_G1 Physical Address
788h	32	EPWM_XCMP3_SHDW3	5004 7788h	5000 8788h	5004 8788h
78Ch	32	EPWM_XCMP4_SHDW3	5004 778Ch	5000 878Ch	5004 878Ch
790h	32	EPWM_XCMP5_SHDW3	5004 7790h	5000 8790h	5004 8790h
794h	32	EPWM_XCMP6_SHDW3	5004 7794h	5000 8794h	5004 8794h
798h	32	EPWM_XCMP7_SHDW3	5004 7798h	5000 8798h	5004 8798h
79Ch	32	EPWM_XCMP8_SHDW3	5004 779Ch	5000 879Ch	5004 879Ch
7A0h	32	EPWM_XTBPRD_SHDW3	5004 77A0h	5000 87A0h	5004 87A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5004 77B0h	5000 87B0h	5004 87B0h
7B2h	16	EPWM_XAQCTLB_SHDW3	5004 77B2h	5000 87B2h	5004 87B2h
7BAh	16	EPWM_CMPC_SHDW3	5004 77BAh	5000 87BAh	5004 87BAh
7BEh	16	EPWM_CMPD_SHDW3	5004 77BEh	5000 87BEh	5004 87BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5004 77C4h	5000 87C4h	5004 87C4h
800h	32	EPWM_DECTL	5004 7800h	5000 8800h	5004 8800h
804h	32	EPWM_DECOMPSEL	5004 7804h	5000 8804h	5004 8804h
808h	32	EPWM_DEACTCTL	5004 7808h	5000 8808h	5004 8808h
80Ch	32	EPWM_DESTS	5004 780Ch	5000 880Ch	5004 880Ch
810h	32	EPWM_DEFRC	5004 7810h	5000 8810h	5004 8810h
814h	32	EPWM_DECLR	5004 7814h	5000 8814h	5004 8814h
820h	32	EPWM_DEMONCNT	5004 7820h	5000 8820h	5004 8820h
824h	32	EPWM_DEMONCTL	5004 7824h	5000 8824h	5004 8824h
828h	32	EPWM_DEMONSTEP	5004 7828h	5000 8828h	5004 8828h
82Ch	32	EPWM_DEMONTHRES	5004 782Ch	5000 882Ch	5004 882Ch
C00h	32	EPWM_MINDBCFG	5004 7C00h	5000 8C00h	5004 8C00h
C04h	32	EPWM_MINDBDLY	5004 7C04h	5000 8C04h	5004 8C04h
C20h	32	EPWM_LUTCTLA	5004 7C20h	5000 8C20h	5004 8C20h
C24h	32	EPWM_LUTCTLB	5004 7C24h	5000 8C24h	5004 8C24h

Table 3-304. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM6_G1 Physical Address	EPWM7_G1 Physical Address	EPWM8_G1 Physical Address
0h	16	EPWM_TBCTL	5000 9000h	5004 9000h	5002 0000h
2h	16	EPWM_TBCTL2	5000 9002h	5004 9002h	5002 0002h
6h	16	EPWM_EPWMSYNCINSEL	5000 9006h	5004 9006h	5002 0006h
8h	16	EPWM_TBCTR	5000 9008h	5004 9008h	5002 0008h
Ah	16	EPWM_TBSTS	5000 900Ah	5004 900Ah	5002 000Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5000 900Ch	5004 900Ch	5002 000Ch
Eh	16	EPWM_TBCTL3	5000 900Eh	5004 900Eh	5002 000Eh
10h	16	EPWM_CMPCTL	5000 9010h	5004 9010h	5002 0010h
12h	16	EPWM_CMPCTL2	5000 9012h	5004 9012h	5002 0012h
18h	16	EPWM_DBCTL	5000 9018h	5004 9018h	5002 0018h
1Ah	16	EPWM_DBCTL2	5000 901Ah	5004 901Ah	5002 001Ah
20h	16	EPWM_AQCTL	5000 9020h	5004 9020h	5002 0020h
22h	16	EPWM_AQTSRCSEL	5000 9022h	5004 9022h	5002 0022h
28h	16	EPWM_PCCTL	5000 9028h	5004 9028h	5002 0028h
30h	16	EPWM_VCAPCTL	5000 9030h	5004 9030h	5002 0030h
32h	16	EPWM_VCNTCFG	5000 9032h	5004 9032h	5002 0032h

Table 3-304. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM6_G1 Physical Address	EPWM7_G1 Physical Address	EPWM8_G1 Physical Address
40h	16	EPWM_HRCNFG	5000 9040h	5004 9040h	5002 0040h
4Eh	16	EPWM_HRCNFG2	5000 904Eh	5004 904Eh	5002 004Eh
5Ah	16	EPWM_HRPCTL	5000 905Ah	5004 905Ah	5002 005Ah
5Ch	16	EPWM_TRREM	5000 905Ch	5004 905Ch	5002 005Ch
68h	16	EPWM_GLDCTL	5000 9068h	5004 9068h	5002 0068h
6Ah	16	EPWM_GLDCFG	5000 906Ah	5004 906Ah	5002 006Ah
70h	32	EPWM_EPWMXLINK	5000 9070h	5004 9070h	5002 0070h
74h	32	EPWM_EPWMXLINK2	5000 9074h	5004 9074h	5002 0074h
7Ah	16	EPWM_ETEST	5000 907Ah	5004 907Ah	5002 007Ah
7Ch	16	EPWM_EPWMREV	5000 907Ch	5004 907Ch	5002 007Ch
7Eh	16	EPWM_HRPWMREV	5000 907Eh	5004 907Eh	5002 007Eh
80h	16	EPWM_AQCTLA	5000 9080h	5004 9080h	5002 0080h
82h	16	EPWM_AQCTLA2	5000 9082h	5004 9082h	5002 0082h
84h	16	EPWM_AQCTLB	5000 9084h	5004 9084h	5002 0084h
86h	16	EPWM_AQCTLB2	5000 9086h	5004 9086h	5002 0086h
8Eh	16	EPWM_AQSFRC	5000 908Eh	5004 908Eh	5002 008Eh
92h	16	EPWM_AQCSFRC	5000 9092h	5004 9092h	5002 0092h
A0h	16	EPWM_DBREDHR	5000 90A0h	5004 90A0h	5002 00A0h
A2h	16	EPWM_DBRED	5000 90A2h	5004 90A2h	5002 00A2h
A4h	16	EPWM_DBFEDHR	5000 90A4h	5004 90A4h	5002 00A4h
A6h	16	EPWM_DBFED	5000 90A6h	5004 90A6h	5002 00A6h
C0h	32	EPWM_TBPHS	5000 90C0h	5004 90C0h	5002 00C0h
C4h	16	EPWM_TBPRDHR	5000 90C4h	5004 90C4h	5002 00C4h
C6h	16	EPWM_TBPRD	5000 90C6h	5004 90C6h	5002 00C6h
C8h	16	EPWM_TBPRDHRB	5000 90C8h	5004 90C8h	5002 00C8h
D4h	32	EPWM_CMPA	5000 90D4h	5004 90D4h	5002 00D4h
D8h	32	EPWM_CMPB	5000 90D8h	5004 90D8h	5002 00D8h
DEh	16	EPWM_CMPC	5000 90DEh	5004 90DEh	5002 00DEh
E2h	16	EPWM_CMPD	5000 90E2h	5004 90E2h	5002 00E2h
E8h	16	EPWM_GLDCTL2	5000 90E8h	5004 90E8h	5002 00E8h
EEh	16	EPWM_SWVDELVAL	5000 90EEh	5004 90EEh	5002 00EEh
100h	16	EPWM_TZSEL	5000 9100h	5004 9100h	5002 0100h
102h	16	EPWM_TZSEL2	5000 9102h	5004 9102h	5002 0102h
104h	16	EPWM_TZDCSEL	5000 9104h	5004 9104h	5002 0104h
108h	16	EPWM_TZCTL	5000 9108h	5004 9108h	5002 0108h
10Ah	16	EPWM_TZCTL2	5000 910Ah	5004 910Ah	5002 010Ah
10Ch	16	EPWM_TZCTLDCA	5000 910Ch	5004 910Ch	5002 010Ch
10Eh	16	EPWM_TZCTLDCB	5000 910Eh	5004 910Eh	5002 010Eh
11Ah	16	EPWM_TZEINT	5000 911Ah	5004 911Ah	5002 011Ah
126h	16	EPWM_TZFLG	5000 9126h	5004 9126h	5002 0126h
128h	16	EPWM_TZCBCFLG	5000 9128h	5004 9128h	5002 0128h
12Ah	16	EPWM_TZOSTFLG	5000 912Ah	5004 912Ah	5002 012Ah
12Eh	16	EPWM_TZCLR	5000 912Eh	5004 912Eh	5002 012Eh
130h	16	EPWM_TZCBCCLR	5000 9130h	5004 9130h	5002 0130h
132h	16	EPWM_TZOSTCLR	5000 9132h	5004 9132h	5002 0132h
136h	16	EPWM_TZFRC	5000 9136h	5004 9136h	5002 0136h

Table 3-304. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM6_G1 Physical Address	EPWM7_G1 Physical Address	EPWM8_G1 Physical Address
13Ah	16	EPWM_TZTRIPOUTSEL	5000 913Ah	5004 913Ah	5002 013Ah
148h	16	EPWM_ETSEL	5000 9148h	5004 9148h	5002 0148h
14Ch	16	EPWM_ETPS	5000 914Ch	5004 914Ch	5002 014Ch
150h	16	EPWM_ETFLG	5000 9150h	5004 9150h	5002 0150h
154h	16	EPWM_ETCLR	5000 9154h	5004 9154h	5002 0154h
158h	16	EPWM_ETFRC	5000 9158h	5004 9158h	5002 0158h
15Ch	16	EPWM_ETINTPS	5000 915Ch	5004 915Ch	5002 015Ch
160h	16	EPWM_ETSOCPS	5000 9160h	5004 9160h	5002 0160h
164h	16	EPWM_ETCNTINITCTL	5000 9164h	5004 9164h	5002 0164h
168h	16	EPWM_ETCNTINIT	5000 9168h	5004 9168h	5002 0168h
16Ch	16	EPWM_ETINTMIXEN	5000 916Ch	5004 916Ch	5002 016Ch
170h	16	EPWM_ETSOCAMIXEN	5000 9170h	5004 9170h	5002 0170h
174h	16	EPWM_ETSOCBMIXEN	5000 9174h	5004 9174h	5002 0174h
180h	16	EPWM_DCTRISEL	5000 9180h	5004 9180h	5002 0180h
186h	16	EPWM_DCACTL	5000 9186h	5004 9186h	5002 0186h
188h	16	EPWM_DCBCTL	5000 9188h	5004 9188h	5002 0188h
18Eh	16	EPWM_DCFCCTL	5000 918Eh	5004 918Eh	5002 018Eh
190h	16	EPWM_DCCAPCTL	5000 9190h	5004 9190h	5002 0190h
192h	16	EPWM_DCFOFFSET	5000 9192h	5004 9192h	5002 0192h
194h	16	EPWM_DCFOFFSETCNT	5000 9194h	5004 9194h	5002 0194h
196h	16	EPWM_DCFWINDOW	5000 9196h	5004 9196h	5002 0196h
198h	16	EPWM_DCFWINDOWCNT	5000 9198h	5004 9198h	5002 0198h
19Ah	16	EPWM_BLANKPULSEMIXSEL	5000 919Ah	5004 919Ah	5002 019Ah
19Ch	16	EPWM_DCCAPMIXSEL	5000 919Ch	5004 919Ch	5002 019Ch
19Eh	16	EPWM_DCCAP	5000 919Eh	5004 919Eh	5002 019Eh
1A4h	16	EPWM_DCAHTRIPSEL	5000 91A4h	5004 91A4h	5002 01A4h
1A6h	16	EPWM_DCALTRIPSEL	5000 91A6h	5004 91A6h	5002 01A6h
1A8h	16	EPWM_DCBHTRIPSEL	5000 91A8h	5004 91A8h	5002 01A8h
1AAh	16	EPWM_DCBLTRIPSEL	5000 91AAh	5004 91AAh	5002 01AAh
1ACh	16	EPWM_CAPCTL	5000 91ACh	5004 91ACh	5002 01ACh
1AEh	16	EPWM_CAPGATETRISEL	5000 91AEh	5004 91AEh	5002 01AEh
1B0h	16	EPWM_CAPINTRIPSEL	5000 91B0h	5004 91B0h	5002 01B0h
1B2h	16	EPWM_CAPTRIPSEL	5000 91B2h	5004 91B2h	5002 01B2h
1F4h	32	EPWM_EPWMLOCK	5000 91F4h	5004 91F4h	5002 01F4h
1FAh	16	EPWM_HWVDELVAL	5000 91FAh	5004 91FAh	5002 01FAh
1FCh	16	EPWM_VCNTVAL	5000 91FCh	5004 91FCh	5002 01FCh
400h	32	EPWM_XCMPCTL1	5000 9400h	5004 9400h	5002 0400h
410h	32	EPWM_XLOADCTL	5000 9410h	5004 9410h	5002 0410h
418h	32	EPWM_XLOAD	5000 9418h	5004 9418h	5002 0418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5000 941Ch	5004 941Ch	5002 041Ch
420h	32	EPWM_XREGSHDW1STS	5000 9420h	5004 9420h	5002 0420h
428h	32	EPWM_XREGSHDW2STS	5000 9428h	5004 9428h	5002 0428h
430h	32	EPWM_XREGSHDW3STS	5000 9430h	5004 9430h	5002 0430h
600h	32	EPWM_XCMP1_ACTIVE	5000 9600h	5004 9600h	5002 0600h
604h	32	EPWM_XCMP2_ACTIVE	5000 9604h	5004 9604h	5002 0604h
608h	32	EPWM_XCMP3_ACTIVE	5000 9608h	5004 9608h	5002 0608h

Table 3-304. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM6_G1 Physical Address	EPWM7_G1 Physical Address	EPWM8_G1 Physical Address
60Ch	32	EPWM_XCMP4_ACTIVE	5000 960Ch	5004 960Ch	5002 060Ch
610h	32	EPWM_XCMP5_ACTIVE	5000 9610h	5004 9610h	5002 0610h
614h	32	EPWM_XCMP6_ACTIVE	5000 9614h	5004 9614h	5002 0614h
618h	32	EPWM_XCMP7_ACTIVE	5000 9618h	5004 9618h	5002 0618h
61Ch	32	EPWM_XCMP8_ACTIVE	5000 961Ch	5004 961Ch	5002 061Ch
620h	32	EPWM_XTBPRD_ACTIVE	5000 9620h	5004 9620h	5002 0620h
630h	16	EPWM_XAQCTLA_ACTIVE	5000 9630h	5004 9630h	5002 0630h
644h	32	EPWM_XMINMAX_ACTIVE	5000 9644h	5004 9644h	5002 0644h
680h	32	EPWM_XCMP1_SHDW1	5000 9680h	5004 9680h	5002 0680h
684h	32	EPWM_XCMP2_SHDW1	5000 9684h	5004 9684h	5002 0684h
688h	32	EPWM_XCMP3_SHDW1	5000 9688h	5004 9688h	5002 0688h
68Ch	32	EPWM_XCMP4_SHDW1	5000 968Ch	5004 968Ch	5002 068Ch
690h	32	EPWM_XCMP5_SHDW1	5000 9690h	5004 9690h	5002 0690h
694h	32	EPWM_XCMP6_SHDW1	5000 9694h	5004 9694h	5002 0694h
698h	32	EPWM_XCMP7_SHDW1	5000 9698h	5004 9698h	5002 0698h
69Ch	32	EPWM_XCMP8_SHDW1	5000 969Ch	5004 969Ch	5002 069Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5000 96A0h	5004 96A0h	5002 06A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5000 96B0h	5004 96B0h	5002 06B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5000 96B2h	5004 96B2h	5002 06B2h
6BAh	16	EPWM_CMPC_SHDW1	5000 96BAh	5004 96BAh	5002 06BAh
6BEh	16	EPWM_CMPD_SHDW1	5000 96BEh	5004 96BEh	5002 06BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5000 96C4h	5004 96C4h	5002 06C4h
700h	32	EPWM_XCMP1_SHDW2	5000 9700h	5004 9700h	5002 0700h
704h	32	EPWM_XCMP2_SHDW2	5000 9704h	5004 9704h	5002 0704h
708h	32	EPWM_XCMP3_SHDW2	5000 9708h	5004 9708h	5002 0708h
70Ch	32	EPWM_XCMP4_SHDW2	5000 970Ch	5004 970Ch	5002 070Ch
710h	32	EPWM_XCMP5_SHDW2	5000 9710h	5004 9710h	5002 0710h
714h	32	EPWM_XCMP6_SHDW2	5000 9714h	5004 9714h	5002 0714h
718h	32	EPWM_XCMP7_SHDW2	5000 9718h	5004 9718h	5002 0718h
71Ch	32	EPWM_XCMP8_SHDW2	5000 971Ch	5004 971Ch	5002 071Ch
720h	32	EPWM_XTBPRD_SHDW2	5000 9720h	5004 9720h	5002 0720h
730h	16	EPWM_XAQCTLA_SHDW2	5000 9730h	5004 9730h	5002 0730h
732h	16	EPWM_XAQCTLB_SHDW2	5000 9732h	5004 9732h	5002 0732h
73Ah	16	EPWM_CMPC_SHDW2	5000 973Ah	5004 973Ah	5002 073Ah
73Eh	16	EPWM_CMPD_SHDW2	5000 973Eh	5004 973Eh	5002 073Eh
744h	32	EPWM_XMINMAX_SHDW2	5000 9744h	5004 9744h	5002 0744h
780h	32	EPWM_XCMP1_SHDW3	5000 9780h	5004 9780h	5002 0780h
784h	32	EPWM_XCMP2_SHDW3	5000 9784h	5004 9784h	5002 0784h
788h	32	EPWM_XCMP3_SHDW3	5000 9788h	5004 9788h	5002 0788h
78Ch	32	EPWM_XCMP4_SHDW3	5000 978Ch	5004 978Ch	5002 078Ch
790h	32	EPWM_XCMP5_SHDW3	5000 9790h	5004 9790h	5002 0790h
794h	32	EPWM_XCMP6_SHDW3	5000 9794h	5004 9794h	5002 0794h
798h	32	EPWM_XCMP7_SHDW3	5000 9798h	5004 9798h	5002 0798h
79Ch	32	EPWM_XCMP8_SHDW3	5000 979Ch	5004 979Ch	5002 079Ch
7A0h	32	EPWM_XTBPRD_SHDW3	5000 97A0h	5004 97A0h	5002 07A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5000 97B0h	5004 97B0h	5002 07B0h

Table 3-304. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM6_G1 Physical Address	EPWM7_G1 Physical Address	EPWM8_G1 Physical Address
7B2h	16	EPWM_XAQCTLB_SHDW3	5000 97B2h	5004 97B2h	5002 07B2h
7BAh	16	EPWM_CMPC_SHDW3	5000 97BAh	5004 97BAh	5002 07BAh
7BEh	16	EPWM_CMPD_SHDW3	5000 97BEh	5004 97BEh	5002 07BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5000 97C4h	5004 97C4h	5002 07C4h
800h	32	EPWM_DECTL	5000 9800h	5004 9800h	5002 0800h
804h	32	EPWM_DECOMPSEL	5000 9804h	5004 9804h	5002 0804h
808h	32	EPWM_DEACTCTL	5000 9808h	5004 9808h	5002 0808h
80Ch	32	EPWM_DESTS	5000 980Ch	5004 980Ch	5002 080Ch
810h	32	EPWM_DEFRC	5000 9810h	5004 9810h	5002 0810h
814h	32	EPWM_DECLR	5000 9814h	5004 9814h	5002 0814h
820h	32	EPWM_DEMONCNT	5000 9820h	5004 9820h	5002 0820h
824h	32	EPWM_DEMONCTL	5000 9824h	5004 9824h	5002 0824h
828h	32	EPWM_DEMONSTEP	5000 9828h	5004 9828h	5002 0828h
82Ch	32	EPWM_DEMONTHRES	5000 982Ch	5004 982Ch	5002 082Ch
C00h	32	EPWM_MINDBCFCG	5000 9C00h	5004 9C00h	5002 0C00h
C04h	32	EPWM_MINDBDLY	5000 9C04h	5004 9C04h	5002 0C04h
C20h	32	EPWM_LUTCTLA	5000 9C20h	5004 9C20h	5002 0C20h
C24h	32	EPWM_LUTCTLB	5000 9C24h	5004 9C24h	5002 0C24h

Table 3-305. EPWM Registers, Base Address=5002 0000h, Length=4096

Offset	Length	Register Name	EPWM9_G1 Physical Address
0h	16	EPWM_TBCTL	5006 0000h
2h	16	EPWM_TBCTL2	5006 0002h
6h	16	EPWM_EPWMSYNCINSEL	5006 0006h
8h	16	EPWM_TBCTR	5006 0008h
Ah	16	EPWM_TBSTS	5006 000Ah
Ch	16	EPWM_EPWMSYNCOUTEN	5006 000Ch
Eh	16	EPWM_TBCTL3	5006 000Eh
10h	16	EPWM_CMPCTL	5006 0010h
12h	16	EPWM_CMPCTL2	5006 0012h
18h	16	EPWM_DBCTL	5006 0018h
1Ah	16	EPWM_DBCTL2	5006 001Ah
20h	16	EPWM_AQCTL	5006 0020h
22h	16	EPWM_AQTSRCSEL	5006 0022h
28h	16	EPWM_PCCTL	5006 0028h
30h	16	EPWM_VCAPCTL	5006 0030h
32h	16	EPWM_VCNTCFG	5006 0032h
40h	16	EPWM_HRCNFG	5006 0040h
4Eh	16	EPWM_HRCNFG2	5006 004Eh
5Ah	16	EPWM_HRPCTL	5006 005Ah
5Ch	16	EPWM_TRREM	5006 005Ch
68h	16	EPWM_GLDCTL	5006 0068h
6Ah	16	EPWM_GLDCFG	5006 006Ah
70h	32	EPWM_EPWMXLINK	5006 0070h
74h	32	EPWM_EPWMXLINK2	5006 0074h
7Ah	16	EPWM_ETEST	5006 007Ah

Table 3-305. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM9_G1 Physical Address
7Ch	16	EPWM_EPWMREV	5006 007Ch
7Eh	16	EPWM_HRPWMREV	5006 007Eh
80h	16	EPWM_AQCTLA	5006 0080h
82h	16	EPWM_AQCTLA2	5006 0082h
84h	16	EPWM_AQCTLB	5006 0084h
86h	16	EPWM_AQCTLB2	5006 0086h
8Eh	16	EPWM_AQSFRC	5006 008Eh
92h	16	EPWM_AQCSFRC	5006 0092h
A0h	16	EPWM_DBREDHR	5006 00A0h
A2h	16	EPWM_DBRED	5006 00A2h
A4h	16	EPWM_DBFEDHR	5006 00A4h
A6h	16	EPWM_DBFED	5006 00A6h
C0h	32	EPWM_TBPHS	5006 00C0h
C4h	16	EPWM_TBPRDHR	5006 00C4h
C6h	16	EPWM_TBPRD	5006 00C6h
C8h	16	EPWM_TBPRDHRB	5006 00C8h
D4h	32	EPWM_CMPA	5006 00D4h
D8h	32	EPWM_CMPB	5006 00D8h
DEh	16	EPWM_CMPC	5006 00DEh
E2h	16	EPWM_CMPD	5006 00E2h
E8h	16	EPWM_GLDCTL2	5006 00E8h
EEh	16	EPWM_SWVDELVAL	5006 00EEh
100h	16	EPWM_TZSEL	5006 0100h
102h	16	EPWM_TZSEL2	5006 0102h
104h	16	EPWM_TZDCSEL	5006 0104h
108h	16	EPWM_TZCTL	5006 0108h
10Ah	16	EPWM_TZCTL2	5006 010Ah
10Ch	16	EPWM_TZCTLDCA	5006 010Ch
10Eh	16	EPWM_TZCTLDCB	5006 010Eh
11Ah	16	EPWM_TZEINT	5006 011Ah
126h	16	EPWM_TZFLG	5006 0126h
128h	16	EPWM_TZCBCFLG	5006 0128h
12Ah	16	EPWM_TZOSTFLG	5006 012Ah
12Eh	16	EPWM_TZCLR	5006 012Eh
130h	16	EPWM_TZCBCCLR	5006 0130h
132h	16	EPWM_TZOSTCLR	5006 0132h
136h	16	EPWM_TZFRC	5006 0136h
13Ah	16	EPWM_TZTRIPOUTSEL	5006 013Ah
148h	16	EPWM_ETSEL	5006 0148h
14Ch	16	EPWM_ETPS	5006 014Ch
150h	16	EPWM_ETFLG	5006 0150h
154h	16	EPWM_ETCLR	5006 0154h
158h	16	EPWM_ETFRC	5006 0158h
15Ch	16	EPWM_ETINTPS	5006 015Ch
160h	16	EPWM_ETSOCPS	5006 0160h
164h	16	EPWM_ETCNTINITCTL	5006 0164h
168h	16	EPWM_ETCNTINIT	5006 0168h

Table 3-305. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM9_G1 Physical Address
16Ch	16	EPWM_ETINTMIXEN	5006 016Ch
170h	16	EPWM_ETSOCAMIXEN	5006 0170h
174h	16	EPWM_ETSOCBMIXEN	5006 0174h
180h	16	EPWM_DCTRIPSEL	5006 0180h
186h	16	EPWM_DCACTL	5006 0186h
188h	16	EPWM_DCBCTL	5006 0188h
18Eh	16	EPWM_DCFCTL	5006 018Eh
190h	16	EPWM_DCCAPCTL	5006 0190h
192h	16	EPWM_DCFOFFSET	5006 0192h
194h	16	EPWM_DCFOFFSETCNT	5006 0194h
196h	16	EPWM_DCFWINDOW	5006 0196h
198h	16	EPWM_DCFWINDOWCNT	5006 0198h
19Ah	16	EPWM_BLANKPULSEMIXSEL	5006 019Ah
19Ch	16	EPWM_DCCAPMIXSEL	5006 019Ch
19Eh	16	EPWM_DCCAP	5006 019Eh
1A4h	16	EPWM_DCAHTRIPSEL	5006 01A4h
1A6h	16	EPWM_DCALTRIPSEL	5006 01A6h
1A8h	16	EPWM_DCBHTRIPSEL	5006 01A8h
1AAh	16	EPWM_DCBLTRIPSEL	5006 01AAh
1ACh	16	EPWM_CAPCTL	5006 01ACh
1AEh	16	EPWM_CAPGATETRIPSEL	5006 01AEh
1B0h	16	EPWM_CAPINTRIPSEL	5006 01B0h
1B2h	16	EPWM_CAPTRIPSEL	5006 01B2h
1F4h	32	EPWM_EPWMLOCK	5006 01F4h
1FAh	16	EPWM_HWVDELVAL	5006 01FAh
1FCh	16	EPWM_VCNTVAL	5006 01FCh
400h	32	EPWM_XCMPCTL1	5006 0400h
410h	32	EPWM_XLOADCTL	5006 0410h
418h	32	EPWM_XLOAD	5006 0418h
41Ch	32	EPWM_EPWMXLINKXLOAD	5006 041Ch
420h	32	EPWM_XREGSHDW1STS	5006 0420h
428h	32	EPWM_XREGSHDW2STS	5006 0428h
430h	32	EPWM_XREGSHDW3STS	5006 0430h
600h	32	EPWM_XCMP1_ACTIVE	5006 0600h
604h	32	EPWM_XCMP2_ACTIVE	5006 0604h
608h	32	EPWM_XCMP3_ACTIVE	5006 0608h
60Ch	32	EPWM_XCMP4_ACTIVE	5006 060Ch
610h	32	EPWM_XCMP5_ACTIVE	5006 0610h
614h	32	EPWM_XCMP6_ACTIVE	5006 0614h
618h	32	EPWM_XCMP7_ACTIVE	5006 0618h
61Ch	32	EPWM_XCMP8_ACTIVE	5006 061Ch
620h	32	EPWM_XTBPRD_ACTIVE	5006 0620h
630h	16	EPWM_XAQCTLA_ACTIVE	5006 0630h
644h	32	EPWM_XMINMAX_ACTIVE	5006 0644h
680h	32	EPWM_XCMP1_SHDW1	5006 0680h
684h	32	EPWM_XCMP2_SHDW1	5006 0684h
688h	32	EPWM_XCMP3_SHDW1	5006 0688h

Table 3-305. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM9_G1 Physical Address
68Ch	32	EPWM_XCMP4_SHDW1	5006 068Ch
690h	32	EPWM_XCMP5_SHDW1	5006 0690h
694h	32	EPWM_XCMP6_SHDW1	5006 0694h
698h	32	EPWM_XCMP7_SHDW1	5006 0698h
69Ch	32	EPWM_XCMP8_SHDW1	5006 069Ch
6A0h	32	EPWM_XTBPRD_SHDW1	5006 06A0h
6B0h	16	EPWM_XAQCTLA_SHDW1	5006 06B0h
6B2h	16	EPWM_XAQCTLB_SHDW1	5006 06B2h
6BAh	16	EPWM_CMPC_SHDW1	5006 06BAh
6BEh	16	EPWM_CMPD_SHDW1	5006 06BEh
6C4h	32	EPWM_XMINMAX_SHDW1	5006 06C4h
700h	32	EPWM_XCMP1_SHDW2	5006 0700h
704h	32	EPWM_XCMP2_SHDW2	5006 0704h
708h	32	EPWM_XCMP3_SHDW2	5006 0708h
70Ch	32	EPWM_XCMP4_SHDW2	5006 070Ch
710h	32	EPWM_XCMP5_SHDW2	5006 0710h
714h	32	EPWM_XCMP6_SHDW2	5006 0714h
718h	32	EPWM_XCMP7_SHDW2	5006 0718h
71Ch	32	EPWM_XCMP8_SHDW2	5006 071Ch
720h	32	EPWM_XTBPRD_SHDW2	5006 0720h
730h	16	EPWM_XAQCTLA_SHDW2	5006 0730h
732h	16	EPWM_XAQCTLB_SHDW2	5006 0732h
73Ah	16	EPWM_CMPC_SHDW2	5006 073Ah
73Eh	16	EPWM_CMPD_SHDW2	5006 073Eh
744h	32	EPWM_XMINMAX_SHDW2	5006 0744h
780h	32	EPWM_XCMP1_SHDW3	5006 0780h
784h	32	EPWM_XCMP2_SHDW3	5006 0784h
788h	32	EPWM_XCMP3_SHDW3	5006 0788h
78Ch	32	EPWM_XCMP4_SHDW3	5006 078Ch
790h	32	EPWM_XCMP5_SHDW3	5006 0790h
794h	32	EPWM_XCMP6_SHDW3	5006 0794h
798h	32	EPWM_XCMP7_SHDW3	5006 0798h
79Ch	32	EPWM_XCMP8_SHDW3	5006 079Ch
7A0h	32	EPWM_XTBPRD_SHDW3	5006 07A0h
7B0h	16	EPWM_XAQCTLA_SHDW3	5006 07B0h
7B2h	16	EPWM_XAQCTLB_SHDW3	5006 07B2h
7BAh	16	EPWM_CMPC_SHDW3	5006 07BAh
7BEh	16	EPWM_CMPD_SHDW3	5006 07BEh
7C4h	32	EPWM_XMINMAX_SHDW3	5006 07C4h
800h	32	EPWM_DECTL	5006 0800h
804h	32	EPWM_DECOMPSEL	5006 0804h
808h	32	EPWM_DEACTCTL	5006 0808h
80Ch	32	EPWM_DESTS	5006 080Ch
810h	32	EPWM_DEFRC	5006 0810h
814h	32	EPWM_DECLR	5006 0814h
820h	32	EPWM_DEMONCNT	5006 0820h
824h	32	EPWM_DEMONCTL	5006 0824h

Table 3-305. EPWM Registers, Base Address=5002 0000h, Length=4096 (continued)

Offset	Length	Register Name	EPWM9_G1 Physical Address
828h	32	EPWM_DEMONSTEP	5006 0828h
82Ch	32	EPWM_DEMONTHRES	5006 082Ch
C00h	32	EPWM_MINDBCFCG	5006 0C00h
C04h	32	EPWM_MINDBDLY	5006 0C04h
C20h	32	EPWM_LUTCTLA	5006 0C20h
C24h	32	EPWM_LUTCTLB	5006 0C24h

3.8.2 EPWM Registers

EPWM Registers

3.8.2.1 EPWM_TBCTL Register

3.8.2.1.1 EPWM_TBCTL Register (Offset = 0h) [reset = 83h]

Time Base Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-143. EPWM_TBCTL Name Register

15		14		13		12		11		10		9		8	
FREE_SOFT				PHSDIR		CLKDIV				HSPCLKDIV					
R/W				R/W		R/W				R/W					
0h				0h		0h				1h					
7		6		5		4		3		2		1		0	
HSPCLKDIV		SWFSYNC		RESERVED_1				PRDL		PHSEN		CTRMODE			
R/W		R/W1TS		R				R/W		R/W		R/W			
1h		0h		0h				0h		0h		3h			

Table 3-306. EPWM_TBCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	FREE_SOFT	R/W	0h	Emulation Mode Bits. These bits select the behavior of the EPWM time-base counter during emulation events 00: Stop after the next time-base counter increment or decrement 01: Stop when counter completes a whole cycle: - Up-count mode: stop when the time-base counter = period [TBCTR = TBPRD] - Down-count mode: stop when the time-base counter = 0x00 [TBCTR = 0x00] - Up-down-count mode: stop when the time-base counter = 0x00 [TBCTR = 0x00] 1x: Free run
13	PHSDIR	R/W	0h	Phase Direction Bit This bit is only used when the time-base counter is configured in the up-down-count mode. The PHSDIR bit indicates the direction the time-base counter [TBCTR] will count after a synchronization event occurs and a new phase value is loaded from the phase [TBPHS] register. This is irrespective of the direction of the counter before the synchronization event. In the up-count and down-count modes this bit is ignored. 0: Count down after the synchronization event. 1: Count up after the synchronization event.
12:10	CLKDIV	R/W	0h	Time Base Clock Pre-Scale Bits These bits select the time base clock pre-scale value [TBCLK = EPWMCLK/[HSPCLKDIV * CLKDIV]: 000:/1 [default on reset] 001:/2 010:/4 011:/8 100:/16 101:/32 110:/64 111:/128

Table 3-306. EPWM_TBCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9:7	HSPCLKDIV	R/W	1h	High Speed Time Base Clock Pre-Scale Bits These bits determine part of the time-base clock prescale value. $TBCLK = EPWMCLK / [HSPCLKDIV \times CLKDIV]$. This divisor emulates the HSPCLK in the TMS320x281x system as used on the Event Manager [EV] peripheral. 000:/1 001:/2 [default on reset] 010:/4 011:/6 100:/8 101:/10 110:/12 111:/14
6	SWFSYNC	R/W1TS	0h	Software Forced Sync Pulse 0:Writing a 0 has no effect and reads always return a 0. 1:Writing a 1 forces a one-time synchronization pulse to be generated. SWFSYNC can be enabled to effect EPWMxSYNCO by setting the EPWMSYNCOOUTEN.SWEN bit.
5:4	RESERVED_1	R	0h	Reserved
3	PRDL	R/W	0h	Active Period Reg Load from Shadow Select 0:The period register [TBPRD] is loaded from its shadow register when the time-base counter, TBCTR, is equal to zero and/or a sync event as determined by the TBCTL2[PRDLDSYNC] bit. A write/read to the TBPRD register accesses the shadow register. 1: Immediate Mode [Shadow register bypassed]: A write or read to the TBPRD register accesses the active register.
2	PHSEN	R/W	0h	Counter Reg Load from Phase Reg Enable 0:Do not load the time-base counter [TBCTR] from the time-base phase register [TBPHS]. 1:Allow Counter to be loaded from the Phase register [TBPHS] and shadow to active load events when an EPWMxSYNCl input signal occurs or a software-forced sync signal, see bit 6.
1:0	CTRM	R/W	3h	Counter Mode The time-base counter mode is normally configured once and not changed during normal operation. If you change the mode of the counter, the change will take effect at the next TBCLK edge and the current counter value shall increment or decrement from the value before the mode change. These bits set the time-base counter mode of operation as follows: 00:Up-count mode 01:Down-count mode 10:Up-down count mode 11:Freeze counter operation [default on reset]

3.8.2.2 EPWM_TBCTL2 Register

3.8.2.2.1 EPWM_TBCTL2 Register (Offset = 2h) [reset = 0h]

Time Base Control Register 2

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-144. EPWM_TBCTL2 Name Register

15	14	13	12	11	10	9	8
PRDLDSYNC		RESERVED_3			RESERVED_2		
R/W		R			R		
0h		0h			0h		
7	6	5	4	3	2	1	0
OSHTSYNC	OSHTSYNCOMODE	SELFCLRTRREM	RESERVED_1				
R/W1TS	R/W	R/W	R				
0h	0h	0h	0h				

Table 3-307. EPWM_TBCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	PRDLDSYNC	R/W	0h	Shadow to Active Period Register Load on SYNC event 00:Shadow to Active Load of TBPRD occurs only when TBCTR = 0 [same as legacy]. 01:Shadow to Active Load of TBPRD occurs both when TBCTR = 0 and when SYNC occurs. 10:Shadow to Active Load of TBPRD occurs only when a SYNC is received. 11:Reserved Note: This bit selection is valid only if TBCTL[PRDL]=0.
13:12	RESERVED_3	R	0h	Reserved
11:8	RESERVED_2	R	0h	Reserved
7	OSHTSYNC	R/W1TS	0h	Oneshot sync bit 0:Writing a '0' has no effect. 1:Allow one sync pulse to propagate.
6	OSHTSYNCOMODE	R/W	0h	Oneshot sync enable bit 0:Oneshot sync mode disabled 1:Oneshot sync mode enabled
5	SELFCLRTRREM	R/W	0h	Loop back sync pulse to enable self sync operation 0:Self clear function of TRREM disabled. 1:Self clear function of TRREM enabled
4:0	RESERVED_1	R	0h	Reserved

3.8.2.3 EPWM_EPWMSYNCINSEL Register

3.8.2.3.1 EPWM_EPWMSYNCINSEL Register (Offset = 6h) [reset = 1h]

EPWMxSYNCIN Source Select Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-145. EPWM_EPWMSYNCINSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							SEL
R							R/W
0h							1h

Table 3-308. EPWM_EPWMSYNCINSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:7	RESERVED_1	R	0h	Reserved

Table 3-308. EPWM_EPWMSYNCINSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:0	SEL	R/W	1h	<p>These bits determine the source of the EPWMxSYNCl signal</p> <p>0x0: Disabled</p> <p>0x01: EPWM0.SYNCOU</p> <p>.</p> <p>0x10: EPWM15.SYNCOU</p> <p>0x11:EPWM16.SYNCOU</p> <p>.</p> <p>0x20: EPWM31.SYNCOU</p> <p>0x21: Reserved</p> <p>.</p> <p>0x40: ECAP0.SYNCOU</p> <p>.</p> <p>0x49: ECAP9.SYNCOU</p> <p>0x4A: Reserved</p> <p>.</p> <p>0x4F: Reserved</p> <p>0x50: InputXBAR.Out[4]</p> <p>0x51: InputXBAR.Out[20]</p> <p>0x52: Reserved</p> <p>.</p> <p>0x57: Reserved</p> <p>0x58: SOC_TIMESYNC_XBAR0.SYNCPWMOu0</p> <p>0x59: SOC_TIMESYNC_XBAR0.SYNCPWMOu1</p> <p>0x5A: Reserved</p> <p>0x5F: Reserved</p> <p>0x60: FSIRX0.RXTRIG[0]</p> <p>0x61: FSIRX0.RXTRIG[1]</p> <p>0x62: FSIRX0.RXTRIG[2]</p> <p>0x63: FSIRX0.RXTRIG[3]</p> <p>0x64: FSIRX1.RXTRIG[0]</p> <p>0x65: FSIRX1.RXTRIG[1]</p> <p>0x66: FSIRX1.RXTRIG[2]</p> <p>0x67: FSIRX1.RXTRIG[3]</p> <p>0x68: FSIRX2.RXTRIG[0]</p> <p>0x69: FSIRX2.RXTRIG[1]</p> <p>0x6A: FSIRX2.RXTRIG[2]</p> <p>0x6B: FSIRX2.RXTRIG[3]</p> <p>0x6C: FSIRX3.RXTRIG[0]</p> <p>0x6D: FSIRX3.RXTRIG[1]</p> <p>0x6E: FSIRX3.RXTRIG[2]</p> <p>0x6F: FSIRX3.RXTRIG[3]</p> <p>0x70: Reserved</p> <p>.</p> <p>0x7F: Reserved</p>

3.8.2.4 EPWM_TBCTR Register

3.8.2.4.1 EPWM_TBCTR Register (Offset = 8h) [reset = 0h]

Time Base Counter Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-146. EPWM_TBCTR Name Register

15	14	13	12	11	10	9	8
TBCTR							
R/W							
0h							
7	6	5	4	3	2	1	0
TBCTR							
R/W							
0h							

Table 3-309. EPWM_TBCTR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	TBCTR	R/W	0h	Time Base Counter Register

3.8.2.5 EPWM_TBSTS Register

3.8.2.5.1 EPWM_TBSTS Register (Offset = Ah) [reset = 1h]

Time Base Status Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-147. EPWM_TBSTS Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				CTRMX		SYNCl	CTRDIR
R				R/W1TC		R/W1TC	R
0h				0h		0h	1h

Table 3-310. EPWM_TBSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:3	RESERVED_1	R	0h	Reserved
2	CTRMX	R/W1TC	0h	Time-Base Counter Max Latched Status Bit 0:Reading a 0 indicates the time-base counter never reached its maximum value. Writing a 0 will have no effect. 1:Reading a 1 on this bit indicates that the time-base counter reached the max value 0xFFFF. Writing a 1 to this bit will clear the latched event.
1	SYNCl	R/W1TC	0h	Input Synchronization Latched Status Bit 0:Writing a 0 will have no effect. Reading a 0 indicates no external synchronization event has occurred. 1:Reading a 1 on this bit indicates that an external synchronization event has occurred [EPWMxSYNCl]. Writing a 1 to this bit will clear the latched event.
0	CTRDIR	R	1h	Time Base Counter Direction Status Bit 0:Time-Base Counter is currently counting down. 1:Time-Base Counter is currently counting up. Note: This bit is only valid when the counter is not frozen.

3.8.2.6 EPWM_EPWMSYNCOUEN Register

3.8.2.6.1 EPWM_EPWMSYNCOUEN Register (Offset = Ch) [reset = 1h]

EPWMxSYNCOU Source Enable Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-148. EPWM_EPWMSYNCOUEN Name Register

15		14		13		12		11		10		9		8	
RESERVED_2															
R															
0h															
7		6		5		4		3		2		1		0	
RESERVED_1	DCBEVT1EN	DCAEVT1EN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	ZEROEN	SWEN	SWEN	SWEN
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	1h

Table 3-311. EPWM_EPWMSYNCOUEN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_2	R	0h	Reserved
7	RESERVED_1	R	0h	Reserved
6	DCBEVT1EN	R/W	0h	This bit enables the DCBEVT1.sync event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a DCBEVT1.sync event
5	DCAEVT1EN	R/W	0h	This bit enables the DCAEVT1.sync event to set the EPWMxSYNCOU signal. 0 Disabled 1 The EPWMxSYNCOU signal is pulsed for one PWM clock period upon a DCAEVT1.sync event
4	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPD event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare D event [TBCTR = CMPD]
3	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPC event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare C event [TBCTR = CMPC]
2	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPB event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare B event [TBCTR = CMPB]
1	ZEROEN	R/W	0h	This bit enables the TBCTR = 0x0000 event to set the EPWMxSYNCOU signal. 0 Disabled 1 The EPWMxSYNCOU signal is pulsed for one PWM clock period upon the value of TBCTR changing to 0x0000

Table 3-311. EPWM_EPWMSYNCOUEN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	SWEN	R/W	1h	<p>This bit enables the TBCTL.SWFSYNC bit to set the EPWMxSYNCO signal.</p> <p>0 Disabled</p> <p>1 The EPWMxSYNCO signal is pulsed for one PWM clock period when the TBCTL.SWFSYNC bit is set</p>

3.8.2.7 EPWM_TBCTL3 Register

3.8.2.7.1 EPWM_TBCTL3 Register (Offset = Eh) [reset = 0h]

Time Base Control Register 3

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-149. EPWM_TBCTL3 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							OSSFRGEN
R							R/W
0h							0h

Table 3-312. EPWM_TBCTL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	OSSFRGEN	R/W	0h	This bit determines which bit sets the EPWMxSYNCOU One Shot Latch. 0 TBCTL2[OSHTSYNC] sets the One Shot Latch 1 GLDCTL2[OSHTLD] sets the One Shot Latch

3.8.2.8 EPWM_CMPCTL Register

3.8.2.8.1 EPWM_CMPCTL Register (Offset = 10h) [reset = 0h]

Counter Compare Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-150. EPWM_CMPCTL Name Register

15	14	13	12	11	10	9	8
LINKDUTYHR	RESERVED_3	LOADBSYNC		LOADASYNC		SHDWBFULL	SHDWAFULL
R/W	R	R/W		R/W		R	R
0h	0h	0h		0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED_2	SHDWBMODE	RESERVED_1	SHDWAMODE	LOADBMODE		LOADAMODE	
R	R/W	R	R/W	R/W		R/W	
0h	0h	0h	0h	0h		0h	

Table 3-313. EPWM_CMPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	LINKDUTYHR	R/W	0h	CMPAHR, CMPBHR Register Linking: 0 PWMA and PWMB outputs generated independently and CMPAHR, CMPBHR are independent values as on Type-4 1 When this bit is set CMPBHR assumes the same value as CMPAHR. This is typically used in complimentary PWM output generation [Section 7 details of the operation]
14	RESERVED_3	R	0h	Reserved
13:12	LOADBSYNC	R/W	0h	Shadow to Active CMPB Register Load on SYNC event 00:Shadow to Active Load of CMPB:CMPBHR occurs according to LOADBMODE [bits 2'b10] [same as legacy] 01:Shadow to Active Load of CMPB:CMPBHR occurs both according to LOADBMODE bits and when SYNC occurs 10:Shadow to Active Load of CMPB:CMPBHR occurs only when a SYNC is received 11:Reserved Note: This bit is valid only if CMPCTL[SHDWBMODE] = 0.
11:10	LOADASYNC	R/W	0h	Shadow to Active CMPA Register Load on SYNC event 00:Shadow to Active Load of CMPA:CMPAHR occurs according to LOADAMODE [bits 2'b10] [same as legacy] 01:Shadow to Active Load of CMPA:CMPAHR occurs both according to LOADAMODE bits and when SYNC occurs 10:Shadow to Active Load of CMPA:CMPAHR occurs only when a SYNC is received 11:Reserved Note: This bit is valid only if CMPCTL[SHDWAMODE] = 0.
9	SHDWBFULL	R	0h	Counter-compare B [CMPB] Shadow Register Full Status Flag This bit self clears once a loadstrobe occurs. 0: CMPB shadow FIFO not full yet 1: Indicates the CMPB shadow FIFO is full a CPU write will overwrite current shadow value
8	SHDWAFULL	R	0h	Counter-compare A [CMPA] Shadow Register Full Status Flag The flag bit is set when a 32-bit write to CMPA:CMPAHR register or a 16-bit write to CMPA register is made. A 16-bit write to CMPAHR register will not effect the flag. This bit self clears once a load-strobe occurs. 0: CMPA shadow FIFO not full yet 1: Indicates the CMPA shadow FIFO is full, a CPU write will overwrite the current shadow value
7	RESERVED_2	R	0h	Reserved

Table 3-313. EPWM_CMPCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	SHDWBMODE	R/W	0h	Counter-compare B [CMPB] Register Operating Mode 0:Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1:Immediate mode. Only the active compare B register is used. All writes and reads directly access the active register for immediate compare action
5	RESERVED_1	R	0h	Reserved
4	SHDWAMODE	R/W	0h	Counter-compare A [CMPA] Register Operating Mode 0:Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1:Immediate mode. Only the active compare register is used. All writes and reads directly access the active register for immediate compare action
3:2	LOADBMODE	R/W	0h	Active Counter-Compare B [CMPB] Load From Shadow Select Mode This bit has no effect in immediate mode [CMPCTL[SHDWBMODE] = 1]. 00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Freeze [no loads possible]
1:0	LOADAMODE	R/W	0h	Active Counter-Compare A [CMPA] Load From Shadow Select Mode This bit has no effect in immediate mode [CMPCTL[SHDWAMODE] = 1]. 00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Freeze [no loads possible]

3.8.2.9 EPWM_CMPCTL2 Register

3.8.2.9.1 EPWM_CMPCTL2 Register (Offset = 12h) [reset = 0h]

Counter Compare Control Register 2

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-151. EPWM_CMPCTL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_3		LOADDSYNC		LOADCSYNC		RESERVED_2	
R		R/W		R/W		R	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED_2	SHDWDMODE	RESERVED_1	SHDWCMODE	LOADDMODE		LOADCMODE	
R	R/W	R	R/W	R/W		R/W	
0h	0h	0h	0h	0h		0h	

Table 3-314. EPWM_CMPCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	RESERVED_3	R	0h	Reserved
13:12	LOADDSYNC	R/W	0h	Shadow to Active CMPD Register Load on SYNC event 00:Shadow to Active Load of CMPD occurs according to LOADDMODE 01:Shadow to Active Load of CMPD occurs both according to LOADDMODE bits and when SYNC occurs 10:Shadow to Active Load of CMPD occurs only when a SYNC is received 11:Reserved Note: This bit is valid only if CMPCTL2[SHDWDMODE] = 0.
11:10	LOADCSYNC	R/W	0h	Shadow to Active CMPC Register Load on SYNC event 00:Shadow to Active Load of CMPC occurs according to LOADCMODE 01:Shadow to Active Load of CMPC occurs both according to LOADCMODE bits and when SYNC occurs 10:Shadow to Active Load of CMPC occurs only when a SYNC is received 11:Reserved Note: This bit is valid only if CMPCTL2[SHDWCMODE] = 0.
9:7	RESERVED_2	R	0h	Reserved
6	SHDWDMODE	R/W	0h	Counter-Compare D Register Operating Mode 0:Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1:Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action.
5	RESERVED_1	R	0h	Reserved
4	SHDWCMODE	R/W	0h	Counter-Compare C Register Operating Mode 0:Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1:Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action.

Table 3-314. EPWM_CMPCTL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:2	LOADDMODE	R/W	0h	Active Counter-Compare D [CMPD] Load from Shadow Select Mode 00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Freeze [no loads possible] Note: Has no effect in Immediate mode.
1:0	LOADCMODE	R/W	0h	Active Counter-Compare C [CMPC] Load from Shadow Select Mode 00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Freeze [no loads possible] Note: Has no effect in Immediate mode.

3.8.2.10 EPWM_DBCTL Register

3.8.2.10.1 EPWM_DBCTL Register (Offset = 18h) [reset = 0h]

Dead-Band Generator Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-152. EPWM_DBCTL Name Register

15		14		13		12		11		10		9		8	
HALFCYCLE		DEDB_MODE		OUTSWAP		SHDWDBFED MODE		SHDWDBRED MODE		LOADFEDMODE					
R/W		R/W		R/W		R/W		R/W		R/W		R/W			
0h		0h		0h		0h		0h		0h		0h			
7		6		5		4		3		2		1		0	
LOADREDMODE		IN_MODE		POLSEL		OUT_MODE									
R/W		R/W		R/W		R/W		R/W		R/W		R/W		R/W	
0h		0h		0h		0h		0h		0h		0h		0h	

Table 3-315. EPWM_DBCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	HALFCYCLE	R/W	0h	Half Cycle Clocking Enable Bit 0: Full cycle clocking enabled. The dead-band counters are clocked at the TBCLK rate. 1: Half cycle clocking enabled. The dead-band counters are clocked at TBCLK*2.
14	DEDB_MODE	R/W	0h	Dead Band Dual-Edge B Mode Control [S8 switch] 0: Rising edge delay applied to InA/InB as selected by S4 switch [IN-MODE bits] on A signal path only. Falling edge delay applied to InA/InB as selected by S5 switch [INMODE bits] on B signal path only. 1: Rising edge delay and falling edge delay applied to source selected by S4 switch [INMODE bits] and output to B signal path only. Note: When this bit is set to 1, user should always either set OUT_MODE bits such that Apath = InA OR OUTSWAP bits such that OutA=Bpath otherwise, OutA will be invalid.
13:12	OUTSWAP	R/W	0h	Dead Band Output Swap Control Bit 13 controls the S6 switch and bit 12 controls the S7 switch. 00: OutA and OutB signals are as defined by OUT-MODE bits. 01: OutA = A-path as defined by OUT-MODE bits. OutB = A-path as defined by OUT-MODE bits [rising edge delay or delay-bypassed A signal path]. 10: OutA = B-path as defined by OUT-MODE bits [falling edge delay or delay-bypassed B signal path]. OutB = B-path as defined by OUT-MODE bits. 11: OutA = B-path as defined by OUT-MODE bits [falling edge delay or delay-bypassed B signal path]. OutB = A-path as defined by OUT-MODE bits [rising edge delay or delay-bypassed A signal path].
11	SHDWDBFEDMODE	R/W	0h	FED Dead-Band Load Mode 0: Immediate mode. Only the active DBFED register is used. All writes/reads via the CPU directly access the active register for immediate "FED dead-band action." 1: Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode [for compatibility with legacy].

Table 3-315. EPWM_DBCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	SHDWDBREDMODE	R/W	0h	RED Dead-Band Load Mode 0:Immediate mode. Only the active DBRED register is used. All writes/reads via the CPU directly access the active register for immediate "RED dead-band action." 1:Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode [for compatibility with legacy].
9:8	LOADFEDMODE	R/W	0h	Active DBFED Load from Shadow Select Mode 00:Load on Counter = 0 [CNT_eq] 01:Load on Counter = Period [PRD_eq] 10:Load on either Counter = 0, or Counter = Period 11:Freeze [no loads possible] Note: has no effect in Immediate mode.
7:6	LOADREDMODE	R/W	0h	Active DBRED Load from Shadow Select Mode 00:Load on Counter = 0 [CNT_eq] 01:Load on Counter = Period [PRD_eq] 10:Load on either Counter = 0, or Counter = Period 11:Freeze [no loads possible] Note: has no effect in Immediate mode.
5:4	IN_MODE	R/W	0h	Dead-Band Input Mode Control Bit 5 controls the S5 switch and bit 4 controls the S4 switch shown. This allows you to select the input source to the falling-edge and rising-edge delay. To produce classical dead-band waveforms the default is EPWMxA In is the source for both falling and rising-edge delays. 00:EPWMxA In [from the action-qualifier] is the source for both falling-edge and rising-edge delay. 01:EPWMxB In [from the action-qualifier] is the source for rising-edge delayed signal. EPWMxA In [from the action-qualifier] is the source for falling-edge delayed signal. 10:EPWMxA In [from the action-qualifier] is the source for rising-edge delayed signal. EPWMxB In [from the action-qualifier] is the source for falling-edge delayed signal. 11:EPWMxB In [from the action-qualifier] is the source for both rising-edge delay and falling-edge delayed signal.
3:2	POLSEL	R/W	0h	Polarity Select Control Bit 3 controls the S3 switch and bit 2 controls the S2 switch. This allows you to selectively invert one of the delayed signals before it is sent out of the dead-band submodule. The following descriptions correspond to classical upper/lower switch control as found in one leg of a digital motor control inverter. These assume that DBCTL[OUT_MODE] = 2'b11 and DBCTL[IN_MODE] = 0x0. Other enhanced modes are also possible, but not regarded as typical usage modes. 00:Active high [AH] mode. Neither EPWMxA nor EPWMxB is inverted [default]. 01:Active low complementary [ALC] mode. EPWMxA is inverted. 10:Active high complementary [AHC]. EPWMxB is inverted. 11:Active low [AL] mode. Both EPWMxA and EPWMxB are inverted.
1:0	OUT_MODE	R/W	0h	Dead-Band Output Mode Control Bit 1 controls the S1 switch and bit 0 controls the S0 switch. 00:DBM is fully disabled or by-passed. In this mode the POLSEL and IN-MODE bits have no effect. 01:Apath = InA [delay is by-passed for A signal path] Bpath = FED [Falling Edge Delay in B signal path] 10:Apath = RED [Rising Edge Delay in A signal path] Bpath = InB [delay is by-passed for B signal path] 11:DBM is fully enabled [i.e. both RED and FED active]

3.8.2.11 EPWM_DBCTL2 Register

3.8.2.11.1 EPWM_DBCTL2 Register (Offset = 1Ah) [reset = 0h]

Dead-Band Generator Control Register 2

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-153. EPWM_DBCTL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1					SHDWDBCTLM ODE	LOADDBCTLMODE	
R					R/W	R/W	
0h					0h	0h	

Table 3-316. EPWM_DBCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:3	RESERVED_1	R	0h	Reserved
2	SHDWDBCTLMODE	R/W	0h	DBCTL Load Mode 0: Immediate mode - only the Active DBCTL register is used. All writes/reads via the CPU directly access the Active register. 1: Shadow mode - All writes and reads to bits [5:0] of the DBCTL register are shadowed. All other bits still access the active register.
1:0	LOADDBCTLMODE	R/W	0h	Active DBCTL Load from Shadow Select Mode 00: Load on Counter = 0 [CNT_eq] 01: Load on Counter = Period [PRD_eq] 10: Load on either Counter = 0, or Counter = Period 11: Freeze [no loads possible] Note: has no effect in Immediate mode

3.8.2.12 EPWM_AQCTL Register

3.8.2.12.1 EPWM_AQCTL Register (Offset = 20h) [reset = 0h]

Action Qualifier Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-154. EPWM_AQCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_3				LDAQBSYNC		LDAQASYNC	
R				R/W		R/W	
0h				0h		0h	
7	6	5	4	3	2	1	0
RESERVED_2	SHDWAQBMODE	RESERVED_1	SHDWAQAMODE	LDAQBMODE		LDAQAMODE	
R	R/W	R	R/W	R/W		R/W	
0h	0h	0h	0h	0h		0h	

Table 3-317. EPWM_AQCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_3	R	0h	Reserved
11:10	LDAQBSYNC	R/W	0h	Shadow to Active AQCTLB Register Load on SYNC event 00:Shadow to Active Load of AQCTLB occurs according to LDAQBMODE 01:Shadow to Active Load of AQCTLB occurs both according to LDAQBMODE bits and when SYNC occurs. 10:Shadow to Active Load of AQCTLB occurs only when a SYNC is received. 11:Reserved Note: This bit is valid only if AQCTL[SHDWAQBMODE] = 1.
9:8	LDAQASYNC	R/W	0h	Shadow to Active AQCTLA Register Load on SYNC event 00:Shadow to Active Load of AQCTLA occurs according to LDAQAMODE 01:Shadow to Active Load of AQCTLA occurs both according to LDAQAMODE bits and when SYNC occurs. 10:Shadow to Active Load of AQCTLA occurs only when a SYNC is received. 11:Reserved Note: This bit is valid only if AQCTL[SHDWAQAMODE] = 1.
7	RESERVED_2	R	0h	Reserved
6	SHDWAQBMODE	R/W	0h	Action Qualifier B Register operating mode 1:Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0:Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register.
5	RESERVED_1	R	0h	Reserved
4	SHDWAQAMODE	R/W	0h	Action Qualifier A Register operating mode 1:Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0:Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register.
3:2	LDAQBMODE	R/W	0h	Active Action Qualifier B Load from Shadow Select Mode 00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Freeze [no loads possible] Note: has no effect in Immediate mode.

Table 3-317. EPWM_AQCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	LDAQAMODE	R/W	0h	Active Action Qualifier A Load from Shadow Select Mode 00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Freeze [no loads possible] Note: has no effect in Immediate mode.

3.8.2.13 EPWM_AQTSRCSEL Register

3.8.2.13.1 EPWM_AQTSRCSEL Register (Offset = 22h) [reset = 0h]

Action Qualifier Trigger Event Source Select Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-155. EPWM_AQTSRCSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
T2SEL				T1SEL			
R/W				R/W			
0h				0h			

Table 3-318. EPWM_AQTSRCSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:4	T2SEL	R/W	0h	T2 Event Source Select Bits 0000 DCAEVT1 0001 DCAEVT2 0010 DCBEVT1 0011 DCBEVT2 0100 TZ1 0101 TZ2 0110 TZ3 0111 EPWMxSYNCl 1000 DCEVTFILT Others: Reserved
3:0	T1SEL	R/W	0h	T1 Event Source Select Bits 0000 DCAEVT1 0001 DCAEVT2 0010 DCBEVT1 0011 DCBEVT2 0100 TZ1 0101 TZ2 0110 TZ3 0111 EPWMxSYNCl 1000 DCEVTFILT Others: Reserved

3.8.2.14 EPWM_PCCTL Register

3.8.2.14.1 EPWM_PCCTL Register (Offset = 28h) [reset = 0h]

PWM Chopper Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-156. EPWM_PCCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CHPDUTY	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CHPFREQ			OSHTWTH			CHPEN	
R/W			R/W			R/W	
0h			0h			0h	

Table 3-319. EPWM_PCCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10:8	CHPDUTY	R/W	0h	Chopping Clock Duty Cycle 000:Duty = 1/8 [12.5%] 001:Duty = 2/8 [25.0%] 010:Duty = 3/8 [37.5%] 011:Duty = 4/8 [50.0%] 100:Duty = 5/8 [62.5%] 101:Duty = 6/8 [75.0%] 110:Duty = 7/8 [87.5%] 111:Reserved
7:5	CHPFREQ	R/W	0h	Chopping Clock Frequency 000:Divide by 1 [no prescale, = 12.5 MHz at 100 MHz TBCLK] 001:Divide by 2 [6.25 MHz at 100 MHz TBCLK] 010:Divide by 3 [4.16 MHz at 100 MHz TBCLK] 011:Divide by 4 [3.12 MHz at 100 MHz TBCLK] 100:Divide by 5 [2.50 MHz at 100 MHz TBCLK] 101:Divide by 6 [2.08 MHz at 100 MHz TBCLK] 110:Divide by 7 [1.78 MHz at 100 MHz TBCLK] 111:Divide by 8 [1.56 MHz at 100 MHz TBCLK]
4:1	OSHTWTH	R/W	0h	One-Shot Pulse Width 0000 1 x EPWMCLK / 8 wide [= 80 ns at 100 MHz EPWMCLK] 0001 2 x EPWMCLK / 8 wide [= 160 ns at 100 MHz EPWMCLK] 0010 3 x EPWMCLK / 8 wide [= 240 ns at 100 MHz EPWMCLK] 0011 4 x EPWMCLK / 8 wide [= 320 ns at 100 MHz EPWMCLK] 0100 5 x EPWMCLK / 8 wide [= 400 ns at 100 MHz EPWMCLK] 0101 6 x EPWMCLK / 8 wide [= 480 ns at 100 MHz EPWMCLK] 0110 7 x EPWMCLK / 8 wide [= 560 ns at 100 MHz EPWMCLK] 0111 8 x EPWMCLK / 8 wide [= 640 ns at 100 MHz EPWMCLK] 1000 9 x EPWMCLK / 8 wide [= 720 ns at 100 MHz EPWMCLK] 1001 10 x EPWMCLK / 8 wide [= 800 ns at 100 MHz EPWMCLK] 1010 11 x EPWMCLK / 8 wide [= 880 ns at 100 MHz EPWMCLK] 1011 12 x EPWMCLK / 8 wide [= 960 ns at 100 MHz EPWMCLK] 1100 13 x EPWMCLK / 8 wide [= 1040ns at 100 MHz EPWMCLK] 1101 14 x EPWMCLK / 8 wide [= 1120ns at 100 MHz EPWMCLK] 1110 15 x EPWMCLK / 8 wide [= 1200ns at 100 MHz EPWMCLK] 1111 16 x EPWMCLK / 8 wide [= 1280ns at 100 MHz EPWMCLK]

Table 3-319. EPWM_PCCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	CHPEN	R/W	0h	PWM-Chopping Enable 0:Disable [bypass] PWM chopping function 1:Enable chopping function

3.8.2.15 EPWM_VCAPCTL Register

3.8.2.15.1 EPWM_VCAPCTL Register (Offset = 30h) [reset = 0h]

Valley Capture Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-157. EPWM_VCAPCTL Name Register

15		14		13		12		11		10		9		8	
RESERVED_2										EDGEFILTDLYSEL		VDELAYDIV			
R										R/W		R/W			
0h										0h		0h			
7		6		5		4		3		2		1		0	
VDELAYDIV		RESERVED_1				TRIGSEL				VCAPSTART		VCAPE			
R/W		R				R/W				R/W1TS		R/W			
0h		0h				0h				0h		0h			

Table 3-320. EPWM_VCAPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_2	R	0h	Reserved
10	EDGEFILTDLYSEL	R/W	0h	Valley Switching Mode Delay Selection 0:No delay applied to the edge filter output 1:HWDELAYVAL delay applied to the edge filter output
9:7	VDELAYDIV	R/W	0h	Valley Delay Mode Divide Enable 000:HWVDELVAL = SWVDELVAL 001:HWVDELVAL = VCNTVAL+SWVDELVAL 010:HWVDELVAL = VCNTVAL>>1+SWVDELVAL 011:HWVDELVAL = VCNTVAL>>2+SWVDELVAL 100:HWVDELVAL = VCNTVAL>>3+SWVDELVAL 101:HWVDELVAL = VCNTVAL>>4+SWVDELVAL Note: Delay value between the consecutive edge captures can optionally be divided by using these bits.
6:5	RESERVED_1	R	0h	Reserved
4:2	TRIGSEL	R/W	0h	Status of Numbered of Captured Events 000:Capture sequence is triggered by software via writes to VCAPCTL[VCAPSTART]. 001:Capture sequence is triggered by CNT_zero event. 010:Capture sequence is triggered by PRD_eq event. 011:Capture sequence is triggered by CNT_zero or PRD_eq event. 100:Capture sequence is triggered by DCAEVT1 event. 101:Capture sequence is triggered by DCAEVT2 event. 110:Capture sequence is triggered by DCBEVT1 event. 111:Capture sequence is triggered by DCBEVT2 event. Note: Valley capture sequence triggered by the selected event in this register field. Once the chosen event occurs the capture sequence is armed. Event captures occur based of the event chosen in DCFCTL[SRCSEL] register. Note: Same event may not be chosen in both DCFCTL[SRCSEL] and VCAPCTL[TRIGSEL] registers. Note: Once the chosen event in VCAPCTL[TRIGSEL] occurs, irrespective of the current capture status, capture sequence is retrIGGERED.
1	VCAPSTART	R/W1TS	0h	Valley Capture Start 0:Writing a 0 has no effect 1:Trigger the capture sequence once if VCAPCTL[TRIGSEL]=0x0 Note: This bit is used to start valley capture sequence through software. VCAPCTL[TRIGSEL] has to be chosen for software trigger for this bit to have any effect. Writing of 1 will result in one capture sequence trigger.

Table 3-320. EPWM_VCAPCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	VCAPE	R/W	0h	Valley Capture Enable/Disable 0:Disabled 1:Enabled

3.8.2.16 EPWM_VCNTCFG Register

3.8.2.16.1 EPWM_VCNTCFG Register (Offset = 32h) [reset = 0h]

Valley Counter Config Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-158. EPWM_VCNTCFG Name Register

15	14	13	12	11	10	9	8
STOPEDGESTS	RESERVED_2			STOPEDGE			
R	R			R/W			
0h	0h			0h			
7	6	5	4	3	2	1	0
STARTEDGESTS	RESERVED_1			STARTEDGE			
R	R			R/W			
0h	0h			0h			

Table 3-321. EPWM_VCNTCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	STOPEDGESTS	R	0h	Stop Edge Status Bit 0:Stop edge has not occurred 1:Stop edge occurred Note: This bit is set only after the trigger sequence is armed [upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]] and STOPEDGE occurs. Note:This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL]
14:12	RESERVED_2	R	0h	Reserved
11:8	STOPEDGE	R/W	0h	Counter Stop Edge Selection Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would stop counting upon the occurrence of chosen number of events thorough this bit field. Stop counting on occurrence of: 0000 Do not stop 0001 1st edge 0010 2nd edge 0011 3rd edge ... 1111 15th edge
7	STARTEDGESTS	R	0h	Start Edge Status Bit 0:Start edge has not occurred 1:Start edge occurred Note: This bit is set only after the trigger sequence is armed [upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]] and STARTEDGE occurs. Note:This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL]
6:4	RESERVED_1	R	0h	Reserved

Table 3-321. EPWM_VCNTCFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	STARTEDGE	R/W	0h	Counter Start Edge Selection Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would start counting upon the occurrence of chosen number of events thorough this bit field. Start counting on occurrence of 0000 Do not start 0001 1st edge 0010 2nd edge 0011 3rd edge ... 1111 15th edge

3.8.2.17 EPWM_HRCNFG Register

3.8.2.17.1 EPWM_HRCNFG Register (Offset = 40h) [reset = 0h]

HRPWM Configuration Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-159. EPWM_HRCNFG Name Register

15		14		13		12		11		10		9		8	
LINESEL				RESERVED_1		HRLOADB				CTLMODEB		EDGMODEB			
R/W				R		R/W				R/W		R/W			
0h				0h		0h				0h		0h			
7		6		5		4		3		2		1		0	
SWAPAB		AUTOCONV		SELOUTB		HRLOAD				CTLMODE		EDGMODE			
R/W		R/W		R/W		R/W				R/W		R/W			
0h		0h		0h		0h				0h		0h			

Table 3-322. EPWM_HRCNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	LINESEL	R/W	0h	Delay Line Selection Bits: Selects which of the 4 delay lines for a particular EPWM/EPWM module to send to CALIN for calibration.
13	RESERVED_1	R	0h	Reserved
12:11	HRLOADB	R/W	0h	Shadow Mode Bit Selects the time event that loads the CMPBHR shadow value into the active register. 00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Load on CMPB_EQ [Translator Event CMPB-3]
10	CTLMODEB	R/W	0h	Control Mode Bits Selects the register [CMP/TBPRD or TBPHS] that controls the MEP: 0: CMPBHR[8] or TBPRDHR[8] Register controls the edge position [i.e., this is duty or period control mode]. [Default on Reset] 1: TBPHSHR[8] Register controls the edge position [i.e., this is phase control mode].
9:8	EDGMODEB	R/W	0h	Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position [MEP] logic: 00: HRPWM capability is disabled [default on reset] 01: MEP control of rising edge [CMPBHR] 10: MEP control of falling edge [CMPBHR] 11: MEP control of both edges [TBPHSHR or TBPRDHR]
7	SWAPAB	R/W	0h	Swap EPWM A & B Output Signals This bit enables the swapping of the A & B signal outputs. The selection is as follows: 0: EPWMxA and EPWMxB outputs are unchanged. 1: EPWMxA signal appears on EPWMxB output and EPWMxB signal appears on EPWMxA output.

Table 3-322. EPWM_HRCNFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	AUTOCONV	R/W	0h	<p>Auto Convert Delay Line Value</p> <p>Selects whether the fractional duty cycle/period/phase in the CMPAHR/TBPRDHR/TBPHSHR register is automatically scaled by the MEP scale factor in the HRMSTEP register or manually scaled by calculations in application software. The SFO library function automatically updates the HRMSTEP register with the appropriate MEP scale factor.</p> <p>0:Automatic HRMSTEP scaling is disabled. 1:Automatic HRMSTEP scaling is enabled.</p> <p>If application software is manually scaling the fractional duty cycle, or phase [i.e. software sets CMPAHR = [fraction[PWMduty * PWMperiod] * MEP Scale Factor]<<8 + 0x080 for duty cycle], then this mode must be disabled.</p>
5	SELOUTB	R/W	0h	<p>EPWMxB Output Select Bit</p> <p>This bit selects which signal is output on the EPWMxB channel output.</p> <p>The inversion will take the high resolution mode into account and the inverted signal will contain any high resolution modification. The inversion takes place as the last step in modifying the EPWMxB signal.</p> <p>0:EPWMxB output is normal. 1:EPWMxB output is inverted version of EPWMxA signal.</p>
4:3	HRLOAD	R/W	0h	<p>Shadow Mode Bit</p> <p>Selects the time event that loads the CMPAHR shadow value into the active register.</p> <p>00:Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01:Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10:Load on either CTR = Zero or CTR = PRD 11:Load on CMPA_EQ [Translator Event CMPA-3]</p>
2	CTLMODE	R/W	0h	<p>Control Mode Bits</p> <p>Selects the register [CMP/TBPRD or TBPHS] that controls the MEP: 0:CMPAHR[8] or TBPRDHR[8] Register controls the edge position [i.e., this is duty or period control mode]. [Default on Reset] 1:TBPHSHR[8] Register controls the edge position [i.e., this is phase control mode].</p>
1:0	EDGMODE	R/W	0h	<p>Edge Mode Bits</p> <p>Selects the edge of the PWM that is controlled by the micro-edge position [MEP] logic:</p> <p>00:HRPWM capability is disabled [default on reset] 01:MEP control of rising edge [CMPAHR] 10:MEP control of falling edge [CMPAHR] 11:MEP control of both edges [TBPHSHR or TBPRDHR]</p>

3.8.2.18 EPWM_HRCNFG2 Register

3.8.2.18.1 EPWM_HRCNFG2 Register (Offset = 4Eh) [reset = 0h]

HRPWM Configuration 2 Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-160. EPWM_HRCNFG2 Name Register

15		14		13		12		11		10		9		8																	
NOBYPASS		DELLOADFRC		RESERVED_1																											
R/W		R/W1TS		R																											
0h		0h		0h																											
7				6				5				4				3				2				1				0			
RESERVED_1				CTLMODEDBFED				CTLMODEDBRED				EDGMODEDB																			
R				R/W				R/W				R/W																			
0h				0h				0h				0h																			

Table 3-323. EPWM_HRCNFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	NOBYPASS	R/W	0h	No Bypass Delay Line Update Bit: For internal test purposes, this bit disables the 1 SYSCLK cycle bypass before delay line is updated.
14	DELLOADFRC	R/W1TS	0h	Delay Line Load Software Force: For internal test purposes, software force generates a pulse which forces a delay line update [similar to PRD_eq/CNT_zero strobe].
13:6	RESERVED_1	R	0h	Reserved
5:4	CTLMODEDBFED	R/W	0h	Shadow Mode Bit - selection should match DBCTL[LOADFEDMODE] Selects the time event that loads the DBFEDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01 Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10 Load on either CTR = Zero or CTR = PRD 11 Reserved
3:2	CTLMODEDBRED	R/W	0h	Shadow Mode Bit - selection should match DBCTL[LOADREDMODE] Selects the time event that loads the DBREDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero [TBCTR = 0x0000] 01 Load on CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 10 Load on either CTR = Zero or CTR = PRD 11 Reserved
1:0	EDGMODEDB	R/W	0h	Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position [MEP] logic: 00 HRPWM capability is disabled [default on reset] 01 MEP control of rising edge [DBREDHR] 10 MEP control of falling edge [DBFEDHR] 11 MEP control of both edges [rising edge of DBREDHR or falling edge of DBFEDHR]

3.8.2.19 EPWM_HRPCTL Register

3.8.2.19.1 EPWM_HRPCTL Register (Offset = 5Ah) [reset = 0h]

High Resolution Period Control Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-161. EPWM_HRPCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	PWMSYNCSSELX			HRPSYNCE	TBPHSHRLOADE	PWMSYNCSSEL	HRPE
R	R/W			R/W	R/W	R/W	R/W
0h	0h			0h	0h	0h	0h

Table 3-324. EPWM_HRPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:7	RESERVED_1	R	0h	Reserved
6:4	PWMSYNCSSELX	R/W	0h	Extended selection bits for EPWMSYNCPER 000:EPWMSYNCPER is defined by PWMSYNCSSEL - > default condition [compatible with previous EPWM versions] 001:Reserved 010:Reserved 011:Reserved 100:CTR = CMPC, Count direction Up 101:CTR = CMPC, Count direction Down 110:CTR = CMPD, Count direction Up 111:CTR = CMPD, Count direction Down
3	HRPSYNCE	R/W	0h	SYNC Enable Bit [TRSYNCE]/High Resolution Period SYNC Enable Bit [HRPSYNCE]
2	TBPHSHRLOADE	R/W	0h	TBPHSHR Load Enable This bit allows you to synchronize EPWM modules with a high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event. This allows for multiple EPWM modules operating at the same frequency to be phase aligned with high-resolution. 0:Disables synchronization of high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event: 1:Synchronize the high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital comparator synchronization event. The phase is synchronized using the contents of the high-resolution phase TBPHSHR register. The TBCTL[PHSEN] bit which enables the loading of the TBCTR register with TBPHS register value on a SYNCIN or TBCTL[SWFSYNC] event works independently. However, users need to enable this bit also if they want to control phase in conjunction with the high-resolution period feature. This bit and the TBCTL[PHSEN] bit must be set to 1 when high-resolution period is enabled for up-down count mode even if TBPHSHR = 0x0000. This bit does not need to be set when only high-resolution duty is enabled.
1	PWMSYNCSSEL	R/W	0h	PWMSYNC Source Select Bit: This bit selects the source for the EPWMSYNCPER signal that goes to the CMPSS and GPDAC: 0 CTR = PRD: Time-base counter equal to period [TBCTR = TBPRD] 1 CTR = zero: Time-base counter equal to zero [TBCTR = 0x00]

Table 3-324. EPWM_HRPCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	HRPE	R/W	0h	High Resolution Period Enable Bit 0:High resolution period feature disabled. In this mode the EPWM behaves as a Type 0 EPWM. 1:High resolution period enabled. In this mode the HRPWM module can control high-resolution of both the duty and frequency. When high-resolution period is enabled, TBCTL[CTRMODE] = 2'b01 [down-count mode] is not supported.

3.8.2.20 EPWM_TRREM Register

3.8.2.20.1 EPWM_TRREM Register (Offset = 5Ch) [reset = 0h]

HRPWM High Resolution Remainder Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-162. EPWM_TRREM Name Register

15	14	13	12	11	10	9	8
RESERVED_1						TRREM	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
TRREM							
R/W							
0h							

Table 3-325. EPWM_TRREM Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10:0	TRREM	R/W	0h	HRPWM Remainder Bits: This 11-bit value keeps track of the remainder portion of the HRPWM algorithm calculations. This value keeps track of the remainder portion of the HRPWM hardware calculations. Notes: 1. The lower 8-bits of the TRREM register can be automatically initialized with the TBPHSHR value on a SYNCIN or TBCTL[SWFSYNC] event or DC event [if enabled]. The user can also write a value with the CPU. 2. Priority of TRREM register updates: Sync [software or hardware] TBPHSHR copied to TRREM : Highest Priority HRPWM Hardware [updates TRREM register]: Next priority CPU Write To TRREM Register: Lowest Priority 3. Bit 10 of TRREM register is not used in asymmetrical mode. This bit can be forced to zero. TRREM will be initialized to 0x0 and 0x100 in Up and Up-down modes respectively. Asymmetrical Mode: TRREM[7:0] = TBPHSHR[15:8] TRREM[10,9,8] = 3'b000 Symmetrical Mode: TRREM[7:0] = TBPHSHR[15:8] TRREM[10,9,8] = 3'b001

3.8.2.21 EPWM_GLDCTL Register

3.8.2.21.1 EPWM_GLDCTL Register (Offset = 68h) [reset = 0h]

Global PWM Load Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-163. EPWM_GLDCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_2			GLDCNT			GLDPRD	
R			R			R/W	
0h			0h			0h	
7	6	5	4	3	2	1	0
GLDPRD	RESERVED_1	OSHTMODE	GLDMODE			GLD	
R/W	R	R/W	R/W			R/W	
0h	0h	0h	0h			0h	

Table 3-326. EPWM_GLDCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12:10	GLDCNT	R	0h	Global Load Strobe Counter Register These bits indicate how many selected events have occurred: 000:No events 001:1 event 010:2 events 011:3 events 100:4 events 101:5 events 110:6 events 111:7 events
9:7	GLDPRD	R/W	0h	Global Load Strobe Period Select Register These bits select how many selected events need to occur before a load strobe is generated 000:Disable counter 001:Generate strobe on GLDCNT = 001 [1st event] 010:Generate strobe on GLDCNT = 010 [2nd event] 011:Generate strobe on GLDCNT = 011 [3rd event] 100:Generate strobe on GLDCNT = 011 [4th event] 101:Generate strobe on GLDCNT = 001 [5th event] 110:Generate strobe on GLDCNT = 010 [6th event] 111:Generate strobe on GLDCNT = 011 [7th event]
6	RESERVED_1	R	0h	Reserved
5	OSHTMODE	R/W	0h	One Shot Load Mode Control Bit 0:One shot load mode is disabled and shadow to active loading happens continuously on all the chosen load strobes. 1:One shot mode is active. All load strobes are blocked until GLDCTL2[OSHTLD] is written with 1. Note: One Shot mode can only be used with global shadow to active load mode enabled [GLDCTL[GLD]=1]

Table 3-326. EPWM_GLDCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:1	GLDMODE	R/W	0h	Global Load Pulse selection for Shadow to Active Mode Reloads 0000 Load on Counter = 0 [CNT_ZRO] 0001 Load on Counter = Period [PRD_EQ] 0010 Load on either Counter = 0, or Counter = Period 0011 Load on SYNCEVT - this is logical OR of DCAEVT1.sync, DCBEVT1.sync, EPWMxSYNCl and TBCTL[SWFSYNC] 0100 Load on SYNCEVT or CNT_ZRO 0101 Load on SYNCEVT or PRD_EQ 0110 Load on SYNCEVT or CNT_ZRO or PRD_EQ 1000 Load on Counter = CMPCU [CMPC_EQ counter incrementing] 1001 Load on Counter = CMPCD [CMPC_EQ counter decrementing] 1010 Load on Counter = CMPDU [CMPD_EQ counter incrementing] 1011 Load on Counter = CMPDD [CMPD_EQ counter decrementing] 1100 Reserved ... 1110 Reserved 1111 Load on GLDCTL2[GFRCLD] write
0	GLD	R/W	0h	Global Shadow to Active Load Event Control 0:Shadow to active reload for all shadowed registers happens as per the individual reload control bits specified [Compatible with previous EPWM versions]. 1:When set, all the shadow to active reload events are defined by GLDMODE bits in GLDCTL register. All the shadow registers use same reload pulse from shadow to active reloading. Individual LOADMODE bits are ignored.

3.8.2.22 EPWM_GLDCFG Register

3.8.2.22.1 EPWM_GLDCFG Register (Offset = 6Ah) [reset = 0h]

Global PWM Load Config Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-164. EPWM_GLDCFG Name Register

15		14		13		12		11		10		9		8	
RESERVED_1										AQCSFRC	AQCTLB_AQCTLB2	AQCTLA_AQCTLA2			
R										R/W	R/W	R/W			
0h										0h	0h	0h			
7		6		5		4		3		2		1		0	
DBCTL	DBFED_DBFEDHR	DBRED_DBREDHR	CMPD		CMPC		CMPB_CMPBR		CMPA_CMPAHR		TBPRD_TBPRDHR				
R/W	R/W	R/W	R/W		R/W		R/W		R/W		R/W				
0h	0h	0h	0h		0h		0h		0h		0h				

Table 3-327. EPWM_GLDCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	AQCSFRC	R/W	0h	Global load event configuration for AQCSFRC 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
9	AQCTLB_AQCTLB2	R/W	0h	Global load event configuration for AQCTLB_AQCTLB2 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
8	AQCTLA_AQCTLA2	R/W	0h	Global load event configuration for AQCTLA_AQCTLA2 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
7	DBCTL	R/W	0h	Global load event configuration for DBCTL 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
6	DBFED_DBFEDHR	R/W	0h	Global load event configuration for DBFED_DBFEDHR 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
5	DBRED_DBREDHR	R/W	0h	Global load event configuration for DBRED_DBREDHR 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
4	CMPD	R/W	0h	Global load event configuration for CMPD 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1

Table 3-327. EPWM_GLD_CFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	CMPC	R/W	0h	Global load event configuration for CMPC 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
2	CMPB_CMPBHR	R/W	0h	Global load event configuration for CMPB_CMPBHR 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
1	CMPA_CMPAHR	R/W	0h	Global load event configuration for CMPA_CMPAHR 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1
0	TBPRD_TBPRDHR	R/W	0h	Global load event configuration for TBPRD_TBPRDHR 0:Registers use local reload configuration even if GLDCTL[GLD]=1 [reload is compatible with previous EPWMs] 1:Registers use global load configuration if this bit is set and GLDCTL[GLD]=1

3.8.2.23 EPWM_EPWMXLINK Register

3.8.2.23.1 EPWM_EPWMXLINK Register (Offset = 70h) [reset = 0h]

EPWMx Link Register

This register controls which EPWMs are linked to other EPWM modules. The default reset value will vary for each module. The reset value will link each EPWM module to itself to prevent unintentional linking of modules.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-165. EPWM_EPWMXLINK Name Register

31	30	29	28	27	26	25	24
RESERVED_2	GLDCTL2LINK					CMPDLINK	
R	R/W					R/W	
0h	0h					0h	
23	22	21	20	19	18	17	16
CMPDLINK				CMPCLINK			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED_1	CMPBLINK					CMPALINK	
R	R/W					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
CMPALINK				TBPRDLINK			
R/W				R/W			
0h				0h			

Table 3-328. EPWM_EPWMXLINK Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED_2	R	0h	Reserved
30:26	GLDCTL2LINK	R/W	0h	GLDCTL2 Link Bits Writes to the GLDCTL2 registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's GLDCTL2 registers. 5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31

Table 3-328. EPWM_EPWMXLINK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
25:21	CMPDLINK	R/W	0h	CMPD Link Bits Writes to the CMPD registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's CMPD registers. 5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31
20:16	CMPCLINK	R/W	0h	CMPC Link Bits Writes to the CMPC registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's CMPC registers. 5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31
15	RESERVED_1	R	0h	Reserved
14:10	CMPBLINK	R/W	0h	CMPB_CMPBHR Link Bits Writes to the CMPB_CMPBHR registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's CMPB_CMPBHR registers. 5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31

Table 3-328. EPWM_EPWMXLINK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9:5	CMPALINK	R/W	0h	<p>CMPA_CMPAHR Link Bits</p> <p>Writes to the CMPA_CMPAHR registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's CMPA_CMPAHR registers.</p> <p>5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31</p>
4:0	TBPRDLINK	R/W	0h	<p>TBPRD_TBPRDHR Link Bits</p> <p>Writes to the TBPRD:TBPRDHR registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's TBPRD_TBPRDHR registers.</p> <p>5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31</p>

3.8.2.24 EPWM_EPWMXLINK2 Register

3.8.2.24.1 EPWM_EPWMXLINK2 Register (Offset = 74h) [reset = 0h]

EPWMx Link 2 Register

This register controls which EPWMs are linked to other EPWM modules. The default reset value will vary for each module. The reset value will link each EPWM module to itself to prevent unintentional linking of modules.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-166. EPWM_EPWMXLINK2 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1						DBFEDLINK	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
DBFEDLINK				DBREDLINK			
R/W				R/W			
0h				0h			

Table 3-329. EPWM_EPWMXLINK2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED_1	R	0h	Reserved
9:5	DBFEDLINK	R/W	0h	DBFED_DBFEDHR Link Bits Writes to the DBFED:DBFEDHR registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's DBFED_DBFEDHR registers. 5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31

Table 3-329. EPWM_EPWMLINK2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:0	DBREDLINK	R/W	0h	DBRED_DBREDHR Link Bits Writes to the DBRED:DBREDHR registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's DBRED_DBREDHR registers. 5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31

3.8.2.25 EPWM_ETEST Register

3.8.2.25.1 EPWM_ETEST Register (Offset = 7Ah) [reset = 1h]

EPWM Test Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-167. EPWM_ETEST Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							CMPFIX_OVER RIDE
R							R/W
0h							1h

Table 3-330. EPWM_ETEST Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	CMPFIX_OVERRIDE	R/W	1h	0: Bug fix overridden 1: Bug fix takes effect

3.8.2.26 EPWM_EPWMREV Register

3.8.2.26.1 EPWM_EPWMREV Register (Offset = 7Ch) [reset = 500h]

EPWM Revision Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-168. EPWM_EPWMREV Name Register

15	14	13	12	11	10	9	8
TYPE							
R							
5h							
7	6	5	4	3	2	1	0
REV							
R							
0h							

Table 3-331. EPWM_EPWMREV Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	TYPE	R	5h	EPWM Type Bits: These bits specify the EPWM type. These bits are changed if the functionality of the EPWM is changed or any feature is added or removed:
7:0	REV	R	0h	EPWM Silicon Revision Bits: These bits specify the EPWM revision. These bits are changed if any bug fixes are performed:

3.8.2.27 EPWM_HRPWMREV Register

3.8.2.27.1 EPWM_HRPWMREV Register (Offset = 7Eh) [reset = 300h]

High Resolution Revision Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-169. EPWM_HRPWMREV Name Register

15	14	13	12	11	10	9	8
TYPE							
R							
3h							
7	6	5	4	3	2	1	0
REV							
R							
0h							

Table 3-332. EPWM_HRPWMREV Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	TYPE	R	3h	HRPWM Type Bits: These bits specify the HRPWM type. These bits are changed if the functionality of the HRPWM is changed or any feature is added or removed:
7:0	REV	R	0h	HRPWM Silicon Revision Bits: These bits specify the HRPWM revision. These bits are changed if any bug fixes are performed:

3.8.2.28 EPWM_AQCTLA Register

3.8.2.28.1 EPWM_AQCTLA Register (Offset = 80h) [reset = 0h]

Action Qualifier Control Register For Output A .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-170. EPWM_AQCTLA Name Register

15	14	13	12	11	10	9	8
RESERVED_1				CBD		CBU	
R				R/W		R/W	
0h				0h		0h	
7	6	5	4	3	2	1	0
CAD		CAU		PRD		ZRO	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	

Table 3-333. EPWM_AQCTLA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:10	CBD	R/W	0h	Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.
9:8	CBU	R/W	0h	Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.
7:6	CAD	R/W	0h	Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.
5:4	CAU	R/W	0h	Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.
3:2	PRD	R/W	0h	Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.

Table 3-333. EPWM_AQCTLA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	ZRO	R/W	0h	Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.

3.8.2.29 EPWM_AQCTLA2 Register

3.8.2.29.1 EPWM_AQCTLA2 Register (Offset = 82h) [reset = 0h]

Additional Action Qualifier Control Register For Output A .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-171. EPWM_AQCTLA2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
T2D		T2U		T1D		T1U	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	

Table 3-334. EPWM_AQCTLA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:6	T2D	R/W	0h	Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.
5:4	T2U	R/W	0h	Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.
3:2	T1D	R/W	0h	Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.
1:0	T1U	R/W	0h	Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxA output low. 10:Set: force EPWMxA output high. 11:Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.

3.8.2.30 EPWM_AQCTLB Register

3.8.2.30.1 EPWM_AQCTLB Register (Offset = 84h) [reset = 0h]

Action Qualifier Control Register For Output B .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-172. EPWM_AQCTLB Name Register

15	14	13	12	11	10	9	8
RESERVED_1				CBD		CBU	
R				R/W		R/W	
0h				0h		0h	
7	6	5	4	3	2	1	0
CAD		CAU		PRD		ZRO	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	

Table 3-335. EPWM_AQCTLB Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:10	CBD	R/W	0h	Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
9:8	CBU	R/W	0h	Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
7:6	CAD	R/W	0h	Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
5:4	CAU	R/W	0h	Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
3:2	PRD	R/W	0h	Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.

Table 3-335. EPWM_AQCTLB Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	ZRO	R/W	0h	Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.

3.8.2.31 EPWM_AQCTLB2 Register

3.8.2.31.1 EPWM_AQCTLB2 Register (Offset = 86h) [reset = 0h]

Additional Action Qualifier Control Register For Output B .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-173. EPWM_AQCTLB2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
T2D		T2U		T1D		T1U	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	

Table 3-336. EPWM_AQCTLB2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:6	T2D	R/W	0h	Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
5:4	T2U	R/W	0h	Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
3:2	T1D	R/W	0h	Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
1:0	T1U	R/W	0h	Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00:Do nothing [action disabled] 01:Clear: force EPWMxB output low. 10:Set: force EPWMxB output high. 11:Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.

3.8.2.32 EPWM_QSFRC Register

3.8.2.32.1 EPWM_QSFRC Register (Offset = 8Eh) [reset = 0h]

Action Qualifier Software Force Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-174. EPWM_QSFRC Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RLDCSF		OTSFB		ACTSFB		OTSFA	ACTSFA
R/W		R/W1TS		R/W		R/W1TS	R/W
0h		0h		0h		0h	0h

Table 3-337. EPWM_QSFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:6	RLDCSF	R/W	0h	AQCSFRC Active Register Reload From Shadow Options 00:Load on event counter equals zero 01:Load on event counter equals period 10:Load on event counter equals zero or counter equals period 11:Load immediately [the active register is directly accessed by the CPU and is not loaded from the shadow register].
5	OTSFB	R/W1TS	0h	One-Time Software Forced Event on Output B 0:Writing a 0 [zero] has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete [i.e., a forced event is initiated.]. This is a one-shot forced event. It can be overridden by another subsequent event on output B. 1:Initiates a single software forced event
4:3	ACTSFB	R/W	0h	Action When One-Time Software Force B is Invoked 00:Does nothing [action disabled] 01:Clear [low] 10:Set [high] 11:Toggle [Low -> High, High -> Low] Note: This action is not qualified by counter direction [CNT_dir]
2	OTSFA	R/W1TS	0h	One-Time Software Forced Event on Output A 0:Writing a 0 [zero] has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete [i.e., a forced event is initiated]. This is a one-shot forced event. It can be overridden by another subsequent event on output A. 1:Initiates a single software forced event
1:0	ACTSFA	R/W	0h	Action When One-Time Software Force A Is Invoked 00:Does nothing [action disabled] 01:Clear [low] 10:Set [high] 11:Toggle [Low -> High, High -> Low] Note: This action is not qualified by counter direction [CNT_dir]

3.8.2.33 EPWM_AQCSFRC Register

3.8.2.33.1 EPWM_AQCSFRC Register (Offset = 92h) [reset = 0h]

Action Qualifier Continuous S/W Force Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-175. EPWM_AQCSFRC Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				CSFB		CSFA	
R				R/W		R/W	
0h				0h		0h	

Table 3-338. EPWM_AQCSFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3:2	CSFB	R/W	0h	Continuous Software Force on Output B In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. To configure shadow mode, use AQSFRC[RLDCSF]. 00:Software forcing is disabled and has no effect 01:Forces a continuous low on output B 10:Forces a continuous high on output B 11:Software forcing is disabled and has no effect
1:0	CSFA	R/W	0h	Continuous Software Force on Output A In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. 00:Software forcing is disabled and has no effect 01:Forces a continuous low on output A 10:Forces a continuous high on output A 11:Software forcing is disabled and has no effect

3.8.2.34 EPWM_DBREDHR Register

3.8.2.34.1 EPWM_DBREDHR Register (Offset = A0h) [reset = 0h]

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-176. EPWM_DBREDHR Name Register

15	14	13	12	11	10	9	8
DBREDHR							RESERVED_2
R/W							R
0h							0h
7	6	5	4	3	2	1	0
DBREDHR_DELAY							RESERVED_1
R							R
0h							0h

Table 3-339. EPWM_DBREDHR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	DBREDHR	R/W	0h	Dead Band Rising Edge Delay High Resolution Bits
8	RESERVED_2	R	0h	Reserved
7:1	DBREDHR_DELAY	R	0h	These 7-bits contain the results of OTTO calculation [if auto-conversion is enabled]
0	RESERVED_1	R	0h	Reserved

3.8.2.35 EPWM_DBRED Register

3.8.2.35.1 EPWM_DBRED Register (Offset = A2h) [reset = 0h]

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-177. EPWM_DBRED Name Register

15	14	13	12	11	10	9	8
RESERVED_1		DBRED					
R		R/W					
0h		0h					
7	6	5	4	3	2	1	0
DBRED							
R/W							
0h							

Table 3-340. EPWM_DBRED Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	RESERVED_1	R	0h	Reserved
13:0	DBRED	R/W	0h	Rising edge delay value

3.8.2.36 EPWM_DBFEDHR Register

3.8.2.36.1 EPWM_DBFEDHR Register (Offset = A4h) [reset = 0h]

Dead-Band Generator Falling Edge Delay High Resolution Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-178. EPWM_DBFEDHR Name Register

15	14	13	12	11	10	9	8
DBFEDHR							RESERVED_2
R/W							R
0h							0h
7	6	5	4	3	2	1	0
DBFEDHR_DELAY							RESERVED_1
R							R
0h							0h

Table 3-341. EPWM_DBFEDHR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	DBFEDHR	R/W	0h	Dead Band Falling Edge Delay High Resolution Bits
8	RESERVED_2	R	0h	Reserved
7:1	DBFEDHR_DELAY	R	0h	These 7-bits contain the results of OTTO calculation [if auto-conversion is enabled]
0	RESERVED_1	R	0h	Reserved

3.8.2.37 EPWM_DBFED Register

3.8.2.37.1 EPWM_DBFED Register (Offset = A6h) [reset = 0h]

Dead-Band Generator Falling Edge Delay Count Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-179. EPWM_DBFED Name Register

15	14	13	12	11	10	9	8
RESERVED_1		DBFED					
R		R/W					
0h		0h					
7	6	5	4	3	2	1	0
DBFED							
R/W							
0h							

Table 3-342. EPWM_DBFED Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	RESERVED_1	R	0h	Reserved
13:0	DBFED	R/W	0h	Falling Edge Delay Count 14-bit counter

3.8.2.38 EPWM_TBPHS Register

3.8.2.38.1 EPWM_TBPHS Register (Offset = C0h) [reset = 0h]

Time Base Phase High.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-180. EPWM_TBPHS Name Register

31	30	29	28	27	26	25	24
TBPHS							
R/W							
0h							
23	22	21	20	19	18	17	16
TBPHS							
R/W							
0h							
15	14	13	12	11	10	9	8
TBPHSHR							
R/W							
0h							
7	6	5	4	3	2	1	0
TBPHSHR							
R/W							
0h							

Table 3-343. EPWM_TBPHS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TBPHS	R/W	0h	<p>Phase Offset Register</p> <p>These bits set time-base counter phase of the selected EPWM relative to the time-base that is supplying the synchronization input signal.</p> <ul style="list-style-type: none"> - If TBCTL[PHSEN] = 0, then the synchronization event is ignored and the time-base counter is not loaded with the phase. - If TBCTL[PHSEN] = 1, then the time-base counter [TBCTR] will be loaded with the phase [TBPHS] when a synchronization event occurs. The synchronization event can be initiated by the input synchronization signal [EPWMxSYNCI] or by a software forced synchronization.
15:0	TBPHSHR	R/W	0h	<p>Phase Offset [High Resolution] Register.</p> <p>TBPHSHR must not be used. Instead TRREM [HRPWM remainder register] must be used to mimic the functionality of TBPHSHR. The lower 8 bits in this register are ignored - writes are ignored and reads return zero</p>

3.8.2.39 EPWM_TBPRDHR Register

3.8.2.39.1 EPWM_TBPRDHR Register (Offset = C4h) [reset = 0h]

Time Base Period High Resolution Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-181. EPWM_TBPRDHR Name Register

15	14	13	12	11	10	9	8
TBPRDHR							
R/W							
0h							
7	6	5	4	3	2	1	0
TBPRDHR							
R/W							
0h							

Table 3-344. EPWM_TBPRDHR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	TBPRDHR	R/W	0h	Period High Resolution Bits The upper 8-bits contain the high-resolution portion of the period value. The TBPRDHR register is not affected by the TBCTL[PRDL] bit. Reads from this register always reflect the shadow register. Likewise writes are also to the shadow register. The TBPRDHR register is only used when the high resolution period feature is enabled. This register is only available with EPWM modules which support high-resolution period control. The lower 8 bits in this register are ignored - writes are ignored and reads return zero

3.8.2.40 EPWM_TBPRD Register

3.8.2.40.1 EPWM_TBPRD Register (Offset = C6h) [reset = 0h]

Time Base Period Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-182. EPWM_TBPRD Name Register

15	14	13	12	11	10	9	8
TBPRD							
R/W							
0h							
7	6	5	4	3	2	1	0
TBPRD							
R/W							
0h							

Table 3-345. EPWM_TBPRD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	TBPRD	R/W	0h	<p>Time Base Period Register</p> <p>These bits determine the period of the time-base counter. This sets the PWM frequency. Shadowing of this register is enabled and disabled by the TBCTL[PRDLD] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If TBCTL[PRDLD] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time-base counter equals zero. - If TBCTL[PRDLD] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - The active and shadow registers share the same memory map address.

3.8.2.41 EPWM_TBPRDHRB Register

3.8.2.41.1 EPWM_TBPRDHRB Register (Offset = C8h) [reset = 0h]

Calculation Result for EPWMxB.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-183. EPWM_TBPRDHRB Name Register

15	14	13	12	11	10	9	8
TBPRDHRB							
R/W							
0h							
7	6	5	4	3	2	1	0
TBPRDHRB_DELAY							
R/W							
0h							

Table 3-346. EPWM_TBPRDHRB Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	TBPRDHRB	R/W	0h	TBPRD High Resolution Calculation [2] Results for EPWMxB HRPWM Equations
7:0	TBPRDHRB_DELAY	R/W	0h	TBPRDHRB Delay

3.8.2.42 EPWM_CMPA Register

3.8.2.42.1 EPWM_CMPA Register (Offset = D4h) [reset = 0h]

Counter Compare A Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-184. EPWM_CMPA Name Register

31	30	29	28	27	26	25	24
CMPA							
R/W							
0h							
23	22	21	20	19	18	17	16
CMPA							
R/W							
0h							
15	14	13	12	11	10	9	8
CMPAHR							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPAHR							
R/W							
0h							

Table 3-347. EPWM_CMPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMPA	R/W	0h	<p>Compare A Register</p> <p>The value in the active CMPA register is continuously compared to the time-base counter [TBCTR]. When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare A" event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> - Do nothing - Clear: Pull the EPWMxA and/or EPWMxB signal low - Set: Pull the EPWMxA and/or EPWMxB signal high - Toggle the EPWMxA and/or EPWMxB signal <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWAMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL[SHDWAMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADAMODE] bit field determines which event will load the active register from the shadow register. - Before a write, the CMPCTL[SHDWAFULL] bit can be read to determine if the shadow register is currently full. - If CMPCTL[SHDWAMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address.

Table 3-347. EPWM_CMPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:0	CMPAHR	R/W	0h	<p>Compare A HRPWM Extension Register</p> <p>The UPPER 8-bits contain the high-resolution portion [most significant 8-bits] of the counter-compare A value. CMPA:CMPAHR can be accessed in a single 32-bit read/write. Shadowing is enabled and disabled by the CMPCTL[SHDWAMODE] bit as described for the CMPA register.</p> <p>The lower 8 bits in this register are ignored</p>

3.8.2.43 EPWM_CMPB Register

3.8.2.43.1 EPWM_CMPB Register (Offset = D8h) [reset = 0h]

Compare B Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-185. EPWM_CMPB Name Register

31	30	29	28	27	26	25	24
CMPB							
R/W							
0h							
23	22	21	20	19	18	17	16
CMPB							
R/W							
0h							
15	14	13	12	11	10	9	8
CMPBHR							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPBHR							
R/W							
0h							

Table 3-348. EPWM_CMPB Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMPB	R/W	0h	<p>Compare B Register</p> <p>The value in the active CMPB register is continuously compared to the time-base counter [TBCTR]. When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare B" event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> - Do nothing - Clear: Pull the EPWMxA and/or EPWMxB signal low - Set: Pull the EPWMxA and/or EPWMxB signal high - Toggle the EPWMxA and/or EPWMxB signal <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWBMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL[SHDWBMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADBMODE] bit field determines which event will load the active register from the shadow register. - Before a write, the CMPCTL[SHDWBFULL] bit can be read to determine if the shadow register is currently full. - If CMPCTL[SHDWBMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address.
15:0	CMPBHR	R/W	0h	<p>Compare B High Resolution Bits</p> <p>The lower 8 bits in this register are ignored</p>

3.8.2.44 EPWM_CMPC Register

3.8.2.44.1 EPWM_CMPC Register (Offset = DEh) [reset = 0h]

Counter Compare C Register

LINK feature access should always be 16-bit.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-186. EPWM_CMPC Name Register

15	14	13	12	11	10	9	8
CMPC							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPC							
R/W							
0h							

Table 3-349. EPWM_CMPC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPC	R/W	0h	<p>Compare C Register</p> <p>The value in the active CMPC register is continuously compared to the time-base counter [TBCTR]. When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare C" event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWCMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL2[SHDWCMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADCMODE] bit field determines which event will load the active register from the shadow register: - If CMPCTL2[SHDWCMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address.

3.8.2.45 EPWM_CMPD Register

3.8.2.45.1 EPWM_CMPD Register (Offset = E2h) [reset = 0h]

Counter Compare D Register

LINK feature access should always be 16-bit.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-187. EPWM_CMPD Name Register

15	14	13	12	11	10	9	8
CMPD							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPD							
R/W							
0h							

Table 3-350. EPWM_CMPD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPD	R/W	0h	<p>Compare D Register</p> <p>The value in the active CMPD register is continuously compared to the time-base counter [TBCTR]. When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare D" event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWDMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL2[SHDWDMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADDMODE] bit field determines which event will load the active register from the shadow register: - If CMPCTL2[SHDWDMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address.

3.8.2.46 EPWM_GLDCTL2 Register

3.8.2.46.1 EPWM_GLDCTL2 Register (Offset = E8h) [reset = 0h]

Global PWM Load Control Register 2

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-188. EPWM_GLDCTL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						GFRCLD	OSHTLD
R						R/W1TS	R/W1TS
0h						0h	0h

Table 3-351. EPWM_GLDCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:2	RESERVED_1	R	0h	Reserved
1	GFRCLD	R/W1TS	0h	Force Load Event in One Shot Mode 0:Writing of 0 will be ignored. Always reads back a 0. 1:Force one load event at the input of the event pre-scale counter as shown in the diagram below. This bit is intended to be used for testing and/or software force loading of the events in global load mode.
0	OSHTLD	R/W1TS	0h	Enable Reload Event in One Shot Mode 0:Writing of 0 will be ignored. Always reads back a 0. 1:Turns the one shot latch condition ON. Upon occurrence of a chosen load strobe, one shadow to active reload occurs and the latch will be cleared. Hence Writing 1 to this bit would allow one load strobe event to pass through and block further strobe events.

3.8.2.47 EPWM_SWVDELVAL Register

3.8.2.47.1 EPWM_SWVDELVAL Register (Offset = EEh) [reset = 0h]

Software Valley Mode Delay Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-189. EPWM_SWVDELVAL Name Register

15	14	13	12	11	10	9	8
SWVDELVAL							
R/W							
0h							
7	6	5	4	3	2	1	0
SWVDELVAL							
R/W							
0h							

Table 3-352. EPWM_SWVDELVAL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	SWVDELVAL	R/W	0h	Software Valley Delay Value Register This register can be optionally used define offset value for the hardware calculated delay HWDELAYVAL as defined in VCAPCTL[VDELAYDIV] bits.

3.8.2.48 EPWM_TZSEL Register

3.8.2.48.1 EPWM_TZSEL Register (Offset = 100h) [reset = 0h]

Trip Zone Select Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-190. EPWM_TZSEL Name Register

15	14	13	12	11	10	9	8
DCBEVT1	DCAEVT1	OSHT6	OSHT5	OSHT4	OSHT3	OSHT2	OSHT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-353. EPWM_TZSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Select 0:Disable DCBEVT1 as one-shot-trip source for this EPWM module. 1:Enable DCBEVT1 as one-shot-trip source for this EPWM module.
14	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Select 0:Disable DCAEVT1 as one-shot-trip source for this EPWM module. 1:Enable DCAEVT1 as one-shot-trip source for this EPWM module.
13	OSHT6	R/W	0h	Trip-Zone 6 [TZ6] Select 0:Disable TZ6 as a one-shot trip source for this EPWM module 1:Enable TZ6 as a one-shot trip source for this EPWM module
12	OSHT5	R/W	0h	Trip-Zone 5 [TZ5] Select 0:Disable TZ5 as a one-shot trip source for this EPWM module 1:Enable TZ5 as a one-shot trip source for this EPWM module
11	OSHT4	R/W	0h	Trip-Zone 4 [TZ4] Select 0:Disable TZ4 as a one-shot trip source for this EPWM module 1:Enable TZ4 as a one-shot trip source for this EPWM module
10	OSHT3	R/W	0h	Trip-Zone 3 [TZ3] Select 0:Disable TZ3 as a one-shot trip source for this EPWM module 1:Enable TZ3 as a one-shot trip source for this EPWM module
9	OSHT2	R/W	0h	Trip-Zone 2 [TZ2] Select 0:Disable TZ2 as a one-shot trip source for this EPWM module 1:Enable TZ2 as a one-shot trip source for this EPWM module
8	OSHT1	R/W	0h	Trip-Zone 1 [TZ1] Select 0:Disable TZ1 as a one-shot trip source for this EPWM module 1:Enable TZ1 as a one-shot trip source for this EPWM module
7	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Select 0:Disable DCBEVT2 as a CBC trip source for this EPWM module 1:Enable DCBEVT2 as a CBC trip source for this EPWM module
6	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Select 0:Disable DCAEVT2 as a CBC trip source for this EPWM module 1:Enable DCAEVT2 as a CBC trip source for this EPWM module
5	CBC6	R/W	0h	Trip-Zone 6 [TZ6] Select 0:Disable TZ6 as a CBC trip source for this EPWM module 1:Enable TZ6 as a CBC trip source for this EPWM module
4	CBC5	R/W	0h	Trip-Zone 5 [TZ5] Select 0:Disable TZ5 as a CBC trip source for this EPWM module 1:Enable TZ5 as a CBC trip source for this EPWM module

Table 3-353. EPWM_TZSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	CBC4	R/W	0h	Trip-Zone 4 [TZ4] Select 0:Disable TZ4 as a CBC trip source for this EPWM module 1:Enable TZ4 as a CBC trip source for this EPWM module
2	CBC3	R/W	0h	Trip-Zone 3 [TZ3] Select 0:Disable TZ3 as a CBC trip source for this EPWM module 1:Enable TZ3 as a CBC trip source for this EPWM module
1	CBC2	R/W	0h	Trip-Zone 2 [TZ2] Select 0:Disable TZ2 as a CBC trip source for this EPWM module 1:Enable TZ2 as a CBC trip source for this EPWM module
0	CBC1	R/W	0h	Trip-Zone 1 [TZ1] Select 0:Disable TZ1 as a CBC trip source for this EPWM module 1:Enable TZ1 as a CBC trip source for this EPWM module

3.8.2.49 EPWM_TZSEL2 Register

3.8.2.49.1 EPWM_TZSEL2 Register (Offset = 102h) [reset = 0h]

Trip Zone Select Register 2

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-191. EPWM_TZSEL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_2							CAPEVTOST
R							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED_1							CAPEVTCBC
R							R/W
0h							0h

Table 3-354. EPWM_TZSEL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_2	R	0h	Reserved
8	CAPEVTOST	R/W	0h	CAPEVT OST Select 0:Disable CAPEVT as a one-shot trip source for this EPWM module 1:Enable CAPEVT as a one-shot trip source for this EPWM module
7:1	RESERVED_1	R	0h	Reserved
0	CAPEVTCBC	R/W	0h	CAPEVT CBC mode Select 0:Disable CAPEVT as a CBC trip source for this EPWM module 1:Enable CAPEVT as a CBC trip source for this EPWM module

3.8.2.50 EPWM_TZDCSEL Register

3.8.2.50.1 EPWM_TZDCSEL Register (Offset = 104h) [reset = 0h]

Trip Zone Digital Comparator Select Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-192. EPWM_TZDCSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DCBEVT2			DCBEVT1
R				R/W			R/W
0h				0h			0h
7	6	5	4	3	2	1	0
DCBEVT1		DCAEVT2			DCAEVT1		
R/W		R/W			R/W		
0h		0h			0h		

Table 3-355. EPWM_TZDCSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:9	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Selection 000:Event disabled 001:DCBH = low, DCBL = don't care 010:DCBH = high, DCBL = don't care 011:DCBL = low, DCBH = don't care 100:DCBL = high, DCBH = don't care 101:DCBL = high, DCBH = low 110:Reserved 111:Reserved
8:6	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Selection 000:Event disabled 001:DCBH = low, DCBL = don't care 010:DCBH = high, DCBL = don't care 011:DCBL = low, DCBH = don't care 100:DCBL = high, DCBH = don't care 101:DCBL = high, DCBH = low 110:Reserved 111:Reserved
5:3	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Selection 000:Event disabled 001:DCAH = low, DCAL = don't care 010:DCAH = high, DCAL = don't care 011:DCAL = low, DCAH = don't care 100:DCAL = high, DCAH = don't care 101:DCAL = high, DCAH = low 110:Reserved 111:Reserved
2:0	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Selection 000:Event disabled 001:DCAH = low, DCAL = don't care 010:DCAH = high, DCAL = don't care 011:DCAL = low, DCAH = don't care 100:DCAL = high, DCAH = don't care 101:DCAL = high, DCAH = low 110:Reserved 111:Reserved

3.8.2.51 EPWM_TZCTL Register

3.8.2.51.1 EPWM_TZCTL Register (Offset = 108h) [reset = 0h]

Trip Zone Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-193. EPWM_TZCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DCBEVT2		DCBEVT1	
R				R/W		R/W	
0h				0h		0h	
7	6	5	4	3	2	1	0
DCAEVT2		DCAEVT1		TZB		TZA	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	

Table 3-356. EPWM_TZCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:10	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB 00:High-impedance [EPWMxB = High-impedance state] 01:Force EPWMxB to a high state. 10:Force EPWMxB to a low state. 11:Do Nothing, trip action is disabled
9:8	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB 00:High-impedance [EPWMxB = High-impedance state] 01:Force EPWMxB to a high state. 10:Force EPWMxB to a low state. 11:Do Nothing, trip action is disabled
7:6	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA 00:High-impedance [EPWMxA = High-impedance state] 01:Force EPWMxA to a high state. 10:Force EPWMxA to a low state. 11:Do Nothing, trip action is disabled
5:4	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA 00:High-impedance [EPWMxA = High-impedance state] 01:Force EPWMxA to a high state. 10:Force EPWMxA to a low state. 11:Do Nothing, trip action is disabled
3:2	TZB	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxB When a trip event occurs the following action is taken on output EPWMxB. Which trip-zone pins can cause an event is defined in the TZSEL register. 00:High-impedance [EPWMxB = High-impedance state] 01:Force EPWMxB to a high state 10:Force EPWMxB to a low state 11:Do nothing, no action is taken on EPWMxB.
1:0	TZA	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA When a trip event occurs the following action is taken on output EPWMxA. Which trip-zone pins can cause an event is defined in the TZSEL register. 00:High-impedance [EPWMxA = High-impedance state] 01:Force EPWMxA to a high state 10:Force EPWMxA to a low state 11:Do nothing, no action is taken on EPWMxA.

3.8.2.52 EPWM_TZCTL2 Register

3.8.2.52.1 EPWM_TZCTL2 Register (Offset = 10Ah) [reset = 0h]

Additional Trip Zone Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-194. EPWM_TZCTL2 Name Register

15	14	13	12	11	10	9	8
ETZE	RESERVED_1			TZBD			TZBU
R/W	R			R/W			R/W
0h	0h			0h			0h
7	6	5	4	3	2	1	0
TZBU		TZAD			TZAU		
R/W		R/W			R/W		
0h		0h			0h		

Table 3-357. EPWM_TZCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	ETZE	R/W	0h	TZCTL2 Enable 0:Use trip action from TZCTL [legacy EPWM compatibility] 1:Use trip action defined in TZCTL2, TZCTLDCA and TZCTLDCA. Settings in TZCTL are ignored
14:12	RESERVED_1	R	0h	Reserved
11:9	TZBD	R/W	0h	TZ1 to TZ6 Trip Action On EPWMxB while Count direction is DOWN 000:HiZ [EPWMxB = HiZ state] 001:Forced Hi [EPWMxB = High state] 010:Forced Lo [EPWMxB = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled
8:6	TZBU	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxB while Count direction is UP 000:HiZ [EPWMxB = HiZ state] 001:Forced Hi [EPWMxB = High state] 010:Forced Lo [EPWMxB = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled
5:3	TZAD	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is DOWN 000:HiZ [EPWMxA = HiZ state] 001:Forced Hi [EPWMxA = High state] 010:Forced Lo [EPWMxA = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled

Table 3-357. EPWM_TZCTL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	TZAU	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is UP 000:HiZ [EPWMxA = HiZ state] 001:Forced Hi [EPWMxA = High state] 010:Forced Lo [EPWMxA = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled

3.8.2.53 EPWM_TZCTLDCA Register

3.8.2.53.1 EPWM_TZCTLDCA Register (Offset = 10Ch) [reset = 0h]

Trip Zone Control Register Digital Compare A .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-195. EPWM_TZCTLDCA Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DCAEVT2D			DCAEVT2U
R				R/W			R/W
0h				0h			0h
7	6	5	4	3	2	1	0
DCAEVT2U		DCAEVT1D			DCAEVT1U		
R/W		R/W			R/W		
0h		0h			0h		

Table 3-358. EPWM_TZCTLDCA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:9	DCAEVT2D	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA while Count direction is DOWN 000:HiZ [EPWMxA = HiZ state] 001:Forced Hi [EPWMxA = High state] 010:Forced Lo [EPWMxA = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled
8:6	DCAEVT2U	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA while Count direction is UP 000:HiZ [EPWMxA = HiZ state] 001:Forced Hi [EPWMxA = High state] 010:Forced Lo [EPWMxA = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled
5:3	DCAEVT1D	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA while Count direction is DOWN 000:HiZ [EPWMxA = HiZ state] 001:Forced Hi [EPWMxA = High state] 010:Forced Lo [EPWMxA = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled

Table 3-358. EPWM_TZCTLDCA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	DCAEVT1U	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA while Count direction is UP 000:HiZ [EPWMxA = HiZ state] 001:Forced Hi [EPWMxA = High state] 010:Forced Lo [EPWMxA = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled

3.8.2.54 EPWM_TZCTLDCB Register

3.8.2.54.1 EPWM_TZCTLDCB Register (Offset = 10Eh) [reset = 0h]

Trip Zone Control Register Digital Compare B .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-196. EPWM_TZCTLDCB Name Register

15	14	13	12	11	10	9	8
RESERVED_1				DCBEVT2D			DCBEVT2U
R				R/W			R/W
0h				0h			0h
7	6	5	4	3	2	1	0
DCBEVT2U		DCBEVT1D			DCBEVT1U		
R/W		R/W			R/W		
0h		0h			0h		

Table 3-359. EPWM_TZCTLDCB Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:9	DCBEVT2D	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB while Count direction is DOWN 000:HiZ [EPWMxB = HiZ state] 001:Forced Hi [EPWMxB = High state] 010:Forced Lo [EPWMxB = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled
8:6	DCBEVT2U	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB while Count direction is UP 000:HiZ [EPWMxB = HiZ state] 001:Forced Hi [EPWMxB = High state] 010:Forced Lo [EPWMxB = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled
5:3	DCBEVT1D	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB while Count direction is DOWN 000:HiZ [EPWMxB = HiZ state] 001:Forced Hi [EPWMxB = High state] 010:Forced Lo [EPWMxB = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled

Table 3-359. EPWM_TZCTLDCB Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	DCBEVT1U	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB while Count direction is UP 000:HiZ [EPWMxB = HiZ state] 001:Forced Hi [EPWMxB = High state] 010:Forced Lo [EPWMxB = Lo state] 011:Toggle [Low -> High, High -> Low] 100:Reserved 101:Reserved 110:Reserved 111:Do Nothing, trip action is disabled

3.8.2.55 EPWM_TZEINT Register

3.8.2.55.1 EPWM_TZEINT Register (Offset = 11Ah) [reset = 0h]

Trip Zone Enable Interrupt Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-197. EPWM_TZEINT Name Register

15		14		13		12		11		10		9		8	
RESERVED_2															
R															
0h															
7		6		5		4		3		2		1		0	
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	RESERVED_1								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-360. EPWM_TZEINT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_2	R	0h	Reserved
7	CAPEVT	R/W	0h	Capture Event Interrupt Enable 0:Disabled 1:Enabled
6	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Interrupt Enable 0:Disabled 1:Enabled
5	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Interrupt Enable 0:Disabled 1:Enabled
4	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Interrupt Enable 0:Disabled 1:Enabled
3	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Interrupt Enable 0:Disabled 1:Enabled
2	OST	R/W	0h	Trip-Zone One-Shot Interrupt Enable 0:Disable one-shot interrupt generation 1:Enable Interrupt generation a one-shot trip event will cause a EPWMx_TZINT VIM interrupt.
1	CBC	R/W	0h	Trip-Zone Cycle-by-Cycle Interrupt Enable 0:Disable cycle-by-cycle interrupt generation. 1:Enable interrupt generation A cycle-by-cycle trip event will cause an EPWMx_TZINT VIM interrupt.
0	RESERVED_1	R	0h	Reserved

3.8.2.56 EPWM_TZFLG Register

3.8.2.56.1 EPWM_TZFLG Register (Offset = 126h) [reset = 0h]

Trip Zone Flag Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-198. EPWM_TZFLG Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	INT
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-361. EPWM_TZFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7	CAPEVT	R	0h	Latched Status Flag for Capture Event 0:Indicates no trip event has occurred on CAPEVT 1:Indicates a trip event has occurred for the event defined for CAPEVT
6	DCBEVT2	R	0h	Latched Status Flag for Digital Compare Output B Event 2 0:Indicates no trip event has occurred on DCBEVT2 1:Indicates a trip event has occurred for the event defined for DCBEVT2
5	DCBEVT1	R	0h	Latched Status Flag for Digital Compare Output B Event 1 0:Indicates no trip event has occurred on DCBEVT1 1:Indicates a trip event has occurred for the event defined for DCBEVT1
4	DCAEVT2	R	0h	Latched Status Flag for Digital Compare Output A Event 2 0:Indicates no trip event has occurred on DCAEVT2 1:Indicates a trip event has occurred for the event defined for DCAEVT2
3	DCAEVT1	R	0h	Latched Status Flag for Digital Compare Output A Event 1 0:Indicates no trip event has occurred on DCAEVT1 1:Indicates a trip event has occurred for the event defined for DCAEVT1
2	OST	R	0h	Latched Status Flag for A One-Shot Trip Event 0:No one-shot trip event has occurred. 1:Indicates a trip event has occurred on a pin selected as a one-shot trip source. This bit is cleared by Writing the appropriate value to the TZCLR register.

Table 3-361. EPWM_TZFLG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	CBC	R	0h	<p>Latched Status Flag for Cycle-By-Cycle Trip Event</p> <p>0:No cycle-by-cycle trip event has occurred.</p> <p>1:Indicates a trip event has occurred on a signal selected as a cycle-by-cycle trip source. The TZFLG[CBC] bit will remain set until it is manually cleared by the user. If the cycle-by-cycle trip event is still present when the CBC bit is cleared, then CBC will be immediately set again. The specified condition on the signal is automatically cleared when the EPWM time-base counter reaches zero [TBCTR = 0x00] if the trip condition is no longer present. The condition on the signal is only cleared when the TBCTR = 0x00 no matter where in the cycle the CBC flag is cleared.</p> <p>This bit is cleared by Writing the appropriate value to the TZCLR register.</p>
0	INT	R	0h	<p>Latched Trip Interrupt Status Flag</p> <p>0:Indicates no interrupt has been generated.</p> <p>1:Indicates an EPWMx_TZINT VIM interrupt was generated because of a trip condition.</p> <p>No further EPWMx_TZINT VIM interrupts will be generated until this flag is cleared. If the interrupt flag is cleared when either CBC or OST is set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts. This bit is cleared by Writing the appropriate value to the TZCLR register.</p>

3.8.2.57 EPWM_TZCBCFLG Register

3.8.2.57.1 EPWM_TZCBCFLG Register (Offset = 128h) [reset = 0h]

Trip Zone CBC Flag Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-199. EPWM_TZCBCFLG Name Register

15		14		13		12		11		10		9		8	
RESERVED_1													CAPEVT		
R													R		
0h													0h		
7		6		5		4		3		2		1		0	
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1								
R	R	R	R	R	R	R	R								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-362. EPWM_TZCBCFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_1	R	0h	Reserved
8	CAPEVT	R	0h	Latched Status Flag for Capture Event 0:Indicates no trip event has occurred on CAPEVT 1:Indicates a trip event has occurred for the event defined for CAPEVT
7	DCBEVT2	R	0h	Latched Status Flag for Digital Compare B Output Event 2 Trip Latch 0:Reading a 0 indicates that no trip has occurred on DCBEVT2. 1:Reading a 1 indicates a trip has occurred on the DCBEVT2 selected event.
6	DCAEVT2	R	0h	Latched Status Flag for Digital Compare A Output Event 2 Trip Latch 0:Reading a 0 indicates that no trip has occurred on DCAEVT2. 1:Reading a 1 indicates a trip has occurred on the DCAEVT2 selected event.
5	CBC6	R	0h	Latched Status Flag for CBC6 Trip Latch 0:Reading a 0 indicates that no trip has occurred on CBC6. 1:Reading a 1 indicates a trip has occurred on the CBC6 selected event.
4	CBC5	R	0h	Latched Status Flag for CBC5 Trip Latch 0:Reading a 0 indicates that no trip has occurred on CBC5. 1:Reading a 1 indicates a trip has occurred on the CBC5 selected event.
3	CBC4	R	0h	Latched Status Flag for CBC4 Trip Latch 0:Reading a 0 indicates that no trip has occurred on CBC4. 1:Reading a 1 indicates a trip has occurred on the CBC4 selected event.
2	CBC3	R	0h	Latched Status Flag for CBC3 Trip Latch 0:Reading a 0 indicates that no trip has occurred on CBC3. 1:Reading a 1 indicates a trip has occurred on the CBC3 selected event.
1	CBC2	R	0h	Latched Status Flag for CBC2 Trip Latch 0:Reading a 0 indicates that no trip has occurred on CBC2. 1:Reading a 1 indicates a trip has occurred on the CBC2 selected event.
0	CBC1	R	0h	Latched Status Flag for CBC1 Trip Latch 0:Reading a 0 indicates that no trip has occurred on CBC1. 1:Reading a 1 indicates a trip has occurred on the CBC1 selected event.

3.8.2.58 EPWM_TZOSTFLG Register

3.8.2.58.1 EPWM_TZOSTFLG Register (Offset = 12Ah) [reset = 0h]

Trip Zone OST Flag Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-200. EPWM_TZOSTFLG Name Register

15		14		13		12		11		10		9		8	
RESERVED_1													CAPEVT		
R													R		
0h													0h		
7		6		5		4		3		2		1		0	
DCBEVT1	DCAEVT1	OST6	OST5	OST4	OST3	OST2	OST1								
R	R	R	R	R	R	R	R								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-363. EPWM_TZOSTFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_1	R	0h	Reserved
8	CAPEVT	R	0h	Latched Status Flag for Capture Event 0:Indicates no trip event has occurred on CAPEVT 1:Indicates a trip event has occurred for the event defined for CAPEVT
7	DCBEVT1	R	0h	Latched Status Flag for Digital Compare B Output Event 1 Trip Latch 0:Reading a 0 indicates that no trip has occurred on DCBEVT1. 1:Reading a 1 indicates a trip has occurred on the DCBEVT1 selected event.
6	DCAEVT1	R	0h	Latched Status Flag for Digital Compare A Output Event 1 Trip Latch 0:Reading a 0 indicates that no trip has occurred on DCAEVT1. 1:Reading a 1 indicates a trip has occurred on the DCAEVT1 selected event.
5	OST6	R	0h	Latched Status Flag for OST6 Trip Latch 0:Reading a 0 indicates that no trip has occurred on OST6. 1:Reading a 1 indicates a trip has occurred on the OST6 selected event.
4	OST5	R	0h	Latched Status Flag for OST5 Trip Latch 0:Reading a 0 indicates that no trip has occurred on OST5. 1:Reading a 1 indicates a trip has occurred on the OST5 selected event.
3	OST4	R	0h	Latched Status Flag for OST4 Trip Latch 0:Reading a 0 indicates that no trip has occurred on OST4. 1:Reading a 1 indicates a trip has occurred on the OST4 selected event.
2	OST3	R	0h	Latched Status Flag for OST3 Trip Latch 0:Reading a 0 indicates that no trip has occurred on OST3. 1:Reading a 1 indicates a trip has occurred on the OST3 selected event.
1	OST2	R	0h	Latched Status Flag for OST2 Trip Latch 0:Reading a 0 indicates that no trip has occurred on OST2. 1:Reading a 1 indicates a trip has occurred on the OST2 selected event.
0	OST1	R	0h	Latched Status Flag for OST1 Trip Latch 0:Reading a 0 indicates that no trip has occurred on OST1. 1:Reading a 1 indicates a trip has occurred on the OST1 selected event.

3.8.2.59 EPWM_TZCLR Register

3.8.2.59.1 EPWM_TZCLR Register (Offset = 12Eh) [reset = 0h]

Trip Zone Clear Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-201. EPWM_TZCLR Name Register

15		14		13		12		11		10		9		8	
CBCPULSE				RESERVED_1											
R/W				R											
0h				0h											
7		6		5		4		3		2		1		0	
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	INT								
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-364. EPWM_TZCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	CBCPULSE	R/W	0h	Clear Pulse for Cycle-By-Cycle [CBC] Trip Latch This bit field determines which pulse clears the CBC trip latch. 00:CTR = zero pulse clears CBC trip latch. [Same as legacy designs.] 01:CTR = PRD pulse clears CBC trip latch. 10:CTR = zero or CTR = PRD pulse clears CBC trip latch. 11:CBC trip latch is not cleared
13:8	RESERVED_1	R	0h	Reserved
7	CAPEVT	R/W1TS	0h	Clear Flag for Capture Event 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 clears the CAPEVT event trip condition.
6	DCBEVT2	R/W1TS	0h	Clear Flag for Digital Compare Output B Event 2 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 clears the DCBEVT2 event trip condition.
5	DCBEVT1	R/W1TS	0h	Clear Flag for Digital Compare Output B Event 1 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 clears the DCBEVT1 event trip condition.
4	DCAEVT2	R/W1TS	0h	Clear Flag for Digital Compare Output A Event 2 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 clears the DCAEVT2 event trip condition.
3	DCAEVT1	R/W1TS	0h	Clear Flag for Digital Compare Output A Event 1 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 clears the DCAEVT1 event trip condition.
2	OST	R/W1TS	0h	Clear Flag for One-Shot Trip [OST] Latch 0:Has no effect. Always reads back a 0. 1:Clears this Trip [set] condition.
1	CBC	R/W1TS	0h	Clear Flag for Cycle-By-Cycle [CBC] Trip Latch 0:Has no effect. Always reads back a 0. 1:Clears this Trip [set] condition.
0	INT	R/W1TS	0h	Global Interrupt Clear Flag 0:Has no effect. Always reads back a 0. 1:Clears the trip-interrupt flag for this EPWM module [TZFLG[INT]]. NOTE: No further EPWMx_TZINT VIM interrupts will be generated until the flag is cleared. If the TZFLG[INT] bit is cleared and any of the other flag bits are set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts.

3.8.2.60 EPWM_TZCBCCLR Register

3.8.2.60.1 EPWM_TZCBCCLR Register (Offset = 130h) [reset = 0h]

Trip Zone CBC Clear Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-202. EPWM_TZCBCCLR Name Register

15		14		13		12		11		10		9		8	
RESERVED_1													CAPEVT		
R													R/W1TS		
0h													0h		
7		6		5		4		3		2		1		0	
DCBEVT2		DCAEVT2		CBC6		CBC5		CBC4		CBC3		CBC2		CBC1	
R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS		R/W1TS	
0h		0h		0h		0h		0h		0h		0h		0h	

Table 3-365. EPWM_TZCBCCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_1	R	0h	Reserved
8	CAPEVT	R/W1TS	0h	Clear Flag for CAPEVT selected for CBC 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[CAPEVT] bit.
7	DCBEVT2	R/W1TS	0h	Clear Flag for Digital Compare Output B Event 2 selected for CBC 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[DCBEVT2] bit.
6	DCAEVT2	R/W1TS	0h	Clear Flag for Digital Compare Output A Event 2 selected for CBC 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[DCAEVT2] bit.
5	CBC6	R/W1TS	0h	Clear Flag for Cycle-By-Cycle [CBC6] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[CBC6] bit.
4	CBC5	R/W1TS	0h	Clear Flag for Cycle-By-Cycle [CBC5] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[CBC5] bit.
3	CBC4	R/W1TS	0h	Clear Flag for Cycle-By-Cycle [CBC4] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[CBC4] bit.
2	CBC3	R/W1TS	0h	Clear Flag for Cycle-By-Cycle [CBC3] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[CBC3] bit.
1	CBC2	R/W1TS	0h	Clear Flag for Cycle-By-Cycle [CBC2] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[CBC2] bit.
0	CBC1	R/W1TS	0h	Clear Flag for Cycle-By-Cycle [CBC1] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZCBCFLG[CBC1] bit.

3.8.2.61 EPWM_TZOSTCLR Register

3.8.2.61.1 EPWM_TZOSTCLR Register (Offset = 132h) [reset = 0h]

Trip Zone OST Clear Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-203. EPWM_TZOSTCLR Name Register

15		14		13		12		11		10		9		8	
RESERVED_1													CAPEVT		
R													R/W1TS		
0h													0h		
7		6		5		4		3		2		1		0	
DCBEVT1	DCAEVT1	OST6	OST5	OST4	OST3	OST2	OST1								
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-366. EPWM_TZOSTCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_1	R	0h	Reserved
8	CAPEVT	R/W1TS	0h	Clear Flag for CAPEVT selected for OST 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[CAPEVT] bit.
7	DCBEVT1	R/W1TS	0h	Clear Flag for Digital Compare Output B Event 1 selected for OST 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[DCBEVT1] bit.
6	DCAEVT1	R/W1TS	0h	Clear Flag for Digital Compare Output A Event 1 selected for OST 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[DCAEVT1] bit.
5	OST6	R/W1TS	0h	Clear Flag for Oneshot [OST6] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST6] bit.
4	OST5	R/W1TS	0h	Clear Flag for Oneshot [OST5] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST5] bit.
3	OST4	R/W1TS	0h	Clear Flag for Oneshot [OST4] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST4] bit.
2	OST3	R/W1TS	0h	Clear Flag for Oneshot [OST3] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST3] bit.
1	OST2	R/W1TS	0h	Clear Flag for Oneshot [OST2] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST2] bit.
0	OST1	R/W1TS	0h	Clear Flag for Oneshot [OST1] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST1] bit.

3.8.2.62 EPWM_TZFRC Register

3.8.2.62.1 EPWM_TZFRC Register (Offset = 136h) [reset = 0h]

Trip Zone Force Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-204. EPWM_TZFRC Name Register

15		14		13		12		11		10		9		8	
RESERVED_2															
R															
0h															
7		6		5		4		3		2		1		0	
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	RESERVED_1								
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-367. EPWM_TZFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_2	R	0h	Reserved
7	CAPEVT	R/W1TS	0h	Force Flag for Capture Event Output 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 forces the CAPEVT event trip condition and sets the TZFLG[CAPEVT] bit.
6	DCBEVT2	R/W1TS	0h	Force Flag for Digital Compare Output B Event 2 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 forces the DCBEVT2 event trip condition and sets the TZFLG[DCBEVT2] bit.
5	DCBEVT1	R/W1TS	0h	Force Flag for Digital Compare Output B Event 1 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 forces the DCBEVT1 event trip condition and sets the TZFLG[DCBEVT1] bit.
4	DCAEVT2	R/W1TS	0h	Force Flag for Digital Compare Output A Event 2 0:Writing 0 has no effect. This bit always reads back 0. 1:Writing 1 forces the DCAEVT2 event trip condition and sets the TZFLG[DCAEVT2] bit.
3	DCAEVT1	R/W1TS	0h	Force Flag for Digital Compare Output A Event 1 0:Writing 0 has no effect. This bit always reads back 0 1:Writing 1 forces the DCAEVT1 event trip condition and sets the TZFLG[DCAEVT1] bit.
2	OST	R/W1TS	0h	Force a One-Shot Trip Event via Software 0:Writing of 0 is ignored. Always reads back a 0. 1:Forces a one-shot trip event and sets the TZFLG[OST] bit.
1	CBC	R/W1TS	0h	Force a Cycle-by-Cycle Trip Event via Software 0:Writing of 0 is ignored. Always reads back a 0. 1:Forces a cycle-by-cycle trip event and sets the TZFLG[CBC] bit.
0	RESERVED_1	R	0h	Reserved

3.8.2.63 EPWM_TZTRIPOUTSEL Register

3.8.2.63.1 EPWM_TZTRIPOUTSEL Register (Offset = 13Ah) [reset = 0h]

Trip Zone Force Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-205. EPWM_TZTRIPOUTSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1			CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1
R			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TZ6	TZ5	TZ4	TZ3	TZ2	TZ1	CBC	OST
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-368. EPWM_TZTRIPOUTSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	CAPEVT	R/W	0h	CAPEVT Select 0:Disable TZ6 as a TRIPOUT source for this EPWM module 1:Enable TZ6 as a TRIPOUT source for this EPWM module
11	DCBEVT2	R/W	0h	DCBEVT2 Select 0:Disable TZ6 as a TRIPOUT source for this EPWM module 1:Enable TZ6 as a TRIPOUT source for this EPWM module
10	DCBEVT1	R/W	0h	DCBEVT1 Select 0:Disable TZ6 as a TRIPOUT source for this EPWM module 1:Enable TZ6 as a TRIPOUT source for this EPWM module
9	DCAEVT2	R/W	0h	DCAEVT2 Select 0:Disable TZ6 as a TRIPOUT source for this EPWM module 1:Enable TZ6 as a TRIPOUT source for this EPWM module
8	DCAEVT1	R/W	0h	DCAEVT1 Select 0:Disable TZ6 as a TRIPOUT source for this EPWM module 1:Enable TZ6 as a TRIPOUT source for this EPWM module
7	TZ6	R/W	0h	Trip-Zone 6 [TZ6] Select 0:Disable TZ6 as a TRIPOUT source for this EPWM module 1:Enable TZ6 as a TRIPOUT source for this EPWM module
6	TZ5	R/W	0h	Trip-Zone 5 [TZ5] Select 0:Disable TZ5 as a TRIPOUT source for this EPWM module 1:Enable TZ5 as a TRIPOUT source for this EPWM module
5	TZ4	R/W	0h	Trip-Zone 4 [TZ4] Select 0:Disable TZ4 as a TRIPOUT source for this EPWM module 1:Enable TZ4 as a TRIPOUT source for this EPWM module
4	TZ3	R/W	0h	Trip-Zone 3 [TZ3] Select 0:Disable TZ3 as a TRIPOUT source for this EPWM module 1:Enable TZ3 as a TRIPOUT source for this EPWM module
3	TZ2	R/W	0h	Trip-Zone 2 [TZ2] Select 0:Disable TZ2 as a TRIPOUT source for this EPWM module 1:Enable TZ2 as a TRIPOUT source for this EPWM module
2	TZ1	R/W	0h	Trip-Zone 1 [TZ1] Select 0:Disable TZ1 as a TRIPOUT source for this EPWM module 1:Enable TZ1 as a TRIPOUT source for this EPWM module
1	CBC	R/W	0h	CBC Select 0:Disable TZ1 as a TRIPOUT source for this EPWM module 1:Enable TZ1 as a TRIPOUT source for this EPWM module

Table 3-368. EPWM_TZTRIPOUTSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	OST	R/W	0h	OST Select 0:Disable TZ1 as a TRIPOUT source for this EPWM module 1:Enable TZ1 as a TRIPOUT source for this EPWM module

3.8.2.64 EPWM_ETSEL Register

3.8.2.64.1 EPWM_ETSEL Register (Offset = 148h) [reset = 0h]

Event Trigger Selection Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-206. EPWM_ETSEL Name Register

15	14	13	12	11	10	9	8	
SOCBEN		SOCBSEL			SOCAEN		SOCASEL	
R/W		R/W			R/W		R/W	
0h		0h			0h		0h	
7	6	5	4	3	2	1	0	
RESERVED_1		INTSELCMP	SOCBSELCMP	SOCASELCMP	INTEN		INTSEL	
R		R/W	R/W	R/W	R/W		R/W	
0h		0h	0h	0h	0h		0h	

Table 3-369. EPWM_ETSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	SOCBEN	R/W	0h	Enable the ADC Start of Conversion B [EPWMxSOCB] Pulse 0:Disable EPWMxSOCB. 1:Enable EPWMxSOCB pulse.
14:12	SOCBSEL	R/W	0h	EPWMxSOCB Selection Options These bits determine when a EPWMxSOCB pulse will be generated. 000:Enable DCBEVT1.soc event 001:Enable event time-base counter equal to zero. [TBCTR = 0x00] 010:Enable event time-base counter equal to period [TBCTR = TBPRD] 011:Enable event time-base counter based on mixed events [ETSOCBMIX]. ETSOCBMIX is configured in the ETSOCBMIXEN register. 100:Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101:Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110:Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111:Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing [*] Event selected is determined by SOCBSELCMP bit.
11	SOCAEN	R/W	0h	Enable the ADC Start of Conversion A [EPWMxSOCA] Pulse 0:Disable EPWMxSOCA. 1:Enable EPWMxSOCA pulse.
10:8	SOCASEL	R/W	0h	EPWMxSOCA Selection Options These bits determine when a EPWMxSOCA pulse will be generated. 000:Enable DCAEVT1.soc event 001:Enable event time-base counter equal to zero. [TBCTR = 0x00] 010:Enable event time-base counter equal to period [TBCTR = TBPRD] 011:Enable event time-base counter based on mixed events [ETSOCAMIX]. ETSOCAMIX is configured in the ETSOCAMIXEN register. 100:Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101:Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110:Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111:Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing [*] Event selected is determined by SOCASELCMP bit.

Table 3-369. EPWM_ETSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	RESERVED_1	R	0h	Reserved
6	INTSELCMP	R/W	0h	EPWMxINT Compare Register Selection Options 0:Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to INTSEL selection mux. 1:Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to INTSEL selection mux.
5	SOCBSELCMP	R/W	0h	EPWMxSOCB Compare Register Selection Options 0:Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCBSEL selection mux. 1:Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCBSEL selection mux.
4	SOCASELCMP	R/W	0h	EPWMxSOCA Compare Register Selection Options 0:Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCASEL selection mux. 1:Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCASEL selection mux.
3	INTEN	R/W	0h	Enable EPWM Interrupt [EPWMx_INT] Generation 0:Disable EPWMx_INT generation 1:Enable EPWMx_INT generation
2:0	INTSEL	R/W	0h	EPWM Interrupt [EPWMx_INT] Selection Options 000:Reserved 001:Enable event time-base counter equal to zero. [TBCTR = 0x00] 010:Enable event time-base counter equal to period [TBCTR = TBPRD] 011:Enable event time-base counter based on mixed events [ETINTMIX]. ETINTMIX is configured in the ETINTMIXEN register. 100:Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101:Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110:Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111:Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing [*] Event selected is determined by INTSELCMP bit.

3.8.2.65 EPWM_ETPS Register

3.8.2.65.1 EPWM_ETPS Register (Offset = 14Ch) [reset = 0h]

Event Trigger Pre-Scale Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-207. EPWM_ETPS Name Register

15	14	13	12	11	10	9	8
SOCBCNT		SOCBPRD		SOCACNT		SOCAPRD	
R		R/W		R		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED_1		SOCPSSEL	INTPSEL	INTCNT		INTPRD	
R		R/W	R/W	R		R/W	
0h		0h	0h	0h		0h	

Table 3-370. EPWM_ETPS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	SOCBCNT	R	0h	EPWM ADC Start-of-Conversion B Event [EPWMxSOCB] Counter Register These bits indicate how many selected ETSEL[SOCBSEL] events have occurred: 00:No events have occurred. 01:1 event has occurred. 10:2 events have occurred. 11:3 events have occurred.
13:12	SOCBPRD	R/W	0h	EPWM ADC Start-of-Conversion B Event [EPWMxSOCB] Period Select These bits determine how many selected ETSEL[SOCBSEL] events need to occur before an EPWMxSOCB pulse is generated. To be generated, the pulse must be enabled [ETSEL[SOCBEN] = 1]. The SOCB pulse will be generated even if the status flag is set from a previous start of conversion [ETFLG[SOCB] = 1]. Once the SOCB pulse is generated, the ETPS[SOCBCNT] bits will automatically be cleared. 00:Disable the SOCB event counter. No EPWMxSOCB pulse will be generated 01:Generate the EPWMxSOCB pulse on the first event: ETPS[SOCBCNT] = 2'b01 10:Generate the EPWMxSOCB pulse on the second event: ETPS[SOCBCNT] = 2'b10 11:Generate the EPWMxSOCB pulse on the third event: ETPS[SOCBCNT] = 2'b11
11:10	SOCACNT	R	0h	EPWM ADC Start-of-Conversion A Event [EPWMxSOCA] Counter Register These bits indicate how many selected ETSEL[SOCASEL] events have occurred: 00:No events have occurred. 01:1 event has occurred. 10:2 events have occurred. 11:3 events have occurred.

Table 3-370. EPWM_ETPS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9:8	SOCAPRD	R/W	0h	<p>EPWM ADC Start-of-Conversion A Event [EPWMxSOCA] Period Select</p> <p>These bits determine how many selected ETSEL[SOCASEL] events need to occur before an EPWMxSOCA pulse is generated. To be generated, the pulse must be enabled [ETSEL[SOCAEN] = 1]. The SOCA pulse will be generated even if the status flag is set from a previous start of conversion [ETFLG[SOCA] = 1]. Once the SOCA pulse is generated, the ETPS[SOCACNT] bits will automatically be cleared.</p> <p>00:Disable the SOCA event counter. No EPWMxSOCA pulse will be generated</p> <p>01:Generate the EPWMxSOCA pulse on the first event: ETPS[SOCACNT] = 2'b01</p> <p>10:Generate the EPWMxSOCA pulse on the second event: ETPS[SOCACNT] = 2'b10</p> <p>11:Generate the EPWMxSOCA pulse on the third event: ETPS[SOCACNT] = 2'b11</p>
7:6	RESERVED_1	R	0h	Reserved
5	SOCPSSEL	R/W	0h	<p>EPWMxSOC A/B Pre-Scale Selection Bits</p> <p>0:Selects ETPS [SOCACNT/SOCBCNT] and [SOCAPRD/SOCBPRD] registers to determine frequency of events [interrupt once every 0-3 events].</p> <p>1:Selects ETSOCPS [SOCACNT2/SOCBCNT2] and [SOCAPRD2/SOCBPRD2] registers to determine frequency of events [interrupt once every 0-15 events].</p>
4	INTPSSEL	R/W	0h	<p>EPWMxINTn Pre-Scale Selection Bits</p> <p>0:Selects ETPS [INTCNT, and INTPRD] registers to determine frequency of events [interrupt once every 0-3 events].</p> <p>1:Selects ETINTPS [INTCNT2, and INTPRD2] registers to determine frequency of events [interrupt once every 0-15 events].</p>
3:2	INTCNT	R	0h	<p>EPWM Interrupt Event [EPWMx_INT] Counter Register</p> <p>These bits indicate how many selected ETSEL[INTSEL] events have occurred. These bits are automatically cleared when an interrupt pulse is generated. If interrupts are disabled, ETSEL[INT] = 0 or the interrupt flag is set, ETFLG[INT] = 1, the counter will stop counting events when it reaches the period value ETPS[INTCNT] = ETPS[INTPRD].</p> <p>00:No events have occurred.</p> <p>01:1 event has occurred.</p> <p>10:2 events have occurred.</p> <p>11:3 events have occurred.</p>
1:0	INTPRD	R/W	0h	<p>EPWM Interrupt [EPWMx_INT] Period Select</p> <p>These bits determine how many selected ETSEL[INTSEL] events need to occur before an interrupt is generated. To be generated, the interrupt must be enabled [ETSEL[INT] = 1]. If the interrupt status flag is set from a previous interrupt [ETFLG[INT] = 1] then no interrupt will be generated until the flag is cleared via the ETCLR[INT] bit. This allows for one interrupt to be pending while another is still being serviced. Once the interrupt is generated, the ETPS[INTCNT] bits will automatically be cleared.</p> <p>Writing a INTPRD value that is the same as the current counter value will trigger an interrupt if it is enabled and the status flag is clear.</p> <p>Writing a INTPRD value that is less than the current counter value will result in an undefined state. If a counter event occurs at the same instant as a new zero or non-zero INTPRD value is written, the counter is incremented.</p> <p>00:Disable the interrupt event counter. No interrupt will be generated and ETFRC[INT] is ignored.</p> <p>01:Generate an interrupt on the first event INTCNT = 01 [first event]</p> <p>10:Generate interrupt on ETPS[INTCNT] = 2'b10 [second event]</p> <p>11:Generate interrupt on ETPS[INTCNT] = 2'b11 [third event]</p>

3.8.2.66 EPWM_ETFLG Register

3.8.2.66.1 EPWM_ETFLG Register (Offset = 150h) [reset = 0h]

Event Trigger Flag Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-208. EPWM_ETFLG Name Register

15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2				SOCB	SOCA	RESERVED_1	INT
R				R	R	R	R
0h				0h	0h	0h	0h

Table 3-371. EPWM_ETFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_2	R	0h	Reserved
3	SOCB	R	0h	Latched EPWM ADC Start-of-Conversion A [EPWMxSOCB] Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCB output will continue to pulse even if the flag bit is set. 0:Indicates no event occurred 1:Indicates that a start of conversion pulse was generated on EPWMxSOCB. The EPWMxSOCB output will continue to be generated even if the flag bit is set.
2	SOCA	R	0h	Latched EPWM ADC Start-of-Conversion A [EPWMxSOCA] Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCA output will continue to pulse even if the flag bit is set. 0:Indicates no event occurred 1:Indicates that a start of conversion pulse was generated on EPWMxSOCA. The EPWMxSOCA output will continue to be generated even if the flag bit is set.
1	RESERVED_1	R	0h	Reserved
0	INT	R	0h	Latched EPWM Interrupt [EPWMx_INT] Status Flag 0:Indicates no event occurred 1:Indicates that an EPWMx interrupt [EPWMx_INT] was generated. No further interrupts will be generated until the flag bit is cleared. Up to one interrupt can be pending while the ETFLG[INT] bit is still set. If an interrupt is pending, it will not be generated until after the ETFLG[INT] bit is cleared.

3.8.2.67 EPWM_ETCLR Register

3.8.2.67.1 EPWM_ETCLR Register (Offset = 154h) [reset = 0h]

Event Trigger Clear Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-209. EPWM_ETCLR Name Register

15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2				SOCB	SOCA	RESERVED_1	INT
R				R/W1TS	R/W1TS	R	R/W1TS
0h				0h	0h	0h	0h

Table 3-372. EPWM_ETCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_2	R	0h	Reserved
3	SOCB	R/W1TS	0h	EPWM ADC Start-of-Conversion A [EPWMxSOCB] Flag Clear Bit 0:Writing a 0 has no effect. Always reads back a 0 1:Clears the ETFLG[SOCB] flag bit
2	SOCA	R/W1TS	0h	EPWM ADC Start-of-Conversion A [EPWMxSOCA] Flag Clear Bit 0:Writing a 0 has no effect. Always reads back a 0 1:Clears the ETFLG[SOCA] flag bit
1	RESERVED_1	R	0h	Reserved
0	INT	R/W1TS	0h	EPWM Interrupt [EPWMx_INT] Flag Clear Bit 0:Writing a 0 has no effect. Always reads back a 0 1:Clears the ETFLG[INT] flag bit and enable further interrupts pulses to be generated

3.8.2.68 EPWM ETFRC Register

3.8.2.68.1 EPWM ETFRC Register (Offset = 158h) [reset = 0h]

Event Trigger Force Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-210. EPWM ETFRC Name Register

15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2				SOCB	SOCA	RESERVED_1	INT
R				R/W1TS	R/W1TS	R	R/W1TS
0h				0h	0h	0h	0h

Table 3-373. EPWM ETFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_2	R	0h	Reserved
3	SOCB	R/W1TS	0h	SOCB Force Bit The SOCB pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCB] flag bit will be set regardless. 0:Writing 0 to this bit will be ignored. Always reads back a 0. 1:Generates a pulse on EPWMxSOCB and set the SOCBFLG bit. This bit is used for test purposes.
2	SOCA	R/W1TS	0h	SOCA Force Bit The SOCA pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCA] flag bit will be set regardless. 0:Writing 0 to this bit will be ignored. Always reads back a 0. 1:Generates a pulse on EPWMxSOCA and set the SOCAFLG bit. This bit is used for test purposes.
1	RESERVED_1	R	0h	Reserved
0	INT	R/W1TS	0h	INT Force Bit The interrupt will only be generated if the event is enabled in the ETSEL register. The INT flag bit will be set regardless. 0:Writing 0 to this bit will be ignored. Always reads back a 0. 1:Generates an interrupt on EPWMxINT and set the INT flag bit. This bit is used for test purposes.

3.8.2.69 EPWM_ETINTPS Register

3.8.2.69.1 EPWM_ETINTPS Register (Offset = 15Ch) [reset = 0h]

Event-Trigger Interrupt Pre-Scale Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-211. EPWM_ETINTPS Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
INTCNT2				INTPRD2			
R				R/W			
0h				0h			

Table 3-374. EPWM_ETINTPS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:4	INTCNT2	R	0h	EPWMxINT Counter 2 When ETPS[INTPSSEL]=1, these bits indicate how many selected events have occurred: 0000 No events 0001 1 event 0010 2 events 0011 3 events 0100 4 events ... 1111 15 events
3:0	INTPRD2	R/W	0h	EPWMxINT Period 2 Select When ETPS[INTPSSEL] = 1, these bits select how many selected events need to occur before an interrupt is generated: 0000 Disable counter 0001 Generate interrupt on INTCNT = 1 [first event] 0010 Generate interrupt on INTCNT = 2 [second event] 0011 Generate interrupt on INTCNT = 3 [third event] 0100 Generate interrupt on INTCNT = 4 [fourth event] ... 1111 Generate interrupt on INTCNT = 15 [fifteenth event]

3.8.2.70 EPWM_ETSOCPS Register

3.8.2.70.1 EPWM_ETSOCPS Register (Offset = 160h) [reset = 0h]

Event-Trigger SOC Pre-Scale Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-212. EPWM_ETSOCPS Name Register

15	14	13	12	11	10	9	8
SOCBCNT2				SOCBPRD2			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
SOCACNT2				SOCAPRD2			
R				R/W			
0h				0h			

Table 3-375. EPWM_ETSOCPS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	SOCBCNT2	R	0h	EPWMxSOCB Counter 2 When ETPS[SOCPSSEL] = 1, these bits indicate how many selected events have occurred: 0000 No events 0001 1 event 0010 2 events 0011 3 events 0100 4 events ... 1111 15 events
11:8	SOCBPRD2	R/W	0h	EPWMxSOCB Period 2 Select When ETPS[SOCPSSEL] = 1, these bits select how many selected event need to occur before an SOCB pulse is generated: 0000 Disable counter 0001 Generate interrupt on SOCBCNT2 = 1 [first event] 0010 Generate interrupt on SOCBCNT2 = 2 [second event] 0011 Generate interrupt on SOCBCNT2 = 3 [third event] 0100 Generate interrupt on SOCBCNT2 = 4 [fourth event] ... 1111 Generate interrupt on SOCBCNT2 = 15 [fifteenth event]
7:4	SOCACNT2	R	0h	EPWMxSOCA Counter 2 When ETPS[SOCPSSEL] = 1, these bits indicate how many selected events have occurred: 0000 No events 0001 1 event 0010 2 events 0011 3 events 0100 4 events ... 1111 15 events
3:0	SOCAPRD2	R/W	0h	EPWMxSOCA Period 2 Select When ETPS[SOCPSSEL] = 1, these bits select how many selected event need to occur before an SOCA pulse is generated: 0000 Disable counter 0001 Generate interrupt on SOCACNT2 = 1 [first event] 0010 Generate interrupt on SOCACNT2 = 2 [second event] 0011 Generate interrupt on SOCACNT2 = 3 [third event] 0100 Generate interrupt on SOCACNT2 = 4 [fourth event] ... 1111 Generate interrupt on SOCACNT2 = 15 [fifteenth event]

3.8.2.71 EPWM_ETCNTINITCTL Register

3.8.2.71.1 EPWM_ETCNTINITCTL Register (Offset = 164h) [reset = 0h]

Event-Trigger Counter Initialization Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-213. EPWM_ETCNTINITCTL Name Register

15		14		13		12		11		10		9		8	
SOCBINITEN		SOCAINITEN		INTINITEN		SOCBINITFRC		SOCAINITFRC		INTINITFRC		RESERVED_1			
R/W		R/W		R/W		R/W1TS		R/W1TS		R/W1TS		R			
0h		0h		0h		0h		0h		0h		0h			
7		6		5		4		3		2		1		0	
RESERVED_1															
R															
0h															

Table 3-376. EPWM_ETCNTINITCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	SOCBINITEN	R/W	0h	EPWMxSOCB Counter 2 Initialization Enable 0:Has no effect. 1:Enable initialization of EPWMxSOCB counter with contents of ETCNTINIT[SOCBINIT] on a SYNC event or software force.
14	SOCAINITEN	R/W	0h	EPWMxSOCA Counter 2 Initialization Enable 0:Has no effect. 1:Enable initialization of EPWMxSOCA counter with contents of ETCNTINIT[SOCAINIT] on a SYNC event or software force.
13	INTINITEN	R/W	0h	EPWMxINT Counter 2 Initialization Enable 0:Has no effect. 1:Enable initialization of EPWMxINT counter 2 with contents of ETCNTINIT[INTINIT] on a SYNC event or software force.
12	SOCBINITFRC	R/W1TS	0h	EPWMxSOCB Counter 2 Initialization Force 0:Has no effect. 1:This bit forces the ET EPWMxSOCB counter to be initialized with the contents of ETCNTINIT[SOCBINIT].
11	SOCAINITFRC	R/W1TS	0h	EPWMxSOCA Counter 2 Initialization Force 0:Has no effect. 1:This bit forces the ET EPWMxSOCA counter to be initialized with the contents of ETCNTINIT[SOCAINIT].
10	INTINITFRC	R/W1TS	0h	EPWMxINT Counter 2 Initialization Force 0:Has no effect. 1:This bit forces the ET EPWMxINT counter to be initialized with the contents of ETCNTINIT[INTINIT].
9:0	RESERVED_1	R	0h	Reserved

3.8.2.72 EPWM_ETCNTINIT Register

3.8.2.72.1 EPWM_ETCNTINIT Register (Offset = 168h) [reset = 0h]

Event-Trigger Counter Initialization Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-214. EPWM_ETCNTINIT Name Register

15	14	13	12	11	10	9	8
RESERVED_1				SOCBINIT			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
SOCAINIT				INTINIT			
R/W				R/W			
0h				0h			

Table 3-377. EPWM_ETCNTINIT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_1	R	0h	Reserved
11:8	SOCBINIT	R/W	0h	EPWMxSOCB Counter 2 Initialization Bits The ET EPWMxSOCB counter is initialized with the contents of this register on an EPWM SYNC event or a software force.
7:4	SOCAINIT	R/W	0h	EPWMxSOCA Counter 2 Initialization Bits The ET EPWMxSOCA counter is initialized with the contents of this register on an EPWM SYNC event or a software force.
3:0	INTINIT	R/W	0h	EPWMxINT Counter 2 Initialization Bits The ET EPWMxINT counter is initialized with the contents of this register on an EPWM SYNC event or a software force.

3.8.2.73 EPWM_ETINTMIXEN Register

3.8.2.73.1 EPWM_ETINTMIXEN Register (Offset = 16Ch) [reset = 3h]

Event-Trigger Mixed INT Selection.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-215. EPWM_ETINTMIXEN Name Register

15		14		13		12		11		10		9		8	
RESERVED_1										DCAEVT1		CDD		CDU	
R										R/W		R/W		R/W	
0h										0h		0h		0h	
7		6		5		4		3		2		1		0	
CCD		CCU		CBD		CBU		CAD		CAU		PRD		ZRO	
R/W		R/W		R/W		R/W		R/W		R/W		R/W		R/W	
0h		0h		0h		0h		0h		0h		1h		1h	

Table 3-378. EPWM_ETINTMIXEN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	DCAEVT1	R/W	0h	Enable DCAEVT1.inter to the mixed ET interrupt trigger signal [ETINTMIX]. 0:DCAEVT1.soc event is not enabled 1:Enable DCAEVT1.soc event
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPD down-count match enable event is not enabled 1:Enable CMPD down-count match enable event
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPD up-count match enable event is not enabled 1:Enable CMPD up-count match enable event
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPC down-count match enable event
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPC up-count match enable event
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPB down-count match enable event is not enabled 1:Enable CMPB down-count match enable event
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPB up-count match enable event is not enabled 1:Enable CMPB up-count match enable event
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPA down-count match enable event is not enabled 1:Enable CMPA down-count match enable event
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the mixed ET interrupt trigger signal [ETINTMIX]. 0:CMPA up-count match enable event is not enabled 1:Enable CMPA up-count match enable event

Table 3-378. EPWM_ETINTMIXEN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	PRD	R/W	1h	Enable event time-base counter equal to period [TBCTR = TBPRD] to the mixed ET interrupt trigger signal [ETINTMIX]. 0:Period match event is not enabled 1:Enable period match event
0	ZRO	R/W	1h	Enable event time-base counter equal to zero [TBCTR = 0x00] to the mixed ET interrupt trigger signal [ETINTMIX]. 0:Zero match event is not enabled 1:Enable zero match event

3.8.2.74 EPWM_ETSOCAMIXEN Register

3.8.2.74.1 EPWM_ETSOCAMIXEN Register (Offset = 170h) [reset = 3h]

Event-Trigger Mixed SOCA Selection.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-216. EPWM_ETSOCAMIXEN Name Register

15		14		13		12		11		10		9		8	
RESERVED_1										DCAEVT1		CDD		CDU	
R										R/W		R/W		R/W	
0h										0h		0h		0h	
7		6		5		4		3		2		1		0	
CCD		CCU		CBD		CBU		CAD		CAU		PRD		ZRO	
R/W		R/W		R/W		R/W		R/W		R/W		R/W		R/W	
0h		0h		0h		0h		0h		0h		1h		1h	

Table 3-379. EPWM_ETSOCAMIXEN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	DCAEVT1	R/W	0h	Enable DCAEVT1.inter to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:DCAEVT1.soc event is not enabled 1:Enable DCAEVT1.soc event
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPD down-count match enable event
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPD up-count match enable event
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPC down-count match enable event
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPC up-count match enable event
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPB down-count match enable event
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPB up-count match enable event
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPA down-count match enable event
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPA up-count match enable event

Table 3-379. EPWM_ETSOCAMIXEN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	PRD	R/W	1h	Enable event time-base counter equal to period [TBCTR = TBPRD] to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:Period match event is not enabled 1:Enable period match event
0	ZRO	R/W	1h	Enable event time-base counter equal to zero [TBCTR = 0x00] to the mixed ET SOCA trigger signal [ETSOCAMIX]. 0:Zero match event is not enabled 1:Enable zero match event

3.8.2.75 EPWM_ETSOCBMIXEN Register

3.8.2.75.1 EPWM_ETSOCBMIXEN Register (Offset = 174h) [reset = 3h]

Event-Trigger Mixed SOCB Selection.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-217. EPWM_ETSOCBMIXEN Name Register

15		14		13		12		11		10		9		8	
RESERVED_1										DCBEVT1		CDD		CDU	
R										R/W		R/W		R/W	
0h										0h		0h		0h	
7		6		5		4		3		2		1		0	
CCD		CCU		CBD		CBU		CAD		CAU		PRD		ZRO	
R/W		R/W		R/W		R/W		R/W		R/W		R/W		R/W	
0h		0h		0h		0h		0h		0h		1h		1h	

Table 3-380. EPWM_ETSOCBMIXEN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	DCBEVT1	R/W	0h	Enable DCBEVT1.inter to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:DCBEVT1.soc event is not enabled 1:Enable DCBEVT1.soc event
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPD down-count match enable event
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPD up-count match enable event
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPC down-count match enable event
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPC up-count match enable event
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPB down-count match enable event
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPB up-count match enable event
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC down-count match enable event is not enabled 1:Enable CMPA down-count match enable event
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:CMPC up-count match enable event is not enabled 1:Enable CMPA up-count match enable event

Table 3-380. EPWM_ETSOCBMIXEN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	PRD	R/W	1h	Enable event time-base counter equal to period [TBCTR = TBPRD] to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:Period match event is not enabled 1:Enable period match event
0	ZRO	R/W	1h	Enable event time-base counter equal to zero [TBCTR = 0x00] to the mixed ET SOCB trigger signal [ETSOCBMIX]. 0:Zero match event is not enabled 1:Enable zero match event

3.8.2.76 EPWM_DCTRIPSEL Register

3.8.2.76.1 EPWM_DCTRIPSEL Register (Offset = 180h) [reset = 0h]

Digital Compare Trip Select Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-218. EPWM_DCTRIPSEL Name Register

15	14	13	12	11	10	9	8
DCBLCOMPSEL				DCBHCOMPSEL			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DCALCOMPSEL				DCAHCOMPSEL			
R/W				R/W			
0h				0h			

Table 3-381. EPWM_DCTRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	DCBLCOMPSEL	R/W	0h	Digital Compare B Low Input Select Bits 0000 TRIPIN1 0001 TRIPIN2 0010 TRIPIN3 0011 TRIPIN4 ... 1011 TRIPIN12 1100 Reserved 1101 TRIPIN14 1110 TRIPIN15 1111 Trip combination input [all trip inputs selected by DCBLTRIPSEL register ORed together]
11:8	DCBHCOMPSEL	R/W	0h	Digital Compare B High Input Select Bits 0000 TRIPIN1 0001 TRIPIN2 0010 TRIPIN3 0011 TRIPIN4 ... 1011 TRIPIN12 1100 Reserved 1101 TRIPIN14 1110 TRIPIN15 1111 Trip combination input [all trip inputs selected by DCBHTRIPSEL register ORed together]
7:4	DCALCOMPSEL	R/W	0h	Digital Compare A Low Input Select Bits 0000 TRIPIN1 0001 TRIPIN2 0010 TRIPIN3 0011 TRIPIN4 ... 1011 TRIPIN12 1100 Reserved 1101 TRIPIN14 1110 TRIPIN15 1111 Trip combination input [all trip inputs selected by DCALTRIPSEL register ORed together]

Table 3-381. EPWM_DCTRISEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	DCAHCOMPSEL	R/W	0h	Digital Compare A High Input Select Bits 0000 TRIPIN1 0001 TRIPIN2 0010 TRIPIN3 0011 TRIPIN4 ... 1011 TRIPIN12 1100 Reserved 1101 TRIPIN14 1110 TRIPIN15 1111 Trip combination input [all trip inputs selected by DCAHTRIPSEL register ORed together]

3.8.2.77 EPWM_DCACTL Register

3.8.2.77.1 EPWM_DCACTL Register (Offset = 186h) [reset = 0h]

Digital Compare A Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-219. EPWM_DCACTL Name Register

15	14	13	12	11	10	9	8
EVT2LAT	EVT2LATCLRSEL		EVT2LATSEL	RESERVED_1		EVT2FRCSYN CSEL	EVT2SRCSEL
R	R/W		R/W	R		R/W	R/W
0h	0h		0h	0h		0h	0h
7	6	5	4	3	2	1	0
EVT1LAT	EVT1LATCLRSEL		EVT1LATSEL	EVT1SYNCE	EVT1SOCE	EVT1FRCSYN CSEL	EVT1SRCSEL
R	R/W		R/W	R/W	R/W	R/W	R/W
0h	0h		0h	0h	0h	0h	0h

Table 3-382. EPWM_DCACTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	EVT2LAT	R	0h	Indicates the status of DCAEVT2LAT signal. 0 The DCAEVT2LAT latch is cleared. 1 The DCAEVT2LAT latch is set.
14:13	EVT2LATCLRSEL	R/W	0h	DCAEVT2 Latched clear source select: 00 CNT_ZERO event clears DCAEVT2 latch. 01 PRD_EQ event clears DCAEVT2 latch. 10 CNT_ZERO event or PRD_EQ event clears DCAEVT2 latch. 11 Reserved.
12	EVT2LATSEL	R/W	0h	DCAEVT2 Latched signal select: 0 Does not select the DCAEVT2 latched signal as source of DCAEVT2.force. 1 Selects the DCAEVT2 latched signal as source of DCAEVT2.force.
11:10	RESERVED_1	R	0h	Reserved
9	EVT2FRCSYNSEL	R/W	0h	DCAEVT2 Force Synchronization Signal Select 0:Source is synchronized with EPWMCLK 1:Source is passed through asynchronously
8	EVT2SRCSEL	R/W	0h	DCAEVT2 Source Signal Select 0:Source Is DCAEVT2 Signal 1:Source Is DCEVTFILT Signal
7	EVT1LAT	R	0h	Indicates the status of DCAEVT1LAT signal. 0 The DCAEVT1LAT latch is cleared. 1 The DCAEVT1LAT latch is set.
6:5	EVT1LATCLRSEL	R/W	0h	DCAEVT1 Latched clear source select: 00 CNT_ZERO event clears DCAEVT1 latch. 01 PRD_EQ event clears DCAEVT1 latch. 10 CNT_ZERO event or PRD_EQ event clears DCAEVT1 latch. 11 Reserved.
4	EVT1LATSEL	R/W	0h	DCAEVT1 Latched signal select: 0 Does not select the DCAEVT1 latched signal as source of DCAEVT1.force. 1 Selects the DCAEVT1 latched signal as source of DCAEVT1.force.
3	EVT1SYNCE	R/W	0h	DCAEVT1 SYNC, Enable/Disable 0:SYNC Generation Disabled 1:SYNC Generation Enabled
2	EVT1SOCE	R/W	0h	DCAEVT1 SOC, Enable/Disable 0:SOC Generation Disabled 1:SOC Generation Enabled

Table 3-382. EPWM_DCACTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	EVT1FRCSYNCSEL	R/W	0h	DCAEVT1 Force Synchronization Signal Select 0:Source is synchronized with EPWMCLK 1:Source is passed through asynchronously
0	EVT1SRCSEL	R/W	0h	DCAEVT1 Source Signal Select 0:Source Is DCAEVT1 Signal 1:Source Is DCEVTFILT Signal

3.8.2.78 EPWM_DCBCTL Register

3.8.2.78.1 EPWM_DCBCTL Register (Offset = 188h) [reset = 0h]

Digital Compare B Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-220. EPWM_DCBCTL Name Register

15	14	13	12	11	10	9	8
EVT2LAT	EVT2LATCLRSEL		EVT2LATSEL	RESERVED_1		EVT2FRCSYN CSEL	EVT2SRCSEL
R	R/W		R/W	R		R/W	R/W
0h	0h		0h	0h		0h	0h
7	6	5	4	3	2	1	0
EVT1LAT	EVT1LATCLRSEL		EVT1LATSEL	EVT1SYNCE	EVT1SOCE	EVT1FRCSYN CSEL	EVT1SRCSEL
R	R/W		R/W	R/W	R/W	R/W	R/W
0h	0h		0h	0h	0h	0h	0h

Table 3-383. EPWM_DCBCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	EVT2LAT	R	0h	Indicates the status of DCBEVT2LAT signal. 0 The DCBEVT2LAT latch is cleared. 1 The DCBEVT2LAT latch is set.
14:13	EVT2LATCLRSEL	R/W	0h	DCBEVT2 Latched clear source select: 00 CNT_ZERO event clears DCBEVT2 latch. 01 PRD_EQ event clears DCBEVT2 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT2 latch. 11 Reserved.
12	EVT2LATSEL	R/W	0h	DCBEVT2 Latched signal select: 0 Does not select the DCBEVT2 latched signal as source of DCBEVT2.force. 1 Selects the DCBEVT2 latched signal as source of DCBEVT2.force.
11:10	RESERVED_1	R	0h	Reserved
9	EVT2FRCSYNSEL	R/W	0h	DCBEVT2 Force Synchronization Signal Select 0:Source is synchronized with EPWMCLK 1:Source is passed through asynchronously
8	EVT2SRCSEL	R/W	0h	DCBEVT2 Source Signal Select 0:Source Is DCBEVT2 Signal 1:Source Is DCEVTFILT Signal
7	EVT1LAT	R	0h	Indicates the status of DCBEVT1LAT signal. 0 The DCBEVT1LAT latch is cleared. 1 The DCBEVT1LAT latch is set.
6:5	EVT1LATCLRSEL	R/W	0h	DCBEVT1 Latched clear source select: 00 CNT_ZERO event clears DCBEVT1 latch. 01 PRD_EQ event clears DCBEVT1 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT1 latch. 11 Reserved.
4	EVT1LATSEL	R/W	0h	DCBEVT1 Latched signal select: 0 Does not select the DCBEVT1 latched signal as source of DCBEVT1.force. 1 Selects the DCBEVT1 latched signal as source of DCBEVT1.force.
3	EVT1SYNCE	R/W	0h	DCBEVT1 SYNC, Enable/Disable 0:SYNC Generation Disabled 1:SYNC Generation Enabled
2	EVT1SOCE	R/W	0h	DCBEVT1 SOC, Enable/Disable 0:SOC Generation Disabled 1:SOC Generation Enabled

Table 3-383. EPWM_DCBCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	EVT1FRCSYNCSEL	R/W	0h	DCBEVT1 Force Synchronization Signal Select 0:Source is synchronized with EPWMCLK 1:Source is passed through asynchronously
0	EVT1SRCSEL	R/W	0h	DCBEVT1 Source Signal Select 0:Source Is DCBEVT1 Signal 1:Source Is DCEVTFILT Signal

3.8.2.79 EPWM_DCFCTL Register

3.8.2.79.1 EPWM_DCFCTL Register (Offset = 18Eh) [reset = 0h]

Digital Compare Filter Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-221. EPWM_DCFCTL Name Register

15	14	13	12	11	10	9	8
EDGESTATUS			EDGECOUNT			EDGEMODE	
R			R/W			R/W	
0h			0h			0h	
7	6	5	4	3	2	1	0
RESERVED_1	EDGEFILTSEL	PULSESEL		BLANKINV	BLANKE	SRCSEL	
R	R/W	R/W		R/W	R/W	R/W	
0h	0h	0h		0h	0h	0h	

Table 3-384. EPWM_DCFCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	EDGESTATUS	R	0h	Edge Status: These bits reflect the total number of edges currently captured. When the value matches the EDGECOUNT, the status bits are set to zero, and a TBCLK wide pulse is generated which can then be output on the DCEVTFILT signal. The edge counter can be reset by Writing 000 to the EDGECOUNT value:
12:10	EDGECOUNT	R/W	0h	Edge Count: These bits select how many edges to count before generating a TBCLK wide pulse on the DCEVTFILT signal: 000:no edges, reset current EDGESTATUS bits to 3'b000 001:1 edge 010:2 edges 011:3 edges 100:4 edges 101:5 edges 110:6 edges 111:7 edges
9:8	EDGEMODE	R/W	0h	Edge Mode Select: 00:Low To High Edge 01:High To Low Edge 10:Both Edges 11:Reserved
7	RESERVED_1	R	0h	Reserved
6	EDGEFILTSEL	R/W	0h	Edge Filter Select: 0:Edge Filter Not Selected 1:Edge Filter Selected
5:4	PULSESEL	R/W	0h	Pulse Select For Blanking & Capture Alignment 00:Time-base counter equal to period [TBCTR = TBPRD] 01:Time-base counter equal to zero [TBCTR = 0x00] 10:Time-base counter equal to zero [TBCTR = 0x00] or period [TBCTR = TBPRD] 11:Blank Pulse Mix
3	BLANKINV	R/W	0h	Blanking Window Inversion 0:Blanking window not inverted 1:Blanking window inverted
2	BLANKE	R/W	0h	Blanking Window Enable/Disable 0:Blanking window is disabled 1:Blanking window is enabled

Table 3-384. EPWM_DCFCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	SRCSEL	R/W	0h	Filter Block Signal Source Select 00:Source Is DCAEVT1 Signal 01:Source Is DCAEVT2 Signal 10:Source Is DCBEVT1 Signal 11:Source Is DCBEVT2 Signal

3.8.2.80 EPWM_DCCAPCTL Register

3.8.2.80.1 EPWM_DCCAPCTL Register (Offset = 190h) [reset = 0h]

Digital Compare Capture Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-222. EPWM_DCCAPCTL Name Register

15		14		13		12		11		10		9		8	
CAPMODE		CAPCLR		CAPSTS		RESERVED_1									
R/W		R/W1TS		R		R									
0h		0h		0h		0h									
7		6		5		4		3		2		1		0	
RESERVED_1												SHDWMODE		CAPE	
R												R/W		R/W	
0h												0h		0h	

Table 3-385. EPWM_DCCAPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	CAPMODE	R/W	0h	Counter Capture Mode 0:When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs, further trip [capture] events are ignored until the next PRD_eq or CNT_zero event [as selected by the PULSESEL bit in the DCFCTL register] re-triggers the capture mechanism. If active mode is enabled, via SHDWMODE bit in DCC0PCTL register, CPU reads of this register will return the active register value. If shadow mode is enabled, via SHDWMODE bit in DCC0PCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event [whichever is selected by PULSESEL bit in DCFCTL register]. CPU reads of this register will return the shadow register value. 1:When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs - it will set the CAPSTS flag and further trip [capture] events are ignored until this bit is cleared. CAPSTS can be cleared by writing to CAPCLR bit in DCC0PCTL register and it re-triggers the capture mechanism. If active mode is enabled, via SHDWMODE bit in DCC0PCTL register, CPU reads of this register will return the active register value. If shadow mode is enabled, via SHDWMODE bit in DCC0PCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event [whichever is selected by PULSESEL bit in DCFCTL register]. CPU reads of this register will return the shadow register value.
14	CAPCLR	R/W1TS	0h	DC Capture Latched Status Clear Flag 0:Writing a 0 has no effect. 1:Writing a 1 will clear this CAPSTS [set] condition.
13	CAPSTS	R	0h	Latched Status Flag for Capture Event 0:No DC capture event occurred. 1:A DC capture event has occurred.
12:2	RESERVED_1	R	0h	Reserved

Table 3-385. EPWM_DCCAPCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	SHDWMODE	R/W	0h	TBCTR Counter Capture Shadow Select Mode 0:Enable shadow mode. The DCC0P active register is copied to shadow register on a TBCTR = TBPRD or TBCTR = zero event as defined by the DCFCTL[PULSESEL] bit. CPU reads of the DCC0P register will return the shadow register contents. 1:Active Mode. In this mode the shadow register is disabled. CPU reads from the DCC0P register will always return the active register contents.
0	CAPE	R/W	0h	TBCTR Counter Capture Enable/Disable 0:Disable the time-base counter capture. 1:Enable the time-base counter capture.

3.8.2.81 EPWM_DCFOFFSET Register

3.8.2.81.1 EPWM_DCFOFFSET Register (Offset = 192h) [reset = 0h]

Digital Compare Filter Offset Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-223. EPWM_DCFOFFSET Name Register

15	14	13	12	11	10	9	8
DCFOFFSET							
R/W							
0h							
7	6	5	4	3	2	1	0
DCFOFFSET							
R/W							
0h							

Table 3-386. EPWM_DCFOFFSET Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DCFOFFSET	R/W	0h	Blanking Window Offset These 16-bits specify the number of TBCLK cycles from the blanking window reference to the point when the blanking window is applied. The blanking window reference is either period or zero as defined by the DCFCTL[PULSESEL] bit. This offset register is shadowed and the active register is loaded at the reference point defined by DCFCTL[PULSESEL]. The offset counter is also initialized and begins to count down when the active register is loaded. When the counter expires, the blanking window is applied. If the blanking window is currently active, then the blanking window counter is restarted.

3.8.2.82 EPWM_DCFOFFSETCNT Register

3.8.2.82.1 EPWM_DCFOFFSETCNT Register (Offset = 194h) [reset = 0h]

Digital Compare Filter Offset Counter Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-224. EPWM_DCFOFFSETCNT Name Register

15	14	13	12	11	10	9	8
DCFOFFSETCNT							
R							
0h							
7	6	5	4	3	2	1	0
DCFOFFSETCNT							
R							
0h							

Table 3-387. EPWM_DCFOFFSETCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DCFOFFSETCNT	R	0h	Blanking Offset Counter These 16-bits are read only and indicate the current value of the offset counter. The counter counts down to zero and then stops until it is re-loaded on the next period or zero event as defined by the DCFCTL[PULSESEL] bit. The offset counter is not affected by the free/soft emulation bits. That is, it will always continue to count down if the device is halted by an emulation stop.

3.8.2.83 EPWM_DCFWINDOW Register

3.8.2.83.1 EPWM_DCFWINDOW Register (Offset = 196h) [reset = 0h]

Digital Compare Filter Window Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-225. EPWM_DCFWINDOW Name Register

15	14	13	12	11	10	9	8
DCFWINDOW							
R/W							
0h							
7	6	5	4	3	2	1	0
DCFWINDOW							
R/W							
0h							

Table 3-388. EPWM_DCFWINDOW Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DCFWINDOW	R/W	0h	Blanking Window Width 00h No blanking window is generated. 01-FFFFh: Specifies the width of the blanking window in TBCLK cycles. The blanking window begins when the offset counter expires. When this occurs, the window counter is loaded and begins to count down. If the blanking window is currently active and the offset counter expires, the blanking window counter is not restarted and the blanking window is cut short prematurely. Care should be taken to avoid this situation. The blanking window can cross a PWM period boundary.

3.8.2.84 EPWM_DCFWINDOWCNT Register

3.8.2.84.1 EPWM_DCFWINDOWCNT Register (Offset = 198h) [reset = 0h]

Digital Compare Filter Window Counter Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-226. EPWM_DCFWINDOWCNT Name Register

15	14	13	12	11	10	9	8
DCFWINDOWCNT							
R							
0h							
7	6	5	4	3	2	1	0
DCFWINDOWCNT							
R							
0h							

Table 3-389. EPWM_DCFWINDOWCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DCFWINDOWCNT	R	0h	Blanking Window Counter These 16 bits are read only and indicate the current value of the window counter. The counter counts down to zero and then stops until it is re-loaded when the offset counter reaches zero again.

3.8.2.85 EPWM_BLANKPULSEMIXSEL Register

3.8.2.85.1 EPWM_BLANKPULSEMIXSEL Register (Offset = 19Ah) [reset = 0h]

Blanking window trigger pulse select register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-227. EPWM_BLANKPULSEMIXSEL Name Register

15		14		13		12		11		10		9		8	
RESERVED_1												CDD	CDU		
R												R/W	R/W		
0h												0h	0h		
7		6		5		4		3		2		1		0	
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-390. EPWM_BLANKPULSEMIXSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the blanking window trigger [BLANKPULSEMIX]. 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the blanking window trigger [BLANKPULSEMIX]. 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the blanking window trigger [BLANKPULSEMIX]. 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the blanking window trigger [BLANKPULSEMIX]. 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the blanking window trigger [BLANKPULSEMIX]. 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal [BLANKPULSEMIX]. 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the blanking window trigger [BLANKPULSEMIX]. 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the blanking window trigger [BLANKPULSEMIX]. 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event
1	PRD	R/W	0h	Enable event time-base counter equal to period [TBCTR = TBPRD] to the blanking window trigger [BLANKPULSEMIX]. 0: Period match event is not enabled 1: Enable period match event

Table 3-390. EPWM_BLANKPULSEMIXSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	ZRO	R/W	0h	Enable event time-base counter equal to zero [TBCTR = 0x00] to the blanking window trigger [BLANKPULSEMIX]. 0:Zero match event is not enabled 1:Enable zero match event

3.8.2.86 EPWM_DCCAPMIXSEL Register

3.8.2.86.1 EPWM_DCCAPMIXSEL Register (Offset = 19Ch) [reset = 0h]

Capture Event pulse select register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-228. EPWM_DCCAPMIXSEL Name Register

15		14		13		12		11		10		9		8	
RESERVED_1												CDD	CDU		
R												R/W	R/W		
0h												0h	0h		
7		6		5		4		3		2		1		0	
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-391. EPWM_DCCAPMIXSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the blanking window trigger [DCC0PMIX]. 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the blanking window trigger [DCC0PMIX]. 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the blanking window trigger [DCC0PMIX]. 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the blanking window trigger [DCC0PMIX]. 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the blanking window trigger [DCC0PMIX]. 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal [DCC0PMIX]. 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the blanking window trigger [DCC0PMIX]. 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the blanking window trigger [DCC0PMIX]. 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event
1	PRD	R/W	0h	Enable event time-base counter equal to period [TBCTR = TBPRD] to the blanking window trigger [DCC0PMIX]. 0: Period match event is not enabled 1: Enable period match event

Table 3-391. EPWM_DCCAPMIXSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	ZRO	R/W	0h	Enable event time-base counter equal to zero [TBCTR = 0x00] to the blanking window trigger [DCC0PMIX]. 0:Zero match event is not enabled 1:Enable zero match event

3.8.2.87 EPWM_DCCAP Register

3.8.2.87.1 EPWM_DCCAP Register (Offset = 19Eh) [reset = 0h]

Digital Compare Counter Capture Register .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-229. EPWM_DCCAP Name Register

15	14	13	12	11	10	9	8
DCCAP							
R							
0h							
7	6	5	4	3	2	1	0
DCCAP							
R							
0h							

Table 3-392. EPWM_DCCAP Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DCCAP	R	0h	<p>Digital Compare Time-Base Counter Capture</p> <p>To enable time-base counter capture, set the DCC0PCLT[CAPE] bit to 1. If enabled, reflects the value of the time-base counter [TBCTR] on the low to high edge transition of a filtered [DCEVTFLT] event. Further capture events are ignored until the next period or zero as selected by the DCFCTL[PULSESEL] bit. Shadowing of DCC0P is enabled and disabled by the DCC0PCTL[SHDWMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If DCC0PCTL[SHDWMODE] = 0, then the shadow is enabled. In this mode, the active register is copied to the shadow register on the TBCTR = TBPRD or TBCTR = zero as defined by the DCFCTL[PULSESEL] bit. CPU reads of this register will return the shadow register value. - If DCC0PCTL[SHDWMODE] = 1, then the shadow register is disabled. In this mode, CPU reads will return the active register value. The active and shadow registers share the same memory map address.

3.8.2.88 EPWM_DCAHTRIPSEL Register

3.8.2.88.1 EPWM_DCAHTRIPSEL Register (Offset = 1A4h) [reset = 0h]

Digital Compare AH Trip Select .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-230. EPWM_DCAHTRIPSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1	TRIPINPUT15	TRIPINPUT14	TRIPINPUT13	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-393. EPWM_DCAHTRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAH mux
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAH mux
12	TRIPINPUT13	R/W	0h	TRIP Input 13 0: Trip Input 13 not selected as combinational ORed input 1: Trip Input 13 selected as combinational ORed input to DCAH mux
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAH mux
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAH mux
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAH mux
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAH mux
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAH mux
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAH mux
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAH mux
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAH mux
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAH mux

Table 3-393. EPWM_DCAHTRIPSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAH mux
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAH mux
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAH mux

3.8.2.89 EPWM_DCALTRIPSEL Register

3.8.2.89.1 EPWM_DCALTRIPSEL Register (Offset = 1A6h) [reset = 0h]

Digital Compare AL Trip Select .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-231. EPWM_DCALTRIPSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1	TRIPINPUT15	TRIPINPUT14	TRIPINPUT13	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-394. EPWM_DCALTRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux
12	TRIPINPUT13	R/W	0h	TRIP Input 13 0: Trip Input 13 not selected as combinational ORed input 1: Trip Input 13 selected as combinational ORed input to DCAL mux
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux

Table 3-394. EPWM_DCALTRIPSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux

3.8.2.90 EPWM_DCBHTRIPSEL Register

3.8.2.90.1 EPWM_DCBHTRIPSEL Register (Offset = 1A8h) [reset = 0h]

Digital Compare BH Trip Select .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-232. EPWM_DCBHTRIPSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1	TRIPINPUT15	TRIPINPUT14	TRIPINPUT13	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-395. EPWM_DCBHTRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCBH mux
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCBH mux
12	TRIPINPUT13	R/W	0h	TRIP Input 13 0: Trip Input 13 not selected as combinational ORed input 1: Trip Input 13 selected as combinational ORed input to DCBH mux
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCBH mux
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCBH mux
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCBH mux
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCBH mux
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCBH mux
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCBH mux
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCBH mux
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCBH mux
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCBH mux

Table 3-395. EPWM_DCBHTRIPSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCBH mux
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCBH mux
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCBH mux

3.8.2.91 EPWM_DCBLTRIPSEL Register

3.8.2.91.1 EPWM_DCBLTRIPSEL Register (Offset = 1AAh) [reset = 0h]

Digital Compare BL Trip Select .

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-233. EPWM_DCBLTRIPSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1	TRIPINPUT15	TRIPINPUT14	TRIPINPUT13	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-396. EPWM_DCBLTRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux
12	TRIPINPUT13	R/W	0h	TRIP Input 13 0: Trip Input 13 not selected as combinational ORed input 1: Trip Input 13 selected as combinational ORed input to DCAL mux
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux

Table 3-396. EPWM_DCBLTRIPSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux

3.8.2.92 EPWM_CAPCTL Register

3.8.2.92.1 EPWM_CAPCTL Register (Offset = 1ACh) [reset = 0h]

Event Capture Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-234. EPWM_CAPCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_2							FRCLOAD
R							R/W1TS
0h							0h
7	6	5	4	3	2	1	0
RESERVED_1			PULSECTL	CAPINPOL	CAPGATEPOL		SRCSEL
R			R/W	R/W	R/W		R/W
0h			0h	0h	0h		0h

Table 3-397. EPWM_CAPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_2	R	0h	Reserved
8	FRCLOAD	R/W1TS	0h	0:Writing of 0 is ignored. Always reads back a 0. 1:Forces a LOAD to occur on the DCC0P - an equivalent LOAD.active pulse
7:5	RESERVED_1	R	0h	Reserved
4	PULSECTL	R/W	0h	Capture Input Polarity Select Mux: 0:Pulse selection determined by PULSESEL bits [common pulse selection for Blanking and Capture logic] 1:Pulse selection determined by CAPMIXSEL register [independent pulse selection for Blanking and Capture logic]
3	CAPINPOL	R/W	0h	Capture Input Polarity Select Mux: 0:CAPIN.sync not inverted 1:CAPIN.sync Inverted Default state assumption for these inputs can be active high. If the user is providing active low signal then invert option can be configured
2:1	CAPGATEPOL	R/W	0h	Capture Gate Input Polarity Select Mux: 00:Set to 1 - Gate is always ON 01:Set to 0 - Gate is always OFF 10:CAPGATE.sync 11:CAPGATE.sync Inverted Default state assumption for these inputs can be active high. If the user is providing active low signal then invert option can be configured
0	SRCSEL	R/W	0h	Capture Logic Input Select Mux: 0:DCEVTFILT [Sync] - same as Type-4 1:CAPIN.sync

3.8.2.93 EPWM_CAPGATETRIPSEL Register

3.8.2.93.1 EPWM_CAPGATETRIPSEL Register (Offset = 1AEh) [reset = 0h]

Event Capture Gate Trip input select.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-235. EPWM_CAPGATETRIPSEL Name Register

15		14		13		12		11		10		9		8	
RESERVED_1	TRIPINPUT15	TRIPINPUT14	TRIPINPUT13	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9								
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
0h	0h	0h	0h	0h	0h	0h	0h								
7		6		5		4		3		2		1		0	
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-398. EPWM_CAPGATETRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to CAPGATE mux
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to CAPGATE mux
12	TRIPINPUT13	R/W	0h	TRIP Input 13 0: Trip Input 13 not selected as combinational ORed input 1: Trip Input 13 selected as combinational ORed input to CAPGATE mux
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to CAPGATE mux
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to CAPGATE mux
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to CAPGATE mux
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to CAPGATE mux
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to CAPGATE mux
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to CAPGATE mux

Table 3-398. EPWM_CAPGATETRIPSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to CAPGATE mux
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to CAPGATE mux
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to CAPGATE mux
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to CAPGATE mux
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to CAPGATE mux
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to CAPGATE mux

3.8.2.94 EPWM_CAPINTRIPSEL Register

3.8.2.94.1 EPWM_CAPINTRIPSEL Register (Offset = 1B0h) [reset = 0h]

Event Capture Trip input select.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-236. EPWM_CAPINTRIPSEL Name Register

15		14		13		12		11		10		9		8	
RESERVED_1	TRIPINPUT15	TRIPINPUT14	TRIPINPUT13	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9								
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
0h	0h	0h	0h	0h	0h	0h	0h								
7		6		5		4		3		2		1		0	
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 3-399. EPWM_CAPINTRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to CAPIN mux
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to CAPIN mux
12	TRIPINPUT13	R/W	0h	TRIP Input 13 0: Trip Input 13 not selected as combinational ORed input 1: Trip Input 13 selected as combinational ORed input to CAPIN mux
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to CAPIN mux
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to CAPIN mux
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to CAPIN mux
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to CAPIN mux
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to CAPIN mux
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to CAPIN mux
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to CAPIN mux
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to CAPIN mux
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to CAPIN mux

Table 3-399. EPWM_CAPINTRIPSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to CAPIN mux
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to CAPIN mux
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to CAPIN mux

3.8.2.95 EPWM_CAPTRIPSEL Register

3.8.2.95.1 EPWM_CAPTRIPSEL Register (Offset = 1B2h) [reset = 0h]

Event Capture Signal Select.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-237. EPWM_CAPTRIPSEL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPGATECOMPSEL				CAPINCOMPSEL			
R/W				R/W			
0h				0h			

Table 3-400. EPWM_CAPTRIPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:4	CAPGATECOMPSEL	R/W	0h	Digital Compare A Low Input Select Bits 0000 TRIPIN1 0001 TRIPIN2 0010 TRIPIN3 0011 TRIPIN4 ... 1011 TRIPIN12 1100 Reserved 1101 TRIPIN14 1110 TRIPIN15 1111 Trip combination input [all trip inputs selected by CAPGATECOMPSEL register ORed together]
3:0	CAPINCOMPSEL	R/W	0h	Digital Compare A High Input Select Bits 0000 TRIPIN1 0001 TRIPIN2 0010 TRIPIN3 0011 TRIPIN4 ... 1011 TRIPIN12 1100 Reserved 1101 TRIPIN14 1110 TRIPIN15 1111 Trip combination input [all trip inputs selected by CAPINCOMPSEL register ORed together]

3.8.2.96 EPWM_EPWMLOCK Register

3.8.2.96.1 EPWM_EPWMLOCK Register (Offset = 1F4h) [reset = 0h]

EPWM Lock Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-238. EPWM_EPWMLOCK Name Register

31	30	29	28	27	26	25	24
KEY							
R/W							
0h							
23	22	21	20	19	18	17	16
KEY							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			DCLOCK	TZCLRLOCK	TZCFGLOCK	GLLOCK	HRLOCK
R			R/R/WONCE	R/R/WONCE	R/R/WONCE	R/R/WONCE	R/R/WONCE
0h			0h	0h	0h	0h	0h

Table 3-401. EPWM_EPWMLOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	KEY	R/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed [provided the KEY matches]. 16-bit writes to the upper or lower half of this register will be ignored
15:5	RESERVED_1	R	0h	Reserved
4	DCLOCK	R/R/ WONCE	0h	0:Digital Compare registers from 0xC0 to 0xD9 offsets are protected by EALLOW. 1:Digital Compare registers from 0xC0 and 0xD9 offsets are locked and not writable.
3	TZCLRLOCK	R/R/ WONCE	0h	0:Digital Compare registers from 0x97 to 0x9B offsets are protected by EALLOW. 1:Digital Compare registers from 0x97 and 0x9B offsets are locked and not writable.
2	TZCFGLOCK	R/R/ WONCE	0h	0:TripZone registers from 0x80 to 0x8D and TZTRIPOUTSEL at 0x9D offsets are protected by EALLOW. 1:TripZone registers from 0x80 and 0x8D and TZTRIPOUTSEL at 0x9D offsets are locked and not writable.
1	GLLOCK	R/R/ WONCE	0h	0:TripZone registers from 0x34 to 0x35 offsets are protected by EALLOW. 1:TripZone registers from 0x34 to 0x35 offsets are locked and not writable
0	HRLOCK	R/R/ WONCE	0h	0: HRPWM registers from 0x20 to 0x2D offsets are protected by EALLOW 1:HRPWM registers from 0x20 and 0x2D offsets are locked and not writable.

3.8.2.97 EPWM_HWVDELVAL Register

3.8.2.97.1 EPWM_HWVDELVAL Register (Offset = 1FAh) [reset = 0h]

Hardware Valley Mode Delay Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-239. EPWM_HWVDELVAL Name Register

15	14	13	12	11	10	9	8
HWVDELVAL							
R							
0h							
7	6	5	4	3	2	1	0
HWVDELVAL							
R							
0h							

Table 3-402. EPWM_HWVDELVAL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	HWVDELVAL	R	0h	Hardware Valley Delay Value Register This read only register reflects the hardware delay value calculated by the equations defined in VCAPCTL[VDELAYDIV]. This reflects the latest value from the hardware calculations and can change every time valley capture sequence is triggered and VCAP1 and VCAP2 values are updated.

3.8.2.98 EPWM_VCNTVAL Register

3.8.2.98.1 EPWM_VCNTVAL Register (Offset = 1FCh) [reset = 0h]

Hardware Valley Counter Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-240. EPWM_VCNTVAL Name Register

15	14	13	12	11	10	9	8
VCNTVAL							
R							
0h							
7	6	5	4	3	2	1	0
VCNTVAL							
R							
0h							

Table 3-403. EPWM_VCNTVAL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	VCNTVAL	R	0h	Valley Time Base Counter Register This register reflects the captured VCNT value upon occurrence of STOPEDGE selected in VCNTCFG register.

3.8.2.99 EPWM_XCMPCTL1 Register

3.8.2.99.1 EPWM_XCMPCTL1 Register (Offset = 400h) [reset = 0h]

XCMP Mode Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-241. EPWM_XCMPCTL1 Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2				XCMPB_ALLOC			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
XCMPA_ALLOC				RESERVED_1		XCMPSPPLIT	XCMPEN
R/W				R		R/W	R/W
0h				0h		0h	0h

Table 3-404. EPWM_XCMPCTL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED_2	R	0h	Reserved
11:8	XCMPB_ALLOC	R/W	0h	XCMPn register allocation for CMPB: - 0 --> Reserved - 1 --> Reserved - 2 --> Reserved - 3 --> Reserved - 4 --> Reserved - 5 --> XCMP5 - 6 --> XCMP5, XCMP6 - 7 --> XCMP5, XCMP6, XCMP7 - 8 --> XCMP5, XCMP6, XCMP7, XCMP8 This register settings will take effect only when XCMPEN==1 And XCMPSPPLIT ==1
7:4	XCMPA_ALLOC	R/W	0h	XCMPn register allocation for CMPA: - 0 --> No XCMP - 1 --> XCMP1 - 2 --> XCMP1, XCMP2 - 3 --> XCMP1, XCMP2, XCMP3 - 4 --> XCMP1, XCMP2, XCMP3, XCMP4 - 5 --> XCMP1, XCMP2, XCMP3, XCMP4, XCMP5 - 6 --> XCMP1, XCMP2, XCMP3, XCMP4, XCMP5, XCMP6 - 7 --> XCMP1, XCMP2, XCMP3, XCMP4, XCMP5, XCMP6, XCMP7 - 8 --> XCMP1, XCMP2, XCMP3, XCMP4, XCMP5, XCMP6, XCMP7, XCMP8 This register settings will take effect only when XCMPEN==1 If XCMPSPPLIT ==1, this field cannot be greater than 4. If XCMPSPPLIT ==1 only lower 3 bits are used in this field.
3:2	RESERVED_1	R	0h	Reserved

Table 3-404. EPWM_XCMPCTL1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	XCMPSPPLIT	R/W	0h	XCMP Register Allocation Options: 0 : XCMP1-8 --> CMPA 1 : XCMP1-4 -->CMPA, XCMP5-8 CMPB This register settings will take effect only when XCMPEN==1
0	XCMPEN	R/W	0h	XCMP Compare Register Operation Enable: 0 XCMP register operation Disabled [operation compatible to Type-4] 1 XCMP register operation Enabled [New CMPx registers are effective - section 1.3 details the operation]

3.8.2.100 EPWM_XLOADCTL Register

3.8.2.100.1 EPWM_XLOADCTL Register (Offset = 410h) [reset = 0h]

XCMP Mode Load Control Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-242. EPWM_XLOADCTL Name Register

31	30	29	28	27	26	25	24
RESERVED_8	RPTBUF3CNT			RESERVED_7	RPTBUF3PRD		
R	R			R	R/W		
0h	0h			0h	0h		
23	22	21	20	19	18	17	16
RESERVED_6	RPTBUF2CNT			RESERVED_5	RPTBUF2PRD		
R	R			R	R/W		
0h	0h			0h	0h		
15	14	13	12	11	10	9	8
RESERVED_4				SHDWBUFPTR_LOADMULTIPLE	SHDWBUFPTR_LOADONCE		
R				R	R/W		
0h				0h	0h		
7	6	5	4	3	2	1	0
RESERVED_3	SHDWLEVEL			RESERVED_2	LOADMODE	RESERVED_1	
R	R/W			R	R/W	R	
0h	0h			0h	0h	0h	

Table 3-405. EPWM_XLOADCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED_8	R	0h	Reserved
30:28	RPTBUF3CNT	R	0h	Repeat Count Status Shadow Buffer 3: These bits indicate how many times shadow buffer 3 has been applied before moving to the next buffer I.e, shadow buffer 1. 3'b000 Shadow buffer reset value with STARTLD and copied to Active register 3'b001 Shadow buffer applied twice on 2 successive load strobes 3'b010 Shadow buffer applied thrice on 3 successive load strobes . . 3'b111 Shadow buffer applied 8 times on 8 successive load strobes These bits reset to zero every time STARTLD is initiated.
27	RESERVED_7	R	0h	Reserved
26:24	RPTBUF3PRD	R/W	0h	Repeat Count Shadow Buffer 3 : These bits indicate how many times shadow buffer 3 will be applied before moving to the next buffer I.e, shadow buffer 1. 3'b000 Apply shadow buffer once and move to the next shadow buffer on the following load pulse 3'b001 Apply shadow buffer twice on 2 successive load strobes and move to the next shadow buffer on the following load pulse 3'b010 Apply shadow buffer thrice on 3 successive load strobes and move to the next shadow buffer on the following load pulse . . 3'b111 Apply shadow buffer 8 times on 8 successive load strobes and move to the next shadow buffer on the following load pulse
23	RESERVED_6	R	0h	Reserved

Table 3-405. EPWM_XLOADCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22:20	RPTBUF2CNT	R	0h	Repeat Count Status Shadow Buffer 2: These bits indicate how many times shadow buffer 2 has been applied before moving to the next buffer I.e, shadow buffer 1. 3'b000 Shadow buffer reset value with STARTLD and copied to Active register 3'b001 Shadow buffer applied twice on 2 successive load strobes 3'b010 Shadow buffer applied thrice on 3 successive load strobes . . 3'b111 Shadow buffer applied 8 times on 8 successive load strobes These bits reset to zero every time STARTLD is initiated.
19	RESERVED_5	R	0h	Reserved
18:16	RPTBUF2PRD	R/W	0h	Repeat Count Shadow Buffer 2 : These bits indicate how many times shadow buffer 2 will be applied before moving to the next buffer I.e, shadow buffer 1. 3'b000 Apply shadow buffer once and move to the next shadow buffer on the following load pulse 3'b001 Apply shadow buffer twice on 2 successive load strobes and move to the next shadow buffer on the following load pulse 3'b010 Apply shadow buffer thrice on 3 successive load strobes and move to the next shadow buffer on the following load pulse . . 2'b12'b11 Apply shadow buffer 8 times on 8 successive load strobes and move to the next shadow buffer on the following load pulse
15:12	RESERVED_4	R	0h	Reserved
11:10	SHDWBUFPTR_LOADMULTIPLE	R	0h	Register Load event count: These bits indicate the current shadow buffer in use. 2'b00 Reset value 0,1 1 Shadow buffer 1 in use 2'b10 2 Shadow buffer 2 in use 2'b11 3 Shadow buffer 3 in use
9:8	SHDWBUFPTR_LOADONCE	R/W	0h	Register Load event count: These bits indicate the current shadow buffer in use. 2'b00 Reset value 0,1 1 Shadow buffer 1 in use 2'b10 2 Shadow buffer 2 in use 2'b11 3 Shadow buffer 3 in use
7:6	RESERVED_3	R	0h	Reserved
5:4	SHDWLEVEL	R/W	0h	Shadow Register Level Allocation Options: These bits are effective only when XCOMPEN is enabled. 2'b00 : XXXX Shadow level is set at zero. XXXX Active register is available 2'b01 : XXXX Shadow level is set at 1. XXXX_SHDW1 and Active registers are available 2'b10 : XXXX Shadow level is set at 1. XXXX_SHDW1, XXXX_SHDW2 and Active registers are available 2'b11 : XXXX Shadow level is set at 1. XXXX_SHDW1, XXXX_SHDW2, XXXX_SHDW3 and Active registers are available
3	RESERVED_2	R	0h	Reserved
2	LOADMODE	R/W	0h	Load mode selection for Shadow registers: These bits are effective only when XCOMPEN is enabled. 0 : [LOADONCE] Load occurs at every load strobe [CNT_Zero or FRCLD] from SHDWn Active registers. And STARTLD is cleared after 1 load strobe. SHDWBUFPTR is not automatically decremented in this case. User would set the SHDWBUFPTR for subsequent loads. 1 : [LOADMULTIPLE] Load occurs at every load strobe [CNT_Zero or FRCLD] from SHDWnActive registers. And STARTLD is cleared after SHDWLEVEL number of load strobes. SHDWBUFPTR decrements by 1 on a load strobe, until the SHDWBUFPTR reaches 1.

Table 3-405. EPWM_XLOADCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	RESERVED_1	R	0h	Reserved

3.8.2.101 EPWM_XLOAD Register

3.8.2.101.1 EPWM_XLOAD Register (Offset = 418h) [reset = 0h]

XCMP Mode Load Enable Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-243. EPWM_XLOAD Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						FRCLD	STARTLD
R						R/W1TS	R/W1TS
0h						0h	0h

Table 3-406. EPWM_XLOAD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED_1	R	0h	Reserved
1	FRCLD	R/W1TS	0h	Force reload event in one shot mode : Writing a 1 to this bit turn force one load event at the input of the event pre-scale counter as shown in the diagram below. This bit is intended to be used for testing and/or software force loading of the events in global load mode. Writing of 0 will be ignored. Always reads back a 0.
0	STARTLD	R/W1TS	0h	Enable reload event : Writing a 1 to this bit turn the one shot latch condition ON. Upon occurrence of a chosen load strobe, one shadow to active reload occurs and the latch will be cleared. Hence Writing "1" to this bit would allow load strobe event to pass through and block further strobe events. Writing of 0 will be ignored. Always reads back a 0.

3.8.2.102 EPWM_EPWMXLINKXLOAD Register

3.8.2.102.1 EPWM_EPWMXLINKXLOAD Register (Offset = 41Ch) [reset = 0h]

Link register across PWM modules.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-244. EPWM_EPWMXLINKXLOAD Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				XLOADLINK			
R				R/W			
0h				0h			

Table 3-407. EPWM_EPWMXLINKXLOAD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED_1	R	0h	Reserved
4:0	XLOADLINK	R/W	0h	XLOAD Link Bits: Writes to the XLOAD registers in the EPWM module selected by the following bit selections results in a simultaneous write to the current EPWM module's XLOAD registers 5'b00000: EPWM0 5'b00001: EPWM1 5'b00010: EPWM2 5'b00011: EPWM3 5'b00100: EPWM4 5'b00101: EPWM5 5'b00110: EPWM6 5'b00111: EPWM7 5'b01000: EPWM8 5'b01001: EPWM9 5'b01010: EPWM10 5'b01011: EPWM11 5'b01100: EPWM12 ... 5'b11111: EPWM31

3.8.2.103 EPWM_XREGSHDW1STS Register

3.8.2.103.1 EPWM_XREGSHDW1STS Register (Offset = 420h) [reset = 0h]

Shadow Buffer 1 Update Status Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)
Figure 3-245. EPWM_XREGSHDW1STS Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1	XMIN_SHDW1 FULL	XMAX_SHDW1 FULL	XAQCTLB_SH DW1FULL	XAQCTLA_SH DW1FULL	CMPD_SHDW1 FULL	CMPC_SHDW1 FULL	XTBPRD_SHD W1FULL
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
XCMP8_SHDW 1FULL	XCMP7_SHDW 1FULL	XCMP6_SHDW 1FULL	XCMP5_SHDW 1FULL	XCMP4_SHDW 1FULL	XCMP3_SHDW 1FULL	XCMP2_SHDW 1FULL	XCMP1_SHDW 1FULL
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-408. EPWM_XREGSHDW1STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED_1	R	0h	Reserved
14	XMIN_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
13	XMAX_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
12	XAQCTLB_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
11	XAQCTLA_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
10	CMPD_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
9	CMPC_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
8	XTBPRD_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
7	XCMP8_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value

Table 3-408. EPWM_XREGSHDW1STS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	XCMP7_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
5	XCMP6_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
4	XCMP5_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
3	XCMP4_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
2	XCMP3_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
1	XCMP2_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
0	XCMP1_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value

3.8.2.104 EPWM_XREGSHDW2STS Register
3.8.2.104.1 EPWM_XREGSHDW2STS Register (Offset = 428h) [reset = 0h]

Shadow Buffer 2 Update Status Register.

[Return to Summary Table](#)
[Return to Table 3-297](#)
Figure 3-246. EPWM_XREGSHDW2STS Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1	XMIN_SHDW2FULL	XMAX_SHDW2FULL	XAQCTLB_SHDW2FULL	XAQCTLA_SHDW2FULL	CMPD_SHDW2FULL	CMPC_SHDW2FULL	XTBPRD_SHDW2FULL
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
XCMP8_SHDW2FULL	XCMP7_SHDW2FULL	XCMP6_SHDW2FULL	XCMP5_SHDW2FULL	XCMP4_SHDW2FULL	XCMP3_SHDW2FULL	XCMP2_SHDW2FULL	XCMP1_SHDW2FULL
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-409. EPWM_XREGSHDW2STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED_1	R	0h	Reserved
14	XMIN_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
13	XMAX_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
12	XAQCTLB_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
11	XAQCTLA_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
10	CMPD_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
9	CMPC_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
8	XTBPRD_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
7	XCMP8_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value

Table 3-409. EPWM_XREGSHDW2STS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	XCMP7_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
5	XCMP6_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
4	XCMP5_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
3	XCMP4_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
2	XCMP3_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
1	XCMP2_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
0	XCMP1_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value

3.8.2.105 EPWM_XREGSHDW3STS Register

3.8.2.105.1 EPWM_XREGSHDW3STS Register (Offset = 430h) [reset = 0h]

Shadow Buffer 3 Update Status Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)
Figure 3-247. EPWM_XREGSHDW3STS Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1	XMIN_SHDW3 FULL	XMAX_SHDW3 FULL	XAQCTLB_SH DW3FULL	XAQCTLA_SH DW3FULL	CMPD_SHDW3 FULL	CMPC_SHDW3 FULL	XTBPRD_SHD W3FULL
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
XCMP8_SHDW 3FULL	XCMP7_SHDW 3FULL	XCMP6_SHDW 3FULL	XCMP5_SHDW 3FULL	XCMP4_SHDW 3FULL	XCMP3_SHDW 3FULL	XCMP2_SHDW 3FULL	XCMP1_SHDW 3FULL
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-410. EPWM_XREGSHDW3STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	RESERVED_1	R	0h	Reserved
14	XMIN_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
13	XMAX_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
12	XAQCTLB_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
11	XAQCTLA_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
10	CMPD_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
9	CMPC_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
8	XTBPRD_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
7	XCMP8_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value

Table 3-410. EPWM_XREGSHDW3STS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	XCMP7_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
5	XCMP6_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
4	XCMP5_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
3	XCMP4_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
2	XCMP3_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
1	XCMP2_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value
0	XCMP1_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value

3.8.2.106 EPWM_XCMP1_ACTIVE Register

3.8.2.106.1 EPWM_XCMP1_ACTIVE Register (Offset = 600h) [reset = 0h]

Additional Compare 1 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-248. EPWM_XCMP1_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP1_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP1_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP1HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP1HR_ACTIVE							
R/W							
0h							

Table 3-411. EPWM_XCMP1_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP1_ACTIVE	R/W	0h	XCMP1_ACTIVE Register The value in the XCMP1_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP1HR_ACTIVE	R/W	0h	XCMP1HR_ACTIVE Register The value in the XCMP1HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.107 EPWM_XCMP2_ACTIVE Register

3.8.2.107.1 EPWM_XCMP2_ACTIVE Register (Offset = 604h) [reset = 0h]

Additional Compare 2 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-249. EPWM_XCMP2_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP2_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP2_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP2HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP2HR_ACTIVE							
R/W							
0h							

Table 3-412. EPWM_XCMP2_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP2_ACTIVE	R/W	0h	XCMP2_ACTIVE Register The value in the XCMP2_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP2HR_ACTIVE	R/W	0h	XCMP2HR_ACTIVE Register The value in the XCMP2HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.108 EPWM_XCMP3_ACTIVE Register

3.8.2.108.1 EPWM_XCMP3_ACTIVE Register (Offset = 608h) [reset = 0h]

Additional Compare 3 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-250. EPWM_XCMP3_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP3_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP3_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP3HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP3HR_ACTIVE							
R/W							
0h							

Table 3-413. EPWM_XCMP3_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP3_ACTIVE	R/W	0h	XCMP3_ACTIVE Register The value in the XCMP3_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP3HR_ACTIVE	R/W	0h	XCMP3HR_ACTIVE Register The value in the XCMP3HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.109 EPWM_XCMP4_ACTIVE Register

3.8.2.109.1 EPWM_XCMP4_ACTIVE Register (Offset = 60Ch) [reset = 0h]

Additional Compare 4 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-251. EPWM_XCMP4_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP4_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP4_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP4HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP4HR_ACTIVE							
R/W							
0h							

Table 3-414. EPWM_XCMP4_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP4_ACTIVE	R/W	0h	XCMP4_ACTIVE Register The value in the XCMP4_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP4HR_ACTIVE	R/W	0h	XCMP4HR_ACTIVE Register The value in the XCMP4HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.110 EPWM_XCMP5_ACTIVE Register

3.8.2.110.1 EPWM_XCMP5_ACTIVE Register (Offset = 610h) [reset = 0h]

Additional Compare 5 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-252. EPWM_XCMP5_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP5_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP5_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP5HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP5HR_ACTIVE							
R/W							
0h							

Table 3-415. EPWM_XCMP5_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP5_ACTIVE	R/W	0h	XCMP5_ACTIVE Register The value in the XCMP5_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP5HR_ACTIVE	R/W	0h	XCMP5HR_ACTIVE Register The value in the XCMP5HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.111 EPWM_XCMP6_ACTIVE Register

3.8.2.111.1 EPWM_XCMP6_ACTIVE Register (Offset = 614h) [reset = 0h]

Additional Compare 6 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-253. EPWM_XCMP6_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP6_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP6_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP6HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP6HR_ACTIVE							
R/W							
0h							

Table 3-416. EPWM_XCMP6_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP6_ACTIVE	R/W	0h	XCMP6_ACTIVE Register The value in the XCMP6_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP6HR_ACTIVE	R/W	0h	XCMP6HR_ACTIVE Register The value in the XCMP6HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.112 EPWM_XCMP7_ACTIVE Register

3.8.2.112.1 EPWM_XCMP7_ACTIVE Register (Offset = 618h) [reset = 0h]

Additional Compare 7 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-254. EPWM_XCMP7_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP7_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP7_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP7HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP7HR_ACTIVE							
R/W							
0h							

Table 3-417. EPWM_XCMP7_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP7_ACTIVE	R/W	0h	XCMP7_ACTIVE Register The value in the XCMP7_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP7HR_ACTIVE	R/W	0h	XCMP7HR_ACTIVE Register The value in the XCMP7HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.113 EPWM_XCMP8_ACTIVE Register

3.8.2.113.1 EPWM_XCMP8_ACTIVE Register (Offset = 61Ch) [reset = 0h]

Additional Compare 8 Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-255. EPWM_XCMP8_ACTIVE Name Register

31	30	29	28	27	26	25	24
XCMP8_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP8_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP8HR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP8HR_ACTIVE							
R/W							
0h							

Table 3-418. EPWM_XCMP8_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP8_ACTIVE	R/W	0h	XCMP8_ACTIVE Register The value in the XCMP8_ACTIVE register is loaded into CMPA/B [shadow/active] registers when shadow to active load occurs.
15:0	XCMP8HR_ACTIVE	R/W	0h	XCMP8HR_ACTIVE Register The value in the XCMP8HR_ACTIVE register is loaded into CMPA/BHR [shadow/active] registers when shadow to active load occurs.

3.8.2.114 EPWM_XTBPRD_ACTIVE Register

3.8.2.114.1 EPWM_XTBPRD_ACTIVE Register (Offset = 620h) [reset = 0h]

Additional Time Base Period Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-256. EPWM_XTBPRD_ACTIVE Name Register

31	30	29	28	27	26	25	24
XTBPRD_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XTBPRD_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XTBPRDHR_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XTBPRDHR_ACTIVE							
R/W							
0h							

Table 3-419. EPWM_XTBPRD_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XTBPRD_ACTIVE	R/W	0h	The value in the XTBPRD_ACTIVE register is loaded into TBPRD [shadow/active] registers when shadow to active load occurs.
15:0	XTBPRDHR_ACTIVE	R/W	0h	The value in the XTBPRDHR_ACTIVE register is loaded into TBPRDHR [shadow/active] registers when shadow to active load occurs.

3.8.2.115 EPWM_XAQCTLA_ACTIVE Register

3.8.2.115.1 EPWM_XAQCTLA_ACTIVE Register (Offset = 630h) [reset = 0h]

AQCTLA Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-257. EPWM_XAQCTLA_ACTIVE Name Register

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
XCMP4		XCMP3		XCMP2		XCMP1	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	

Table 3-420. EPWM_XAQCTLA_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	XCMP8	R/W	0h	Action when Counter = CMP8 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
13:12	XCMP7	R/W	0h	Action when Counter = CMP7 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
11:10	XCMP6	R/W	0h	Action when Counter = CMP6 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
9:8	XCMP5	R/W	0h	Action when Counter = CMP5 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
7:6	XCMP4	R/W	0h	Action when Counter = CMP4 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
5:4	XCMP3	R/W	0h	Action when Counter = CMP3 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
3:2	XCMP2	R/W	0h	Action when Counter = CMP2 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

Table 3-420. EPWM_XAQCTLA_ACTIVE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	XCMP1	R/W	0h	Action when Counter = CMP1 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

3.8.2.116 EPWM_XMINMAX_ACTIVE Register

3.8.2.116.1 EPWM_XMINMAX_ACTIVE Register (Offset = 644h) [reset = 0h]

XMINMAX Active Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-258. EPWM_XMINMAX_ACTIVE Name Register

31	30	29	28	27	26	25	24
XMIN_ACTIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
XMIN_ACTIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
XMAX_ACTIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
XMAX_ACTIVE							
R/W							
0h							

Table 3-421. EPWM_XMINMAX_ACTIVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XMIN_ACTIVE	R/W	0h	The value in the XMIN_ACTIVE register is used for comparison against the threshold of the capture counter at any given time.
15:0	XMAX_ACTIVE	R/W	0h	The value in the XMAX_ACTIVE register is used for comparison against the threshold of the capture counter at any given time.

3.8.2.117 EPWM_XCMP1_SHDW1 Register

3.8.2.117.1 EPWM_XCMP1_SHDW1 Register (Offset = 680h) [reset = 0h]

Additional Compare 1 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-259. EPWM_XCMP1_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP1_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP1_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP1HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP1HR_SHDW1							
R/W							
0h							

Table 3-422. EPWM_XCMP1_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP1_SHDW1	R/W	0h	XCMP1_SHDW1 Register The value in the XCMP1_SHDW1 register is loaded into XCMP1_ACTIVE register when shadow to active load occurs.
15:0	XCMP1HR_SHDW1	R/W	0h	XCMP1HR_SHDW1 Register The value in the XCMP1HR_SHDW1 register is loaded into XCMP1HR_ACTIVE register when shadow to active load occurs.

3.8.2.118 EPWM_XCMP2_SHDW1 Register

3.8.2.118.1 EPWM_XCMP2_SHDW1 Register (Offset = 684h) [reset = 0h]

Additional Compare 2 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-260. EPWM_XCMP2_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP2_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP2_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP2HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP2HR_SHDW1							
R/W							
0h							

Table 3-423. EPWM_XCMP2_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP2_SHDW1	R/W	0h	XCMP2_SHDW1 Register The value in the XCMP2_SHDW1 register is loaded into XCMP2_ACTIVE register when shadow to active load occurs.
15:0	XCMP2HR_SHDW1	R/W	0h	XCMP2HR_SHDW1 Register The value in the XCMP2HR_SHDW1 register is loaded into XCMP2HR_ACTIVE register when shadow to active load occurs.

3.8.2.119 EPWM_XCMP3_SHDW1 Register

3.8.2.119.1 EPWM_XCMP3_SHDW1 Register (Offset = 688h) [reset = 0h]

Additional Compare 3 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-261. EPWM_XCMP3_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP3_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP3_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP3HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP3HR_SHDW1							
R/W							
0h							

Table 3-424. EPWM_XCMP3_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP3_SHDW1	R/W	0h	XCMP3_SHDW1 Register The value in the XCMP3_SHDW1 register is loaded into XCMP3_ACTIVE register when shadow to active load occurs.
15:0	XCMP3HR_SHDW1	R/W	0h	XCMP3HR_SHDW1 Register The value in the XCMP3HR_SHDW1 register is loaded into XCMP3HR_ACTIVE register when shadow to active load occurs.

3.8.2.120 EPWM_XCMP4_SHDW1 Register

3.8.2.120.1 EPWM_XCMP4_SHDW1 Register (Offset = 68Ch) [reset = 0h]

Additional Compare 4 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-262. EPWM_XCMP4_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP4_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP4_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP4HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP4HR_SHDW1							
R/W							
0h							

Table 3-425. EPWM_XCMP4_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP4_SHDW1	R/W	0h	XCMP4_SHDW1 Register The value in the XCMP4_SHDW1 register is loaded into XCMP4_ACTIVE register when shadow to active load occurs.
15:0	XCMP4HR_SHDW1	R/W	0h	XCMP4HR_SHDW1 Register The value in the XCMP4HR_SHDW1 register is loaded into XCMP4HR_ACTIVE register when shadow to active load occurs.

3.8.2.121 EPWM_XCMP5_SHDW1 Register

3.8.2.121.1 EPWM_XCMP5_SHDW1 Register (Offset = 690h) [reset = 0h]

Additional Compare 5 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-263. EPWM_XCMP5_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP5_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP5_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP5HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP5HR_SHDW1							
R/W							
0h							

Table 3-426. EPWM_XCMP5_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP5_SHDW1	R/W	0h	XCMP5_SHDW1 Register The value in the XCMP5_SHDW1 register is loaded into XCMP5_ACTIVE register when shadow to active load occurs.
15:0	XCMP5HR_SHDW1	R/W	0h	XCMP5HR_SHDW1 Register The value in the XCMP5HR_SHDW1 register is loaded into XCMP5HR_ACTIVE register when shadow to active load occurs.

3.8.2.122 EPWM_XCMP6_SHDW1 Register

3.8.2.122.1 EPWM_XCMP6_SHDW1 Register (Offset = 694h) [reset = 0h]

Additional Compare 6 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-264. EPWM_XCMP6_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP6_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP6_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP6HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP6HR_SHDW1							
R/W							
0h							

Table 3-427. EPWM_XCMP6_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP6_SHDW1	R/W	0h	XCMP6_SHDW1 Register The value in the XCMP6_SHDW1 register is loaded into XCMP6_ACTIVE register when shadow to active load occurs.
15:0	XCMP6HR_SHDW1	R/W	0h	XCMP6HR_SHDW1 Register The value in the XCMP6HR_SHDW1 register is loaded into XCMP6HR_ACTIVE register when shadow to active load occurs.

3.8.2.123 EPWM_XCMP7_SHDW1 Register

3.8.2.123.1 EPWM_XCMP7_SHDW1 Register (Offset = 698h) [reset = 0h]

Additional Compare 7 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-265. EPWM_XCMP7_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP7_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP7_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP7HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP7HR_SHDW1							
R/W							
0h							

Table 3-428. EPWM_XCMP7_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP7_SHDW1	R/W	0h	XCMP7_SHDW1 Register The value in the XCMP7_SHDW1 register is loaded into XCMP7_ACTIVE register when shadow to active load occurs.
15:0	XCMP7HR_SHDW1	R/W	0h	XCMP7HR_SHDW1 Register The value in the XCMP7HR_SHDW1 register is loaded into XCMP7HR_ACTIVE register when shadow to active load occurs.

3.8.2.124 EPWM_XCMP8_SHDW1 Register

3.8.2.124.1 EPWM_XCMP8_SHDW1 Register (Offset = 69Ch) [reset = 0h]

Additional Compare 8 Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-266. EPWM_XCMP8_SHDW1 Name Register

31	30	29	28	27	26	25	24
XCMP8_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP8_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP8HR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP8HR_SHDW1							
R/W							
0h							

Table 3-429. EPWM_XCMP8_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP8_SHDW1	R/W	0h	XCMP8_SHDW1 Register The value in the XCMP8_SHDW1 register is loaded into XCMP8_ACTIVE register when shadow to active load occurs.
15:0	XCMP8HR_SHDW1	R/W	0h	XCMP8HR_SHDW1 Register The value in the XCMP8HR_SHDW1 register is loaded into XCMP8HR_ACTIVE register when shadow to active load occurs.

3.8.2.125 EPWM_XTBPRD_SHDW1 Register

3.8.2.125.1 EPWM_XTBPRD_SHDW1 Register (Offset = 6A0h) [reset = 0h]

Additional Time Base Period Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-267. EPWM_XTBPRD_SHDW1 Name Register

31	30	29	28	27	26	25	24
XTBPRD_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XTBPRD_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XTBPRDHR_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XTBPRDHR_SHDW1							
R/W							
0h							

Table 3-430. EPWM_XTBPRD_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XTBPRD_SHDW1	R/W	0h	The value in the XTBPRD_SHDW1 register is loaded into XTBPRD_ACTIVE register when shadow to active load occurs.
15:0	XTBPRDHR_SHDW1	R/W	0h	The value in the XTBPRDHR_SHDW1 register is loaded into XTBPRDHR_ACTIVE register when shadow to active load occurs.

3.8.2.126 EPWM_XAQCTLA_SHDW1 Register

3.8.2.126.1 EPWM_XAQCTLA_SHDW1 Register (Offset = 6B0h) [reset = 0h]

XAQCTLA Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-268. EPWM_XAQCTLA_SHDW1 Name Register

15	14	13	12	11	10	9	8
XCMP8	XCMP7		XCMP6		XCMP5		
R/W	R/W		R/W		R/W		
0h	0h		0h		0h		
7	6	5	4	3	2	1	0
XCMP4	XCMP3		XCMP2		XCMP1		
R/W	R/W		R/W		R/W		
0h	0h		0h		0h		

Table 3-431. EPWM_XAQCTLA_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	XCMP8	R/W	0h	Action when Counter = CMP8 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
13:12	XCMP7	R/W	0h	Action when Counter = CMP7 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
11:10	XCMP6	R/W	0h	Action when Counter = CMP6 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
9:8	XCMP5	R/W	0h	Action when Counter = CMP5 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
7:6	XCMP4	R/W	0h	Action when Counter = CMP4 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
5:4	XCMP3	R/W	0h	Action when Counter = CMP3 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
3:2	XCMP2	R/W	0h	Action when Counter = CMP2 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

Table 3-431. EPWM_XAQCTLA_SHDW1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	XCMP1	R/W	0h	Action when Counter = CMP1 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

3.8.2.127 EPWM_XAQCTLB_SHDW1 Register

3.8.2.127.1 EPWM_XAQCTLB_SHDW1 Register (Offset = 6B2h) [reset = 0h]

XAQCTLB Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-269. EPWM_XAQCTLB_SHDW1 Name Register

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED_1							
R							
0h							

Table 3-432. EPWM_XAQCTLB_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	XCMP8	R/W	0h	Action when Counter = CMP8 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
13:12	XCMP7	R/W	0h	Action when Counter = CMP7 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
11:10	XCMP6	R/W	0h	Action when Counter = CMP6 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
9:8	XCMP5	R/W	0h	Action when Counter = CMP5 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
7:0	RESERVED_1	R	0h	Reserved

3.8.2.128 EPWM_CMPC_SHDW1 Register

3.8.2.128.1 EPWM_CMPC_SHDW1 Register (Offset = 6BAh) [reset = 0h]

CMPC Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-270. EPWM_CMPC_SHDW1 Name Register

15	14	13	12	11	10	9	8
CMPC_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPC_SHDW1							
R/W							
0h							

Table 3-433. EPWM_CMPC_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPC_SHDW1	R/W	0h	The value in the CMPC_SHDW1 register is loaded into CMPC_ACTIVE register when shadow to active load occurs.

3.8.2.129 EPWM_CMPD_SHDW1 Register

3.8.2.129.1 EPWM_CMPD_SHDW1 Register (Offset = 6BEh) [reset = 0h]

CMPD Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-271. EPWM_CMPD_SHDW1 Name Register

15	14	13	12	11	10	9	8
CMPD_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPD_SHDW1							
R/W							
0h							

Table 3-434. EPWM_CMPD_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPD_SHDW1	R/W	0h	The value in the CMPD_SHDW1 register is loaded into CMPD_ACTIVE register when shadow to active load occurs.

3.8.2.130 EPWM_XMINMAX_SHDW1 Register

3.8.2.130.1 EPWM_XMINMAX_SHDW1 Register (Offset = 6C4h) [reset = 0h]

XMINMAX Shadow 1 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-272. EPWM_XMINMAX_SHDW1 Name Register

31	30	29	28	27	26	25	24
XMIN_SHDW1							
R/W							
0h							
23	22	21	20	19	18	17	16
XMIN_SHDW1							
R/W							
0h							
15	14	13	12	11	10	9	8
XMAX_SHDW1							
R/W							
0h							
7	6	5	4	3	2	1	0
XMAX_SHDW1							
R/W							
0h							

Table 3-435. EPWM_XMINMAX_SHDW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XMIN_SHDW1	R/W	0h	The value in the XMIN_SHDW1 register is loaded into XMIN_ACTIVE register when shadow to active load occurs.
15:0	XMAX_SHDW1	R/W	0h	The value in the XMAX_SHDW1 register is loaded into XMAX_ACTIVE register when shadow to active load occurs.

3.8.2.131 EPWM_XCMP1_SHDW2 Register

3.8.2.131.1 EPWM_XCMP1_SHDW2 Register (Offset = 700h) [reset = 0h]

Additional Compare 1 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-273. EPWM_XCMP1_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP1_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP1_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP1HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP1HR_SHDW2							
R/W							
0h							

Table 3-436. EPWM_XCMP1_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP1_SHDW2	R/W	0h	XCMP1_SHDW2 Register The value in the XCMP1_SHDW2 register is loaded into XCMP1_ACTIVE register when shadow to active load occurs.
15:0	XCMP1HR_SHDW2	R/W	0h	XCMP1HR_SHDW2 Register The value in the XCMP1HR_SHDW2 register is loaded into XCMP1HR_ACTIVE register when shadow to active load occurs.

3.8.2.132 EPWM_XCMP2_SHDW2 Register

3.8.2.132.1 EPWM_XCMP2_SHDW2 Register (Offset = 704h) [reset = 0h]

Additional Compare 2 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-274. EPWM_XCMP2_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP2_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP2_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP2HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP2HR_SHDW2							
R/W							
0h							

Table 3-437. EPWM_XCMP2_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP2_SHDW2	R/W	0h	XCMP2_SHDW2 Register The value in the XCMP2_SHDW2 register is loaded into XCMP2_ACTIVE register when shadow to active load occurs.
15:0	XCMP2HR_SHDW2	R/W	0h	XCMP2HR_SHDW2 Register The value in the XCMP2HR_SHDW2 register is loaded into XCMP2HR_ACTIVE register when shadow to active load occurs.

3.8.2.133 EPWM_XCMP3_SHDW2 Register

3.8.2.133.1 EPWM_XCMP3_SHDW2 Register (Offset = 708h) [reset = 0h]

Additional Compare 3 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-275. EPWM_XCMP3_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP3_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP3_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP3HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP3HR_SHDW2							
R/W							
0h							

Table 3-438. EPWM_XCMP3_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP3_SHDW2	R/W	0h	XCMP3_SHDW2 Register The value in the XCMP3_SHDW2 register is loaded into XCMP3_ACTIVE register when shadow to active load occurs.
15:0	XCMP3HR_SHDW2	R/W	0h	XCMP3HR_SHDW2 Register The value in the XCMP3HR_SHDW2 register is loaded into XCMP3HR_ACTIVE register when shadow to active load occurs.

3.8.2.134 EPWM_XCMP4_SHDW2 Register

3.8.2.134.1 EPWM_XCMP4_SHDW2 Register (Offset = 70Ch) [reset = 0h]

Additional Compare 4 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-276. EPWM_XCMP4_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP4_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP4_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP4HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP4HR_SHDW2							
R/W							
0h							

Table 3-439. EPWM_XCMP4_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP4_SHDW2	R/W	0h	XCMP4_SHDW2 Register The value in the XCMP4_SHDW2 register is loaded into XCMP4_ACTIVE register when shadow to active load occurs.
15:0	XCMP4HR_SHDW2	R/W	0h	XCMP4HR_SHDW2 Register The value in the XCMP4HR_SHDW2 register is loaded into XCMP4HR_ACTIVE register when shadow to active load occurs.

3.8.2.135 EPWM_XCMP5_SHDW2 Register

3.8.2.135.1 EPWM_XCMP5_SHDW2 Register (Offset = 710h) [reset = 0h]

Additional Compare 5 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-277. EPWM_XCMP5_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP5_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP5_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP5HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP5HR_SHDW2							
R/W							
0h							

Table 3-440. EPWM_XCMP5_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP5_SHDW2	R/W	0h	XCMP5_SHDW2 Register The value in the XCMP5_SHDW2 register is loaded into XCMP5_ACTIVE register when shadow to active load occurs.
15:0	XCMP5HR_SHDW2	R/W	0h	XCMP5HR_SHDW2 Register The value in the XCMP5HR_SHDW2 register is loaded into XCMP5HR_ACTIVE register when shadow to active load occurs.

3.8.2.136 EPWM_XCMP6_SHDW2 Register

3.8.2.136.1 EPWM_XCMP6_SHDW2 Register (Offset = 714h) [reset = 0h]

Additional Compare 6 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-278. EPWM_XCMP6_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP6_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP6_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP6HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP6HR_SHDW2							
R/W							
0h							

Table 3-441. EPWM_XCMP6_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP6_SHDW2	R/W	0h	XCMP6_SHDW2 Register The value in the XCMP6_SHDW2 register is loaded into XCMP6_ACTIVE register when shadow to active load occurs.
15:0	XCMP6HR_SHDW2	R/W	0h	XCMP6HR_SHDW2 Register The value in the XCMP6HR_SHDW2 register is loaded into XCMP6HR_ACTIVE register when shadow to active load occurs.

3.8.2.137 EPWM_XCMP7_SHDW2 Register

3.8.2.137.1 EPWM_XCMP7_SHDW2 Register (Offset = 718h) [reset = 0h]

Additional Compare 7 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-279. EPWM_XCMP7_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP7_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP7_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP7HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP7HR_SHDW2							
R/W							
0h							

Table 3-442. EPWM_XCMP7_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP7_SHDW2	R/W	0h	XCMP7_SHDW2 Register The value in the XCMP7_SHDW2 register is loaded into XCMP7_ACTIVE register when shadow to active load occurs.
15:0	XCMP7HR_SHDW2	R/W	0h	XCMP7HR_SHDW2 Register The value in the XCMP7HR_SHDW2 register is loaded into XCMP7HR_ACTIVE register when shadow to active load occurs.

3.8.2.138 EPWM_XCMP8_SHDW2 Register

3.8.2.138.1 EPWM_XCMP8_SHDW2 Register (Offset = 71Ch) [reset = 0h]

Additional Compare 8 Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-280. EPWM_XCMP8_SHDW2 Name Register

31	30	29	28	27	26	25	24
XCMP8_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP8_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP8HR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP8HR_SHDW2							
R/W							
0h							

Table 3-443. EPWM_XCMP8_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP8_SHDW2	R/W	0h	XCMP8_SHDW2 Register The value in the XCMP8_SHDW2 register is loaded into XCMP8_ACTIVE register when shadow to active load occurs.
15:0	XCMP8HR_SHDW2	R/W	0h	XCMP8HR_SHDW2 Register The value in the XCMP8HR_SHDW2 register is loaded into XCMP8HR_ACTIVE register when shadow to active load occurs.

3.8.2.139 EPWM_XTBPRD_SHDW2 Register

3.8.2.139.1 EPWM_XTBPRD_SHDW2 Register (Offset = 720h) [reset = 0h]

Additional Time Base Period Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-281. EPWM_XTBPRD_SHDW2 Name Register

31	30	29	28	27	26	25	24
XTBPRD_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XTBPRD_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XTBPRDHR_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XTBPRDHR_SHDW2							
R/W							
0h							

Table 3-444. EPWM_XTBPRD_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XTBPRD_SHDW2	R/W	0h	The value in the XTBPRD_SHDW2 register is loaded into XTBPRD_ACTIVE register when shadow to active load occurs.
15:0	XTBPRDHR_SHDW2	R/W	0h	The value in the XTBPRDHR_SHDW2 register is loaded into XTBPRDHR_ACTIVE register when shadow to active load occurs.

3.8.2.140 EPWM_XAQCTLA_SHDW2 Register

3.8.2.140.1 EPWM_XAQCTLA_SHDW2 Register (Offset = 730h) [reset = 0h]

XAQCTLA Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-282. EPWM_XAQCTLA_SHDW2 Name Register

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
XCMP4		XCMP3		XCMP2		XCMP1	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	

Table 3-445. EPWM_XAQCTLA_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	XCMP8	R/W	0h	Action when Counter = CMP8 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
13:12	XCMP7	R/W	0h	Action when Counter = CMP7 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
11:10	XCMP6	R/W	0h	Action when Counter = CMP6 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
9:8	XCMP5	R/W	0h	Action when Counter = CMP5 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
7:6	XCMP4	R/W	0h	Action when Counter = CMP4 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
5:4	XCMP3	R/W	0h	Action when Counter = CMP3 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
3:2	XCMP2	R/W	0h	Action when Counter = CMP2 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

Table 3-445. EPWM_XAQCTLA_SHDW2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	XCMP1	R/W	0h	Action when Counter = CMP1 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

3.8.2.141 EPWM_XAQCTLB_SHDW2 Register
3.8.2.141.1 EPWM_XAQCTLB_SHDW2 Register (Offset = 732h) [reset = 0h]

XAQCTLB Shadow 2 Register.

[Return to Summary Table](#)
[Return to Table 3-297](#)
Figure 3-283. EPWM_XAQCTLB_SHDW2 Name Register

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED_1							
R							
0h							

Table 3-446. EPWM_XAQCTLB_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	XCMP8	R/W	0h	Action when Counter = CMP8 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
13:12	XCMP7	R/W	0h	Action when Counter = CMP7 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
11:10	XCMP6	R/W	0h	Action when Counter = CMP6 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
9:8	XCMP5	R/W	0h	Action when Counter = CMP5 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
7:0	RESERVED_1	R	0h	Reserved

3.8.2.142 EPWM_CMPC_SHDW2 Register

3.8.2.142.1 EPWM_CMPC_SHDW2 Register (Offset = 73Ah) [reset = 0h]

CMPC Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-284. EPWM_CMPC_SHDW2 Name Register

15	14	13	12	11	10	9	8
CMPC_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPC_SHDW2							
R/W							
0h							

Table 3-447. EPWM_CMPC_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPC_SHDW2	R/W	0h	The value in the CMPC_SHDW2 register is loaded into CMPC_ACTIVE register when shadow to active load occurs.

3.8.2.143 EPWM_CMPD_SHDW2 Register

3.8.2.143.1 EPWM_CMPD_SHDW2 Register (Offset = 73Eh) [reset = 0h]

CMPD Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-285. EPWM_CMPD_SHDW2 Name Register

15	14	13	12	11	10	9	8
CMPD_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPD_SHDW2							
R/W							
0h							

Table 3-448. EPWM_CMPD_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPD_SHDW2	R/W	0h	The value in the CMPD_SHDW2 register is loaded into CMPD_ACTIVE register when shadow to active load occurs.

3.8.2.144 EPWM_XMINMAX_SHDW2 Register

3.8.2.144.1 EPWM_XMINMAX_SHDW2 Register (Offset = 744h) [reset = 0h]

XMINMAX Shadow 2 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-286. EPWM_XMINMAX_SHDW2 Name Register

31	30	29	28	27	26	25	24
XMIN_SHDW2							
R/W							
0h							
23	22	21	20	19	18	17	16
XMIN_SHDW2							
R/W							
0h							
15	14	13	12	11	10	9	8
XMAX_SHDW2							
R/W							
0h							
7	6	5	4	3	2	1	0
XMAX_SHDW2							
R/W							
0h							

Table 3-449. EPWM_XMINMAX_SHDW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XMIN_SHDW2	R/W	0h	The value in the XMIN_SHDW2 register is loaded into XMIN_ACTIVE register when shadow to active load occurs.
15:0	XMAX_SHDW2	R/W	0h	The value in the XMAX_SHDW2 register is loaded into XMAX_ACTIVE register when shadow to active load occurs.

3.8.2.145 EPWM_XCMP1_SHDW3 Register

3.8.2.145.1 EPWM_XCMP1_SHDW3 Register (Offset = 780h) [reset = 0h]

Additional Compare 1 Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-287. EPWM_XCMP1_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP1_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP1_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP1HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP1HR_SHDW3							
R/W							
0h							

Table 3-450. EPWM_XCMP1_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP1_SHDW3	R/W	0h	XCMP1_SHDW3 Register The value in the XCMP1_SHDW3 register is loaded into XCMP1_ACTIVE register when shadow to active load occurs.
15:0	XCMP1HR_SHDW3	R/W	0h	XCMP1HR_SHDW3 Register The value in the XCMP1HR_SHDW3 register is loaded into XCMP1HR_ACTIVE register when shadow to active load occurs.

3.8.2.146 EPWM_XCMP2_SHDW3 Register

3.8.2.146.1 EPWM_XCMP2_SHDW3 Register (Offset = 784h) [reset = 0h]

Additional Compare 2 Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-288. EPWM_XCMP2_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP2_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP2_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP2HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP2HR_SHDW3							
R/W							
0h							

Table 3-451. EPWM_XCMP2_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP2_SHDW3	R/W	0h	XCMP2_SHDW3 Register The value in the XCMP2_SHDW3 register is loaded into XCMP2_ACTIVE register when shadow to active load occurs.
15:0	XCMP2HR_SHDW3	R/W	0h	XCMP2HR_SHDW3 Register The value in the XCMP2HR_SHDW3 register is loaded into XCMP2HR_ACTIVE register when shadow to active load occurs.

3.8.2.147 EPWM_XCMP3_SHDW3 Register

3.8.2.147.1 EPWM_XCMP3_SHDW3 Register (Offset = 788h) [reset = 0h]

Additional Compare 3 Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-289. EPWM_XCMP3_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP3_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP3_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP3HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP3HR_SHDW3							
R/W							
0h							

Table 3-452. EPWM_XCMP3_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP3_SHDW3	R/W	0h	XCMP3_SHDW3 Register The value in the XCMP3_SHDW3 register is loaded into XCMP3_ACTIVE register when shadow to active load occurs.
15:0	XCMP3HR_SHDW3	R/W	0h	XCMP3HR_SHDW3 Register The value in the XCMP3HR_SHDW3 register is loaded into XCMP3HR_ACTIVE register when shadow to active load occurs.

3.8.2.148 EPWM_XCMP4_SHDW3 Register

3.8.2.148.1 EPWM_XCMP4_SHDW3 Register (Offset = 78Ch) [reset = 0h]

Additional Compare 4 Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-290. EPWM_XCMP4_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP4_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP4_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP4HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP4HR_SHDW3							
R/W							
0h							

Table 3-453. EPWM_XCMP4_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP4_SHDW3	R/W	0h	XCMP4_SHDW3 Register The value in the XCMP4_SHDW3 register is loaded into XCMP4_ACTIVE register when shadow to active load occurs.
15:0	XCMP4HR_SHDW3	R/W	0h	XCMP4HR_SHDW3 Register The value in the XCMP4HR_SHDW3 register is loaded into XCMP4HR_ACTIVE register when shadow to active load occurs.

3.8.2.149 EPWM_XCMP5_SHDW3 Register
3.8.2.149.1 EPWM_XCMP5_SHDW3 Register (Offset = 790h) [reset = 0h]

Additional Compare 5 Shadow 3 Register.

 Return to [Summary Table](#)

 Return to [Table 3-297](#)
Figure 3-291. EPWM_XCMP5_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP5_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP5_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP5HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP5HR_SHDW3							
R/W							
0h							

Table 3-454. EPWM_XCMP5_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP5_SHDW3	R/W	0h	XCMP5_SHDW3 Register The value in the XCMP5_SHDW3 register is loaded into XCMP5_ACTIVE register when shadow to active load occurs.
15:0	XCMP5HR_SHDW3	R/W	0h	XCMP5HR_SHDW3 Register The value in the XCMP5HR_SHDW3 register is loaded into XCMP5HR_ACTIVE register when shadow to active load occurs.

3.8.2.150 EPWM_XCMP6_SHDW3 Register

3.8.2.150.1 EPWM_XCMP6_SHDW3 Register (Offset = 794h) [reset = 0h]

Additional Compare 6 Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-292. EPWM_XCMP6_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP6_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP6_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP6HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP6HR_SHDW3							
R/W							
0h							

Table 3-455. EPWM_XCMP6_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP6_SHDW3	R/W	0h	XCMP6_SHDW3 Register The value in the XCMP6_SHDW3 register is loaded into XCMP6_ACTIVE register when shadow to active load occurs.
15:0	XCMP6HR_SHDW3	R/W	0h	XCMP6HR_SHDW3 Register The value in the XCMP6HR_SHDW3 register is loaded into XCMP6HR_ACTIVE register when shadow to active load occurs.

3.8.2.151 EPWM_XCMP7_SHDW3 Register

3.8.2.151.1 EPWM_XCMP7_SHDW3 Register (Offset = 798h) [reset = 0h]

Additional Compare 7 Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-293. EPWM_XCMP7_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP7_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP7_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP7HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP7HR_SHDW3							
R/W							
0h							

Table 3-456. EPWM_XCMP7_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP7_SHDW3	R/W	0h	XCMP7_SHDW3 Register The value in the XCMP7_SHDW3 register is loaded into XCMP7_ACTIVE register when shadow to active load occurs.
15:0	XCMP7HR_SHDW3	R/W	0h	XCMP7HR_SHDW3 Register The value in the XCMP7HR_SHDW3 register is loaded into XCMP7HR_ACTIVE register when shadow to active load occurs.

3.8.2.152 EPWM_XCMP8_SHDW3 Register

3.8.2.152.1 EPWM_XCMP8_SHDW3 Register (Offset = 79Ch) [reset = 0h]

Additional Compare 8 Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-294. EPWM_XCMP8_SHDW3 Name Register

31	30	29	28	27	26	25	24
XCMP8_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XCMP8_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XCMP8HR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XCMP8HR_SHDW3							
R/W							
0h							

Table 3-457. EPWM_XCMP8_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XCMP8_SHDW3	R/W	0h	XCMP8_SHDW3 Register The value in the XCMP8_SHDW3 register is loaded into XCMP8_ACTIVE register when shadow to active load occurs.
15:0	XCMP8HR_SHDW3	R/W	0h	XCMP8HR_SHDW3 Register The value in the XCMP8HR_SHDW3 register is loaded into XCMP8HR_ACTIVE register when shadow to active load occurs.

3.8.2.153 EPWM_XTBPRD_SHDW3 Register

3.8.2.153.1 EPWM_XTBPRD_SHDW3 Register (Offset = 7A0h) [reset = 0h]

Additional Time Base Period Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-295. EPWM_XTBPRD_SHDW3 Name Register

31	30	29	28	27	26	25	24
XTBPRD_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XTBPRD_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XTBPRDHR_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XTBPRDHR_SHDW3							
R/W							
0h							

Table 3-458. EPWM_XTBPRD_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XTBPRD_SHDW3	R/W	0h	The value in the XTBPRD_SHDW3 register is loaded into XTBPRD_ACTIVE register when shadow to active load occurs.
15:0	XTBPRDHR_SHDW3	R/W	0h	The value in the XTBPRDHR_SHDW3 register is loaded into XTBPRDHR_ACTIVE register when shadow to active load occurs.

3.8.2.154 EPWM_XAQCTLA_SHDW3 Register

3.8.2.154.1 EPWM_XAQCTLA_SHDW3 Register (Offset = 7B0h) [reset = 0h]

XAQCTLA Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-296. EPWM_XAQCTLA_SHDW3 Name Register

15	14	13	12	11	10	9	8
XCMP8	XCMP7			XCMP6		XCMP5	
R/W	R/W			R/W		R/W	
0h	0h			0h		0h	
7	6	5	4	3	2	1	0
XCMP4	XCMP3			XCMP2		XCMP1	
R/W	R/W			R/W		R/W	
0h	0h			0h		0h	

Table 3-459. EPWM_XAQCTLA_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	XCMP8	R/W	0h	Action when Counter = CMP8 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
13:12	XCMP7	R/W	0h	Action when Counter = CMP7 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
11:10	XCMP6	R/W	0h	Action when Counter = CMP6 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
9:8	XCMP5	R/W	0h	Action when Counter = CMP5 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
7:6	XCMP4	R/W	0h	Action when Counter = CMP4 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
5:4	XCMP3	R/W	0h	Action when Counter = CMP3 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
3:2	XCMP2	R/W	0h	Action when Counter = CMP2 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

Table 3-459. EPWM_XAQCTLA_SHDW3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	XCMP1	R/W	0h	Action when Counter = CMP1 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]

3.8.2.155 EPWM_XAQCTLB_SHDW3 Register

3.8.2.155.1 EPWM_XAQCTLB_SHDW3 Register (Offset = 7B2h) [reset = 0h]

XAQCTLB Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-297. EPWM_XAQCTLB_SHDW3 Name Register

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W		R/W		R/W		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED_1							
R							
0h							

Table 3-460. EPWM_XAQCTLB_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	XCMP8	R/W	0h	Action when Counter = CMP8 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
13:12	XCMP7	R/W	0h	Action when Counter = CMP7 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
11:10	XCMP6	R/W	0h	Action when Counter = CMP6 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
9:8	XCMP5	R/W	0h	Action when Counter = CMP5 2'b00 Do nothing [action disabled] 2'b01 Clear [low] 2'b10 Set [high] 2'b11 Toggle [Low -> High, High -> Low]
7:0	RESERVED_1	R	0h	Reserved

3.8.2.156 EPWM_CMPC_SHDW3 Register

3.8.2.156.1 EPWM_CMPC_SHDW3 Register (Offset = 7BAh) [reset = 0h]

CMPC Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-298. EPWM_CMPC_SHDW3 Name Register

15	14	13	12	11	10	9	8
CMPC_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPC_SHDW3							
R/W							
0h							

Table 3-461. EPWM_CMPC_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPC_SHDW3	R/W	0h	The value in the CMPC_SHDW3 register is loaded into CMPC_ACTIVE register when shadow to active load occurs.

3.8.2.157 EPWM_CMPD_SHDW3 Register

3.8.2.157.1 EPWM_CMPD_SHDW3 Register (Offset = 7BEh) [reset = 0h]

CMPD Shadow 3 Register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-299. EPWM_CMPD_SHDW3 Name Register

15	14	13	12	11	10	9	8
CMPD_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
CMPD_SHDW3							
R/W							
0h							

Table 3-462. EPWM_CMPD_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CMPD_SHDW3	R/W	0h	The value in the CMPD_SHDW3 register is loaded into CMPD_ACTIVE register when shadow to active load occurs.

3.8.2.158 EPWM_XMINMAX_SHDW3 Register
3.8.2.158.1 EPWM_XMINMAX_SHDW3 Register (Offset = 7C4h) [reset = 0h]

XMINMAX Shadow 3 Register.

 Return to [Summary Table](#)

 Return to [Table 3-297](#)
Figure 3-300. EPWM_XMINMAX_SHDW3 Name Register

31	30	29	28	27	26	25	24
XMIN_SHDW3							
R/W							
0h							
23	22	21	20	19	18	17	16
XMIN_SHDW3							
R/W							
0h							
15	14	13	12	11	10	9	8
XMAX_SHDW3							
R/W							
0h							
7	6	5	4	3	2	1	0
XMAX_SHDW3							
R/W							
0h							

Table 3-463. EPWM_XMINMAX_SHDW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XMIN_SHDW3	R/W	0h	The value in the XMIN_SHDW3 register is loaded into XMIN_ACTIVE register when shadow to active load occurs.
15:0	XMAX_SHDW3	R/W	0h	The value in the XMAX_SHDW3 register is loaded into XMAX_ACTIVE register when shadow to active load occurs.

3.8.2.159 EPWM_DECTL Register

3.8.2.159.1 EPWM_DECTL Register (Offset = 800h) [reset = 0h]

DE control register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-301. EPWM_DECTL Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
REENTRYDLY							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						MODE	ENABLE
R						R/W	R/W
0h						0h	0h

Table 3-464. EPWM_DECTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:8	REENTRYDLY	R/W	0h	Determines the blocking window after DEACTIVE flag is cleared in which setting of DEACTIVE flag is prevented from being set. 0 : No blocking 1 : Blocked until 1 PWMSYNCOUT event 2 : Blocked until 2 PWMSYNCOUT events . . 255 : Blocked until 127 PWMSYNCOUT events
7:2	RESERVED_1	R	0h	Reserved
1	MODE	R/W	0h	0 : DEACTIVE flag works in cycle by cycle mode. On every PWMSYNCOUT, set condition of DEACTIVE flag is evaluated. If the set condition is not present the flag is cleared. 1 : DEACTIVE flag works in one shot mode [hardware set] and software clear.
0	ENABLE	R/W	0h	DE function enable 0 : Diode Emulation mode functionality is disabled. DEACTIVE flag is not set on a TRIPH_OR_TRIP event. 1 : Diode Emulation mode functionality is enabled. DEACTIVE flag is set on a TRIPH_OR_TRIP event. Note: ENABLE bit is cleared on a PWMTRIP event. Software has to re-enable this bit after PWMTRIP condition is serviced.

3.8.2.160 EPWM_DECOMPSEL Register
3.8.2.160.1 EPWM_DECOMPSEL Register (Offset = 804h) [reset = 0h]

Used to configure the comparator whose trip sources will be used.

 Return to [Summary Table](#)

 Return to [Table 3-297](#)
Figure 3-302. EPWM_DECOMPSEL Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2				TRIPH			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				TRIPL			
R				R/W			
0h				0h			

Table 3-465. EPWM_DECOMPSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	RESERVED_2	R	0h	Reserved
21:16	TRIPH	R/W	0h	000000 : Reserved 000001 : Input-XBAR[0] is the source of TRIPH 000010 : Input-XBAR[1] is the source of TRIPH . . 100000 : Input-XBAR[31] is the source of TRIPH 100001 : CMPSSA0 is the source of TRIPH 100010 : CMPSSA1 is the source of TRIPH . . 101010 : CMPSSA9 is the source of TRIPH 101011 : Reserved . . 110000 : Reserved 110001 : CMPSSB0 is the source of TRIPH 110010 : CMPSSB1 is the source of TRIPH . . 111010 : CMPSSB9 is the source of TRIPH 111011 : Reserved . . 111111 : Reserved Note: All the reserved encodings result in TRIPH being 0.
15:6	RESERVED_1	R	0h	Reserved

Table 3-465. EPWM_DECOMPSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	TRIPL	R/W	0h	000000 : Reserved 000001 : Input-XBAR[0] is the source of TRIPL 000010 : Input-XBAR[1] is the source of TRIPL . . 100000 : Input-XBAR[31] is the source of TRIPL 100001 : CMPSSA0 is the source of TRIPL 100010 : CMPSSA1 is the source of TRIPL . . 101010 : CMPSSA9 is the source of TRIPL 101011 : Reserved . . 110000 : Reserved 110001 : CMPSSB0 is the source of TRIPL 110010 : CMPSSB1 is the source of TRIPL . . 111010 : CMPSSB9 is the source of TRIPL 111011 : Reserved . . 111111 : Reserved Note: All the reserved encodings result in TRIPL being 0.

3.8.2.161 EPWM_DEACTCTL Register
3.8.2.161.1 EPWM_DEACTCTL Register (Offset = 808h) [reset = 0h]

Used to configure the PWM controls when in DE mode.

 Return to [Summary Table](#)

 Return to [Table 3-297](#)
Figure 3-303. EPWM_DEACTCTL Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							TRIPENABLE
R							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2	TRIPSELB	PWMB		RESERVED_1	TRIPSELA	PWMA	
R	R/W	R/W		R	R/W	R/W	
0h	0h	0h		0h	0h	0h	

Table 3-466. EPWM_DEACTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED_3	R	0h	Reserved
16	TRIPENABLE	R/W	0h	0 : PWMTRIP does not bypass the diode emulation logic. 1 : PWMTRIP bypasses the diode emulation PWM generation logic [not complete bypass of module]
15:7	RESERVED_2	R	0h	Reserved
6	TRIPSELB	R/W	0h	0 : TRIPH 1 : TRIPL
5:4	PWMB	R/W	0h	00 : synchronized version of TRIPH or TRIPL signal as selected by the TRIPSELB 01 : synchronized and inverted version of TRIPH or TRIPL signal as selected by the TRIPSELB 10 : A constant 0 drives PWMB when DEACTIVE flag is set. 11 : A constant 1 drives PWMB when DEACTIVE flag is set.
3	RESERVED_1	R	0h	Reserved
2	TRIPSELA	R/W	0h	0 : TRIPH 1 : TRIPL
1:0	PWMA	R/W	0h	00 : synchronized version of TRIPH or TRIPL signal as selected by the TRIPSELA 01 : synchronized and inverted version of TRIPH or TRIPL signal as selected by the TRIPSELA 10 : A constant 0 drives PWMA when DEACTIVE flag is set. 11 : A constant 1 drives PWMA when DEACTIVE flag is set.

3.8.2.162 EPWM_DESTS Register

3.8.2.162.1 EPWM_DESTS Register (Offset = 80Ch) [reset = 0h]

DE Status register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-304. EPWM_DESTS Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							DEACTIVE
R							R
0h							0h

Table 3-467. EPWM_DESTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	DEACTIVE	R	0h	0 : Diode emulation mode is not active 1 : Diode emulation mode is active

3.8.2.163 EPWM_DEFRC Register

3.8.2.163.1 EPWM_DEFRC Register (Offset = 810h) [reset = 0h]

DE Status force register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-305. EPWM_DEFRC Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							DEACTIVE
R							R/W1TS
0h							0h

Table 3-468. EPWM_DEFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	DEACTIVE	R/W1TS	0h	0 : No effect. 1 : Forces DEACTIVE flag to 1.

3.8.2.164 EPWM_DECLR Register

3.8.2.164.1 EPWM_DECLR Register (Offset = 814h) [reset = 0h]

DE Status clear register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-306. EPWM_DECLR Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							DEACTIVE
R							R/W1TS
0h							0h

Table 3-469. EPWM_DECLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	DEACTIVE	R/W1TS	0h	0 : No effect. 1 : Clears DEACTIVE flag.

3.8.2.165 EPWM_DEMONCNT Register

3.8.2.165.1 EPWM_DEMONCNT Register (Offset = 820h) [reset = 0h]

DE trip monitor counter.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-307. EPWM_DEMONCNT Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
CNT							
R							
0h							
7	6	5	4	3	2	1	0
CNT							
R							
0h							

Table 3-470. EPWM_DEMONCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_1	R	0h	Reserved
15:0	CNT	R	0h	An 16-bit counter which monitors the frequency of diode mode trip events. When TripHorTripL is active: Increment CNT [increment INCSTEP on every EPWMxSYNC] When TripHorTripL is in-active: Decrement CNT [decrement DECSTEP on every EPWMxSYNC] If [CNT > THRESHOLD] then generate DETRIP and clear the counter. If [CNT - DECSTEP] < 0] then CNT = 0 If [CNT + INCSTEP] >= 0xFFFF] then CNT = 0xFFFF Note : CNT is cleared when DECTL.ENABLE is 0 Note: DEMONTHRES == 0x0 should not generate trip as the DEMONTHRES and DEMONCNT registers have reset value of 0x0

3.8.2.166 EPWM_DEMONCTL Register
3.8.2.166.1 EPWM_DEMONCTL Register (Offset = 824h) [reset = 0h]

DE monitor mode control.

 Return to [Summary Table](#)

 Return to [Table 3-297](#)
Figure 3-308. EPWM_DEMONCTL Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							ENABLE
R							R/W
0h							0h

Table 3-471. EPWM_DEMONCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	ENABLE	R/W	0h	Enable bit for DE Mode Monitor counter function. 0:DE Mode Monitor counter function is disabled 1:DE Mode Monitor counter function is enabled

3.8.2.167 EPWM_DEMONSTEP Register

3.8.2.167.1 EPWM_DEMONSTEP Register (Offset = 828h) [reset = 0h]

DE monitor counter step.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-309. EPWM_DEMONSTEP Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
DECSTEP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
INCSTEP							
R/W							
0h							

Table 3-472. EPWM_DEMONSTEP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_2	R	0h	Reserved
23:16	DECSTEP	R/W	0h	Defines the decrement step of DEMONCNT.CNT counter.
15:8	RESERVED_1	R	0h	Reserved
7:0	INCSTEP	R/W	0h	Defines the increment step of DEMONCNT.CNT counter.

3.8.2.168 EPWM_DEMONTHRES Register

3.8.2.168.1 EPWM_DEMONTHRES Register (Offset = 82Ch) [reset = 0h]

DE monitor counter threshold.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-310. EPWM_DEMONTHRES Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
THRESHOLD							
R/W							
0h							
7	6	5	4	3	2	1	0
THRESHOLD							
R/W							
0h							

Table 3-473. EPWM_DEMONTHRES Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_1	R	0h	Reserved
15:0	THRESHOLD	R/W	0h	Defines the threshold of DE monitor counter.

3.8.2.169 EPWM_MINDBCFCG Register
3.8.2.169.1 EPWM_MINDBCFCG Register (Offset = C00h) [reset = 0h]

Minimum dead band configuration register.

[Return to Summary Table](#)
[Return to Table 3-297](#)
Figure 3-311. EPWM_MINDBCFCG Name Register

31	30	29	28	27	26	25	24
RESERVED_4							POLSELB
R							R/W
0h							0h
23	22	21	20	19	18	17	16
SELB				SELBLOCKB	INVERTB	RESERVED_3	ENABLEB
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED_2							POLSELA
R							R/W
0h							0h
7	6	5	4	3	2	1	0
SELA				SELBLOCKA	INVERTA	RESERVED_1	ENABLEA
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h

Table 3-474. EPWM_MINDBCFCG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED_4	R	0h	Reserved
24	POLSELB	R/W	0h	Select signal for the AND OR logic of BLOCKB [output of SELBLOCKB mux] and PWMB signals 0 : Select BLOCKB is inverted and ANDed with PWMB. 1 : Select BLOCKB is Ored with PWMB.
23:20	SELB	R/W	0h	PWMB min dead band reference 0x0 : DEPWMB 0x1 : Output 1 from PWMXBAR 0x2 : Output 2 from PWMXBAR . . 0xf : Output 15 from PWMXBAR
19	SELBLOCKB	R/W	0h	0 : Select BLOCKB as the blocking signal on PWMB. 1 : Select BLOCKA as the blocking signal on PWMB.
18	INVERTB	R/W	0h	0 : No inversion on the selected reference signal which is used in the min deadband logic on PWMB. 1 : Invert the selected reference signal which is used in the min deadband logic on PWMB.
17	RESERVED_3	R	0h	Reserved
16	ENABLEB	R/W	0h	0 : Minimum dead band logic is disabled 1 : Minimum dead band logic is enabled
15:9	RESERVED_2	R	0h	Reserved
8	POLSELA	R/W	0h	Select signal for the AND OR logic of BLOCKA [output of SELBLOCKA mux] and PWMA signals 0 : Select BLOCKA is inverted and ANDed with PWMA. 1 : Select BLOCKA is Ored with PWMA.

Table 3-474. EPWM_MINDBCFCFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:4	SELA	R/W	0h	PWMA min dead band reference 0x0 : DEPWMA 0x1 : Output 1 from PWMXBAR 0x2 : Output 2 from PWMXBAR . . 0xf : Output 15 from PWMXBAR
3	SELBLOCKA	R/W	0h	0 : Select BLOCKA as the blocking signal on PWMA. 1 : Select BLOCKB as the blocking signal on PWMB.
2	INVERTA	R/W	0h	0 : No inversion on the selected reference signal which is used in the min deadband logic on PWMA. 1 : Invert the selected reference signal which is used in the min deadband logic on PWMA.
1	RESERVED_1	R	0h	Reserved
0	ENABLEA	R/W	0h	0 : Minimum dead band logic is disabled 1 : Minimum dead band logic is enabled

3.8.2.170 EPWM_MINDBDLY Register

3.8.2.170.1 EPWM_MINDBDLY Register (Offset = C04h) [reset = 0h]

Minimum dead band delay register.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-312. EPWM_MINDBDLY Name Register

31	30	29	28	27	26	25	24
DELAYB							
R/W							
0h							
23	22	21	20	19	18	17	16
DELAYB							
R/W							
0h							
15	14	13	12	11	10	9	8
DELAYA							
R/W							
0h							
7	6	5	4	3	2	1	0
DELAYA							
R/W							
0h							

Table 3-475. EPWM_MINDBDLY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DELAYB	R/W	0h	Minimum dead band delay on PWMB in terms of SYSCLK cycles. For delay value of 0, user should configure MINDBCFG[ENABLEA/B] = '0'. If MINDBCFG[ENABLEA/B] = '1' and MINDBDLY[DELAYA/B]='0' then delay is '1' cycle is applied.
15:0	DELAYA	R/W	0h	Minimum dead band delay on PWMA in terms of SYSCLK cycles. For delay value of 0, user should configure MINDBCFG[ENABLEA/B] = '0'. If MINDBCFG[ENABLEA/B] = '1' and MINDBDLY[DELAYA/B]='0' then delay is '1' cycle is applied.

3.8.2.171 EPWM_LUTCTLA Register

3.8.2.171.1 EPWM_LUTCTLA Register (Offset = C20h) [reset = 1h]

LUT control register on PWMA.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-313. EPWM_LUTCTLA Name Register

31		30		29		28		27		26		25		24	
RESERVED_3															
R															
0h															
23		22		21		20		19		18		17		16	
LUTDEC7	LUTDEC6	LUTDEC5	LUTDEC4	LUTDEC3	LUTDEC2	LUTDEC1	LUTDEC0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
0h	0h	0h	0h	0h	0h	0h	0h								
15		14		13		12		11		10		9		8	
RESERVED_2															
R															
0h															
7		6		5		4		3		2		1		0	
SELXBAR						RESERVED_1						BYPASS			
R/W						R						R/W			
0h						0h						1h			

Table 3-476. EPWM_LUTCTLA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_3	R	0h	Reserved
23	LUTDEC7	R/W	0h	0 : Force 0 1 : Force 1
22	LUTDEC6	R/W	0h	0 : Force 0 1 : Force 1
21	LUTDEC5	R/W	0h	0 : Force 0 1 : Force 1
20	LUTDEC4	R/W	0h	0 : Force 0 1 : Force 1
19	LUTDEC3	R/W	0h	0 : Force 0 1 : Force 1
18	LUTDEC2	R/W	0h	0 : Force 0 1 : Force 1
17	LUTDEC1	R/W	0h	0 : Force 0 1 : Force 1
16	LUTDEC0	R/W	0h	0 : Force 0 1 : Force 1
15:8	RESERVED_2	R	0h	Reserved
7:4	SELXBAR	R/W	0h	Selects one of the 16 outputs of ICSSXBAR to feed into IN3 of LUTA
3:1	RESERVED_1	R	0h	Reserved
0	BYPASS	R/W	1h	1 : Bypass LUT logic on PWMA 0 : PWMA driven by LUTA

3.8.2.172 EPWM_LUTCTLB Register

3.8.2.172.1 EPWM_LUTCTLB Register (Offset = C24h) [reset = 1h]

LUT control register on PWMB.

Return to [Summary Table](#)

Return to [Table 3-297](#)

Figure 3-314. EPWM_LUTCTLB Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
LUTDEC7	LUTDEC6	LUTDEC5	LUTDEC4	LUTDEC3	LUTDEC2	LUTDEC1	LUTDEC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
SELXBAR				RESERVED_1			BYPASS
R/W				R			R/W
0h				0h			1h

Table 3-477. EPWM_LUTCTLB Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_3	R	0h	Reserved
23	LUTDEC7	R/W	0h	0 : Force 0 1 : Force 1
22	LUTDEC6	R/W	0h	0 : Force 0 1 : Force 1
21	LUTDEC5	R/W	0h	0 : Force 0 1 : Force 1
20	LUTDEC4	R/W	0h	0 : Force 0 1 : Force 1
19	LUTDEC3	R/W	0h	0 : Force 0 1 : Force 1
18	LUTDEC2	R/W	0h	0 : Force 0 1 : Force 1
17	LUTDEC1	R/W	0h	0 : Force 0 1 : Force 1
16	LUTDEC0	R/W	0h	0 : Force 0 1 : Force 1
15:8	RESERVED_2	R	0h	Reserved
7:4	SELXBAR	R/W	0h	Selects one of the 16 outputs of ICSSXBAR to feed into IN3 of LUTB
3:1	RESERVED_1	R	0h	Reserved
0	BYPASS	R/W	1h	1 : Bypass LUT logic on PWMB 0 : PWMB driven by LUTB

3.9 EQEP

EQEP

3.9.1 EQEP Summaries

EQEP Summaries

Table 3-478. EQEP Registers, Base Address=5027 0000h, Length=4096

Offset	Length	Register Name	EQEP0 Physical Address	EQEP1 Physical Address
0h	32	EQEP_QPOSCNT	5027 0000h	5027 1000h
4h	32	EQEP_QPOSINIT	5027 0004h	5027 1004h
8h	32	EQEP_QPOSMAX	5027 0008h	5027 1008h
Ch	32	EQEP_QPOSCMP	5027 000Ch	5027 100Ch
10h	32	EQEP_QPOSILAT	5027 0010h	5027 1010h
14h	32	EQEP_QPOSSLAT	5027 0014h	5027 1014h
18h	32	EQEP_QOSLAT	5027 0018h	5027 1018h
1Ch	32	EQEP_QUTMR	5027 001Ch	5027 101Ch
20h	32	EQEP_QUPRD	5027 0020h	5027 1020h
24h	16	EQEP_QWDTMR	5027 0024h	5027 1024h
26h	16	EQEP_QWDPRD	5027 0026h	5027 1026h
28h	16	EQEP_QDECCTL	5027 0028h	5027 1028h
2Ah	16	EQEP_QEPCTL	5027 002Ah	5027 102Ah
2Ch	16	EQEP_QCAPCTL	5027 002Ch	5027 102Ch
2Eh	16	EQEP_QPOSCTL	5027 002Eh	5027 102Eh
30h	16	EQEP_QEINT	5027 0030h	5027 1030h
32h	16	EQEP_QFLG	5027 0032h	5027 1032h
34h	16	EQEP_QCLR	5027 0034h	5027 1034h
36h	16	EQEP_QFRC	5027 0036h	5027 1036h
38h	16	EQEP_QEPSTS	5027 0038h	5027 1038h
3Ah	16	EQEP_QCTMR	5027 003Ah	5027 103Ah
3Ch	16	EQEP_QCPRD	5027 003Ch	5027 103Ch
3Eh	16	EQEP_QCTMRLAT	5027 003Eh	5027 103Eh
40h	16	EQEP_QCPRDLAT	5027 0040h	5027 1040h
60h	32	EQEP_REV	5027 0060h	5027 1060h
64h	32	EQEP_QEPSTROBESEL	5027 0064h	5027 1064h
68h	32	EQEP_QMACTRL	5027 0068h	5027 1068h
6Ch	32	EQEP_QEPSRCSEL	5027 006Ch	5027 106Ch

3.9.2 EQEP Registers

EQEP Registers

3.9.2.1 EQEP_QPOSCNT Register

3.9.2.1.1 EQEP_QPOSCNT Register (Offset = 0h) [reset = 0h]

Position Counter .

Return to [Summary Table](#)

Table 3-479. Instance Table

Instance Name	Physical Address
EQEP0	5027 0000h
EQEP1	5027 1000h

Figure 3-315. EQEP_QPOSCNT Name Register

31	30	29	28	27	26	25	24
QPOSCNT							
R/W							
0h							
23	22	21	20	19	18	17	16
QPOSCNT							
R/W							
0h							
15	14	13	12	11	10	9	8
QPOSCNT							
R/W							
0h							
7	6	5	4	3	2	1	0
QPOSCNT							
R/W							
0h							

Table 3-480. EQEP_QPOSCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QPOSCNT	R/W	0h	Position Counter This 32-bit position counter register counts up/down on every eQEP pulse based on direction input. This counter acts as a position integrator whose count value is proportional to position from a give reference point. This Register acts as a Read ONLY register while counter is counting up/down. Note: It is recommended to only write to the position counter register [QPOSCNT] during initialization, i.e. when the eQEP position counter is disabled [QPEN bit of QEPCTL is zero]. Once the position counter is enabled [QPEN bit is one], Writing to the eQEP position counter register [QPOSCNT] may cause unexpected results.

3.9.2.2 EQEP_QPOSINIT Register

3.9.2.2.1 EQEP_QPOSINIT Register (Offset = 4h) [reset = 0h]

Position Counter Init .

Return to [Summary Table](#)

Table 3-481. Instance Table

Instance Name	Physical Address
EQEP0	5027 0004h
EQEP1	5027 1004h

Figure 3-316. EQEP_QPOSINIT Name Register

31	30	29	28	27	26	25	24
QPOSINIT							
R/W							
0h							
23	22	21	20	19	18	17	16
QPOSINIT							
R/W							
0h							
15	14	13	12	11	10	9	8
QPOSINIT							
R/W							
0h							
7	6	5	4	3	2	1	0
QPOSINIT							
R/W							
0h							

Table 3-482. EQEP_QPOSINIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QPOSINIT	R/W	0h	Position Counter Init This register contains the position value that is used to initialize the position counter based on external strobe or index event. The position counter can be initialized through software. Writes to this register should always be full 32-bit writes.

3.9.2.3 EQEP_QPOSMAX Register

3.9.2.3.1 EQEP_QPOSMAX Register (Offset = 8h) [reset = 0h]

Maximum Position Count .

Return to [Summary Table](#)

Table 3-483. Instance Table

Instance Name	Physical Address
EQEP0	5027 0008h
EQEP1	5027 1008h

Figure 3-317. EQEP_QPOSMAX Name Register

31	30	29	28	27	26	25	24
QPOSMAX							
R/W							
0h							
23	22	21	20	19	18	17	16
QPOSMAX							
R/W							
0h							
15	14	13	12	11	10	9	8
QPOSMAX							
R/W							
0h							
7	6	5	4	3	2	1	0
QPOSMAX							
R/W							
0h							

Table 3-484. EQEP_QPOSMAX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QPOSMAX	R/W	0h	Maximum Position Count This register contains the maximum position counter value. Writes to this register should always be full 32-bit writes.

3.9.2.4 EQEP_QPOSCMP Register

3.9.2.4.1 EQEP_QPOSCMP Register (Offset = Ch) [reset = 0h]

Position Compare .

Return to [Summary Table](#)

Table 3-485. Instance Table

Instance Name	Physical Address
EQEP0	5027 000Ch
EQEP1	5027 100Ch

Figure 3-318. EQEP_QPOSCMP Name Register

31	30	29	28	27	26	25	24
QPOSCMP							
R/W							
0h							
23	22	21	20	19	18	17	16
QPOSCMP							
R/W							
0h							
15	14	13	12	11	10	9	8
QPOSCMP							
R/W							
0h							
7	6	5	4	3	2	1	0
QPOSCMP							
R/W							
0h							

Table 3-486. EQEP_QPOSCMP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QPOSCMP	R/W	0h	Position Compare The position-compare value in this register is compared with the position counter [QPOSCNT] to generate sync output and/or interrupt on compare match.

3.9.2.5 EQEP_QPOSILAT Register

3.9.2.5.1 EQEP_QPOSILAT Register (Offset = 10h) [reset = 0h]

Index Position Latch .

Return to [Summary Table](#)

Table 3-487. Instance Table

Instance Name	Physical Address
EQEP0	5027 0010h
EQEP1	5027 1010h

Figure 3-319. EQEP_QPOSILAT Name Register

31	30	29	28	27	26	25	24
QPOSILAT							
R							
0h							
23	22	21	20	19	18	17	16
QPOSILAT							
R							
0h							
15	14	13	12	11	10	9	8
QPOSILAT							
R							
0h							
7	6	5	4	3	2	1	0
QPOSILAT							
R							
0h							

Table 3-488. EQEP_QPOSILAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QPOSILAT	R	0h	Index Position Latch The position-counter value is latched into this register on an index event as defined by the QEPCCTL[IEL] bits.

3.9.2.6 EQEP_QPOSSLAT Register

3.9.2.6.1 EQEP_QPOSSLAT Register (Offset = 14h) [reset = 0h]

Strobe Position Latch.

Return to [Summary Table](#)

Table 3-489. Instance Table

Instance Name	Physical Address
EQEP0	5027 0014h
EQEP1	5027 1014h

Figure 3-320. EQEP_QPOSSLAT Name Register

31	30	29	28	27	26	25	24
QPOSSLAT							
R							
0h							
23	22	21	20	19	18	17	16
QPOSSLAT							
R							
0h							
15	14	13	12	11	10	9	8
QPOSSLAT							
R							
0h							
7	6	5	4	3	2	1	0
QPOSSLAT							
R							
0h							

Table 3-490. EQEP_QPOSSLAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QPOSSLAT	R	0h	Strobe Position Latch The position-counter value is latched into this register on a strobe event as defined by the QEPCTL[SEL] bits.

3.9.2.7 EQEP_QOSLAT Register

3.9.2.7.1 EQEP_QOSLAT Register (Offset = 18h) [reset = 0h]

Position Latch .

Return to [Summary Table](#)

Table 3-491. Instance Table

Instance Name	Physical Address
EQEP0	5027 0018h
EQEP1	5027 1018h

Figure 3-321. EQEP_QOSLAT Name Register

31	30	29	28	27	26	25	24
QOSLAT							
R							
0h							
23	22	21	20	19	18	17	16
QOSLAT							
R							
0h							
15	14	13	12	11	10	9	8
QOSLAT							
R							
0h							
7	6	5	4	3	2	1	0
QOSLAT							
R							
0h							

Table 3-492. EQEP_QOSLAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QOSLAT	R	0h	Position Latch The position-counter value is latched into this register on a unit time out event.

3.9.2.8 EQEP_QUTMR Register

3.9.2.8.1 EQEP_QUTMR Register (Offset = 1Ch) [reset = 0h]

QEP Unit Timer .

Return to [Summary Table](#)

Table 3-493. Instance Table

Instance Name	Physical Address
EQEP0	5027 001Ch
EQEP1	5027 101Ch

Figure 3-322. EQEP_QUTMR Name Register

31	30	29	28	27	26	25	24
QUTMR							
R/W							
0h							
23	22	21	20	19	18	17	16
QUTMR							
R/W							
0h							
15	14	13	12	11	10	9	8
QUTMR							
R/W							
0h							
7	6	5	4	3	2	1	0
QUTMR							
R/W							
0h							

Table 3-494. EQEP_QUTMR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUTMR	R/W	0h	QEP Unit Timer This register acts as time base for unit time event generation. When this timer value matches the unit time period value a unit time event is generated.

3.9.2.9 EQEP_QUPRD Register

3.9.2.9.1 EQEP_QUPRD Register (Offset = 20h) [reset = 0h]

QEP Unit Period .

Return to [Summary Table](#)

Table 3-495. Instance Table

Instance Name	Physical Address
EQEP0	5027 0020h
EQEP1	5027 1020h

Figure 3-323. EQEP_QUPRD Name Register

31	30	29	28	27	26	25	24
QUPRD							
R/W							
0h							
23	22	21	20	19	18	17	16
QUPRD							
R/W							
0h							
15	14	13	12	11	10	9	8
QUPRD							
R/W							
0h							
7	6	5	4	3	2	1	0
QUPRD							
R/W							
0h							

Table 3-496. EQEP_QUPRD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUPRD	R/W	0h	QEP Unit Period This register contains the period count for the unit timer to generate periodic unit time events. These events latch the eQEP position information at periodic intervals and optionally generate an interrupt. Writes to this register should always be full 32-bit writes.

3.9.2.10 EQEP_QWDTMR Register

3.9.2.10.1 EQEP_QWDTMR Register (Offset = 24h) [reset = 0h]

QEP Watchdog Timer .

Return to [Summary Table](#)

Table 3-497. Instance Table

Instance Name	Physical Address
EQEP0	5027 0024h
EQEP1	5027 1024h

Figure 3-324. EQEP_QWDTMR Name Register

15	14	13	12	11	10	9	8
QWDTMR							
R/W							
0h							
7	6	5	4	3	2	1	0
QWDTMR							
R/W							
0h							

Table 3-498. EQEP_QWDTMR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	QWDTMR	R/W	0h	QEP Watchdog Timer This register acts as time base for the watchdog to detect motor stalls. When this timer value matches with the watchdog's period value a watchdog timeout interrupt is generated. This register is reset upon edge transition in quadrature-clock indicating the motion.

3.9.2.11 EQEP_QWDPRD Register

3.9.2.11.1 EQEP_QWDPRD Register (Offset = 26h) [reset = 0h]

QEP Watchdog Period .

Return to [Summary Table](#)

Table 3-499. Instance Table

Instance Name	Physical Address
EQEP0	5027 0026h
EQEP1	5027 1026h

Figure 3-325. EQEP_QWDPRD Name Register

15	14	13	12	11	10	9	8
QWDPRD							
R/W							
0h							
7	6	5	4	3	2	1	0
QWDPRD							
R/W							
0h							

Table 3-500. EQEP_QWDPRD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	QWDPRD	R/W	0h	QEP Watchdog Period This register contains the time-out count for the eQEP peripheral watch dog timer. When the watchdog timer value matches the watchdog period value, a watchdog timeout interrupt is generated.

3.9.2.12 EQEP_QDECCTL Register

3.9.2.12.1 EQEP_QDECCTL Register (Offset = 28h) [reset = 0h]

Quadrature Decoder Control .

Return to [Summary Table](#)

Table 3-501. Instance Table

Instance Name	Physical Address
EQEP0	5027 0028h
EQEP1	5027 1028h

Figure 3-326. EQEP_QDECCTL Name Register

15	14	13	12	11	10	9	8
QSRC		SOEN	SPSEL	XCR	SWAP	IGATE	QAP
R/W		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
QBP	QIP	QSP	RESERVED_1				QIDIRE
R/W	R/W	R/W	R				R/W
0h	0h	0h	0h				0h

Table 3-502. EQEP_QDECCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	QSRC	R/W	0h	Position-counter source selection
13	SOEN	R/W	0h	Sync output-enable 0 Disable position-compare sync output 1 Enable position-compare sync output
12	SPSEL	R/W	0h	Sync output pin selection 0 Index pin is used for sync output 1 Strobe pin is used for sync output
11	XCR	R/W	0h	External Clock Rate 0 2x resolution: Count the rising/falling edge 1 1x resolution: Count the rising edge only
10	SWAP	R/W	0h	CLK/DIR Signal Source for Position Counter 0 Quadrature-clock inputs are not swapped 1 Quadrature-clock inputs are swapped
9	IGATE	R/W	0h	Index pulse gating option 0 Disable gating of Index pulse 1 Gate the index pin with strobe
8	QAP	R/W	0h	QEPA input polarity 0 No effect 1 Negates QEPA input
7	QBP	R/W	0h	QEPB input polarity 0 No effect 1 Negates QEPB input
6	QIP	R/W	0h	QEPI input polarity 0 No effect 1 Negates QEPI input
5	QSP	R/W	0h	QEPS input polarity 0 No effect 1 Negates QEPS input

Table 3-502. EQEP_QDECCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4:1	RESERVED_1	R	0h	Reserved
0	QIDIRE	R/W	0h	0 - Compatible mode, Behavior same as existing devices 1 - Enhancement for Direction change during Index will be enabled

3.9.2.13 EQEP_QEPCTL Register

3.9.2.13.1 EQEP_QEPCTL Register (Offset = 2Ah) [reset = 0h]

QEP Control .

Return to [Summary Table](#)

Table 3-503. Instance Table

Instance Name	Physical Address
EQEP0	5027 002Ah
EQEP1	5027 102Ah

Figure 3-327. EQEP_QEPCTL Name Register

15		14		13		12		11		10		9		8	
FREE_SOFT				PCRM				SEI				IEI			
R/W				R/W				R/W				R/W			
0h				0h				0h				0h			
7		6		5		4		3		2		1		0	
SWI		SEL		IEL				QPEN		QCLM		UTE		WDE	
R/W		R/W		R/W				R/W		R/W		R/W		R/W	
0h		0h		0h				0h		0h		0h		0h	

Table 3-504. EQEP_QEPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	FREE_SOFT	R/W	0h	<p>Emulation mode</p> <p>0 QPOS CNT behavior Position counter stops immediately on emulation suspend 0h (R/W) = QWDTMR behavior watchdog counter stops immediately 0h (R/W) = QUTMR behavior Unit timer stops immediately 0h (R/W) = QCTMR behavior Capture Timer stops immediately</p> <p>1 QPOS CNT behavior Position counter continues to count until the rollover 1h (R/W) = QWDTMR behavior watchdog counter counts until WD period match roll over 1h (R/W) = QUTMR behavior Unit timer counts until period rollover 1h (R/W) = QCTMR behavior Capture Timer counts until next unit period event</p> <p>2 QPOS CNT behavior Position counter is unaffected by emulation suspend 2h (R/W) = QWDTMR behavior watchdog counter is unaffected by emulation suspend 2h (R/W) = QUTMR behavior Unit timer is unaffected by emulation suspend 2h (R/W) = QCTMR behavior Capture Timer is unaffected by emulation suspend</p> <p>3 Same as FREE_SOFT_2</p>
13:12	PCRM	R/W	0h	<p>Position counter reset</p> <p>0 Position counter reset on an index event</p> <p>1 Position counter reset on the maximum position</p> <p>2 Position counter reset on the first index event</p> <p>3 Position counter reset on a unit time event</p>

Table 3-504. EQEP_QEPCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11:10	SEI	R/W	0h	Strobe event initialization of position counter 0 Does nothing (action disabled) 1 Does nothing (action disabled) 2 Initializes the position counter on rising edge of the QEPS signal 3 Clockwise Direction: Initializes the position counter on the rising edge of QEPS strobe Counter Clockwise Direction: Initializes the position counter on the falling edge of QEPS strobe
9:8	IEI	R/W	0h	Index event init of position count 0 Do nothing (action disabled) 1 Do nothing (action disabled) 2 Initializes the position counter on the rising edge of the QEPI signal (QPOSCNT = QPOSINIT) 3 Initializes the position counter on the falling edge of QEPI signal (QPOSCNT = QPOSINIT)
7	SWI	R/W	0h	Software init position counter 0 Do nothing (action disabled) 1 Initialize position counter (QPOSCNT=QPOSINIT). This bit is not cleared automatically
6	SEL	R/W	0h	Strobe event latch of position counter 0 The position counter is latched on the rising edge of QEPS strobe (QPOSSLAT = POSCCNT). Latching on the falling edge can be done by inverting the strobe input using the QSP bit in the QDECCTL register 1 Clockwise Direction: Position counter is latched on rising edge of QEPS strobe Counter Clockwise Direction: Position counter is latched on falling edge of QEPS strobe
5:4	IEL	R/W	0h	Index event latch of position counter [software index marker] 0 Reserved 1 Latches position counter on rising edge of the index signal 2 Latches position counter on falling edge of the index signal 3 Software index marker. Latches the position counter and quadrature direction flag on index event marker. The position counter is latched to the QPOSILAT register and the direction flag is latched in the QEPSTS[QDLF] bit. This mode is useful for software index marking.
3	QPEN	R/W	0h	Quadrature position counter enable/software reset 0 Reset the eQEP peripheral internal operating flags/read-only registers. Control/configuration registers are not disturbed by a software reset. When QPEN is disabled, some flags in the QFLG register do not get reset or cleared and show the actual state of that flag. 1 eQEP position counter is enabled

Table 3-504. EQEP_QEPCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	QCLM	R/W	0h	QEP capture latch mode 0 Latch on position counter read by CPU. Capture timer and capture period values are latched into QCTMLAT and QCPRDLAT registers when CPU reads the QPOSCNT register. 1 Latch on unit time out. Position counter, capture timer and capture period values are latched into QOSLAT, QCTMLAT and QCPRDLAT registers on unit time out.
1	UTE	R/W	0h	QEP unit timer enable 0 Disable eQEP unit timer 1 Enable unit timer
0	WDE	R/W	0h	QEP watchdog enable 0 Disable the eQEP watchdog timer 1 Enable the eQEP watchdog timer

3.9.2.14 EQEP_QCAPCTL Register

3.9.2.14.1 EQEP_QCAPCTL Register (Offset = 2Ch) [reset = 0h]

Qaudrature Capture Control .

Return to [Summary Table](#)

Table 3-505. Instance Table

Instance Name	Physical Address
EQEP0	5027 002Ch
EQEP1	5027 102Ch

Figure 3-328. EQEP_QCAPCTL Name Register

15	14	13	12	11	10	9	8
CEN	RESERVED_1						
R/W	R						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED_1	CCPS			UPPS			
R	R/W			R/W			
0h	0h			0h			

Table 3-506. EQEP_QCAPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	CEN	R/W	0h	Enable eQEP capture 0 eQEP capture unit is disabled 1 eQEP capture unit is enabled
14:7	RESERVED_1	R	0h	Reserved
6:4	CCPS	R/W	0h	EQEP capture timer clock prescaler 0 CAPCLK = SYSCLKOUT/1 1 CAPCLK = SYSCLKOUT/2 2 CAPCLK = SYSCLKOUT/4 3 CAPCLK = SYSCLKOUT/8 4 CAPCLK = SYSCLKOUT/16 5 CAPCLK = SYSCLKOUT/32 6 CAPCLK = SYSCLKOUT/64 7 CAPCLK = SYSCLKOUT/128
3:0	UPPS	R/W	0h	Unit position event prescaler 0 UPEVNT = QCLK/1 1 UPEVNT = QCLK/2 2 UPEVNT = QCLK/4 3 UPEVNT = QCLK/8 4 UPEVNT = QCLK/16 5 UPEVNT = QCLK/32 6 UPEVNT = QCLK/64 7 UPEVNT = QCLK/128 8 UPEVNT = QCLK/256 9 UPEVNT = QCLK/512 10 UPEVNT = QCLK/1024 11 UPEVNT = QCLK/2048 12 Reserved 13 Reserved 14 Reserved 15 Reserved

3.9.2.15 EQEP_QPOSCTL Register

3.9.2.15.1 EQEP_QPOSCTL Register (Offset = 2Eh) [reset = 0h]

Position Compare Control .

Return to [Summary Table](#)

Table 3-507. Instance Table

Instance Name	Physical Address
EQEP0	5027 002Eh
EQEP1	5027 102Eh

Figure 3-329. EQEP_QPOSCTL Name Register

15	14	13	12	11	10	9	8
PCSHDW	PCLOAD	PCPOL	PCE	PCSPW			
R/W	R/W	R/W	R/W	R/W			
0h	0h	0h	0h	0h			
7	6	5	4	3	2	1	0
PCSPW							
R/W							
0h							

Table 3-508. EQEP_QPOSCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	PCSHDW	R/W	0h	Position compare of shadow enable 0 Shadow disabled, load Immediate 1 Shadow enabled
14	PCLOAD	R/W	0h	Position compare of shadow load 0 Load on QPOSCNT = 0 1 Load when QPOSCNT = QPOSCMP
13	PCPOL	R/W	0h	Polarity of sync output 0 Active HIGH pulse output 1 Active LOW pulse output
12	PCE	R/W	0h	Position compare enable/disable 0 Disable position compare unit 1 Enable position compare unit
11:0	PCSPW	R/W	0h	Select-position-compare sync output pulse width 0 1 * 4 * SYSCLKOUT cycles 1 2 * 4 * SYSCLKOUT cycles 4095 4096 * 4 * SYSCLKOUT cycles

3.9.2.16 EQEP_QEINT Register

3.9.2.16.1 EQEP_QEINT Register (Offset = 30h) [reset = 0h]

QEP Interrupt Control .

Return to [Summary Table](#)

Table 3-509. Instance Table

Instance Name	Physical Address
EQEP0	5027 0030h
EQEP1	5027 1030h

Figure 3-330. EQEP_QEINT Name Register

15	14	13	12	11	10	9	8
RESERVED_2			QMAE	UTO	IEL	SEL	PCM
R			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	QPE	PCE	RESERVED_1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-510. EQEP_QEINT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12	QMAE	R/W	0h	QMA Error Interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
11	UTO	R/W	0h	Unit time out interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
10	IEL	R/W	0h	Index event latch interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
9	SEL	R/W	0h	Strobe event latch interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
8	PCM	R/W	0h	Position-compare match interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
7	PCR	R/W	0h	Position-compare ready interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
6	PCO	R/W	0h	Position counter overflow interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
5	PCU	R/W	0h	Position counter underflow interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
4	WTO	R/W	0h	Watchdog time out interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled

Table 3-510. EQEP_QEINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	QDC	R/W	0h	Quadrature direction change interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
2	QPE	R/W	0h	Quadrature phase error interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
1	PCE	R/W	0h	Position counter error interrupt enable 0 Interrupt is disabled 1 Interrupt is enabled
0	RESERVED_1	R	0h	Reserved

3.9.2.17 EQEP_QFLG Register

3.9.2.17.1 EQEP_QFLG Register (Offset = 32h) [reset = 0h]

QEP Interrupt Flag .

Return to [Summary Table](#)

Table 3-511. Instance Table

Instance Name	Physical Address
EQEP0	5027 0032h
EQEP1	5027 1032h

Figure 3-331. EQEP_QFLG Name Register

15	14	13	12	11	10	9	8
RESERVED_1			QMAE	UTO	IEL	SEL	PCM
R			R	R	R	R	R
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	INT
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-512. EQEP_QFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	QMAE	R	0h	QMA Error interrupt flag 0 No interrupt generated 1 Interrupt was generated
11	UTO	R	0h	Unit time out interrupt flag 0 No interrupt generated 1 Set by eQEP unit timer period match
10	IEL	R	0h	Index event latch interrupt flag 0 No interrupt generated 1 This bit is set after latching the QPOSCNT to QPOSILAT
9	SEL	R	0h	Strobe event latch interrupt flag 0 No interrupt generated 1 This bit is set after latching the QPOSCNT to QPOSSLAT
8	PCM	R	0h	EQEP compare match event interrupt flag 0 No interrupt generated 1 This bit is set on position-compare match
7	PCR	R	0h	Position-compare ready interrupt flag 0 No interrupt generated 1 This bit is set after transferring the shadow register value to the active position compare register
6	PCO	R	0h	Position counter overflow interrupt flag 0 No interrupt generated 1 This bit is set on position counter overflow.
5	PCU	R	0h	Position counter underflow interrupt flag 0 No interrupt generated 1 This bit is set on position counter underflow.

Table 3-512. EQEP_QFLG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	WTO	R	0h	Watchdog timeout interrupt flag 0 No interrupt generated 1 Set by watchdog timeout
3	QDC	R	0h	Quadrature direction change interrupt flag 0 No interrupt generated 1 Interrupt was generated
2	PHE	R	0h	Quadrature phase error interrupt flag 0 No interrupt generated 1 Set on simultaneous transition of QEPA and QEPB
1	PCE	R	0h	Position counter error interrupt flag 0 No interrupt generated 1 Position counter error
0	INT	R	0h	Global interrupt status flag 0 No interrupt generated 1 Interrupt was generated

3.9.2.18 EQEP_QCLR Register

3.9.2.18.1 EQEP_QCLR Register (Offset = 34h) [reset = 0h]

QEP Interrupt Clear .

Return to [Summary Table](#)

Table 3-513. Instance Table

Instance Name	Physical Address
EQEP0	5027 0034h
EQEP1	5027 1034h

Figure 3-332. EQEP_QCLR Name Register

15	14	13	12	11	10	9	8
RESERVED_1			QMAE	UTO	IEL	SEL	PCM
R			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	INT
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-514. EQEP_QCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	QMAE	R/W1TS	0h	Clear QMA Error interrupt flag 0 No effect 1 Clears the interrupt flag
11	UTO	R/W1TS	0h	Clear unit time out interrupt flag 0 No effect 1 Clears the interrupt flag
10	IEL	R/W1TS	0h	Clear index event latch interrupt flag 0 No effect 1 Clears the interrupt flag
9	SEL	R/W1TS	0h	Clear strobe event latch interrupt flag 0 No effect 1 Clears the interrupt flag
8	PCM	R/W1TS	0h	Clear eQEP compare match event interrupt flag 0 No effect 1 Clears the interrupt flag
7	PCR	R/W1TS	0h	Clear position-compare ready interrupt flag 0 No effect 1 Clears the interrupt flag
6	PCO	R/W1TS	0h	Clear position counter overflow interrupt flag 0 No effect 1 Clears the interrupt flag
5	PCU	R/W1TS	0h	Clear position counter underflow interrupt flag 0 No effect 1 Clears the interrupt flag
4	WTO	R/W1TS	0h	Clear watchdog timeout interrupt flag 0 No effect 1 Clears the interrupt flag

Table 3-514. EQEP_QCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	QDC	RW1TS	0h	Clear quadrature direction change interrupt flag 0 No effect 1 Clears the interrupt flag
2	PHE	RW1TS	0h	Clear quadrature phase error interrupt flag 0 No effect 1 Clears the interrupt flag
1	PCE	RW1TS	0h	Clear position counter error interrupt flag 0 No effect 1 Clears the interrupt flag
0	INT	RW1TS	0h	Global interrupt clear flag 0 No effect 1 Clears the interrupt flag

3.9.2.19 EQEP_QFRC Register

3.9.2.19.1 EQEP_QFRC Register (Offset = 36h) [reset = 0h]

QEP Interrupt Force .

Return to [Summary Table](#)

Table 3-515. Instance Table

Instance Name	Physical Address
EQEP0	5027 0036h
EQEP1	5027 1036h

Figure 3-333. EQEP_QFRC Name Register

15	14	13	12	11	10	9	8
RESERVED_2			QMAE	UTO	IEL	SEL	PCM
R			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	RESERVED_1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-516. EQEP_QFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12	QMAE	R/W	0h	Force QMA error interrupt 0 No effect 1 Force the interrupt
11	UTO	R/W	0h	Force unit time out interrupt 0 No effect 1 Force the interrupt
10	IEL	R/W	0h	Force index event latch interrupt 0 No effect 1 Force the interrupt
9	SEL	R/W	0h	Force strobe event latch interrupt 0 No effect 1 Force the interrupt
8	PCM	R/W	0h	Force position-compare match interrupt 0 No effect 1 Force the interrupt
7	PCR	R/W	0h	Force position-compare ready interrupt 0 No effect 1 Force the interrupt
6	PCO	R/W	0h	Force position counter overflow interrupt 0 No effect 1 Force the interrupt
5	PCU	R/W	0h	Force position counter underflow interrupt 0 No effect 1 Force the interrupt
4	WTO	R/W	0h	Force watchdog time out interrupt 0 No effect 1 Force the interrupt

Table 3-516. EQEP_QFRC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	QDC	R/W	0h	Force quadrature direction change interrupt 0 No effect 1 Force the interrupt
2	PHE	R/W	0h	Force quadrature phase error interrupt 0 No effect 1 Force the interrupt
1	PCE	R/W	0h	Force position counter error interrupt 0 No effect 1 Force the interrupt
0	RESERVED_1	R	0h	Reserved

3.9.2.20 EQEP_QEPSTS Register

3.9.2.20.1 EQEP_QEPSTS Register (Offset = 38h) [reset = 80h]

QEP Status .

Return to [Summary Table](#)

Table 3-517. Instance Table

Instance Name	Physical Address
EQEP0	5027 0038h
EQEP1	5027 1038h

Figure 3-334. EQEP_QEPSTS Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
UPEVNT	FIDF	QDF	QDLF	COEF	CDEF	FIMF	PCEF
R/W1TS	R	R	R	R/W1TS	R/W1TS	R/W1TS	R
1h	0h	0h	0h	0h	0h	0h	0h

Table 3-518. EQEP_QEPSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7	UPEVNT	R/W1TS	1h	Unit position event flag 0 No unit position event detected 1 Unit position event detected. Write 1 to clear
6	FIDF	R	0h	Direction on the first index marker Status of the direction is latched on the first index event marker. 0 Counter-clockwise rotation (or reverse movement) on the first index event 1 Clockwise rotation (or forward movement) on the first index event
5	QDF	R	0h	Quadrature direction flag 0 Counter-clockwise rotation (or reverse movement) 1 Clockwise rotation (or forward movement)
4	QDLF	R	0h	EQEP direction latch flag 0 Counter-clockwise rotation (or reverse movement) on index event marker 1 Clockwise rotation (or forward movement) on index event marker
3	COEF	R/W1TS	0h	Capture overflow error flag 0 Overflow has not occurred. 1 Overflow occurred in eQEP Capture timer (QEPCTMR). This bit is cleared by writing a '1'.
2	CDEF	R/W1TS	0h	Capture direction error flag 0 Capture direction error has not occurred. 1 Direction change occurred between the capture position event. This bit is cleared by writing a '1'.

Table 3-518. EQEP_QEPSTS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	FIMF	RW1TS	0h	First index marker flag 0 First index pulse has not occurred. 1 Set by first occurrence of index pulse. This bit is cleared by writing a '1'.
0	PCEF	R	0h	Position counter error flag. This bit is not sticky and it is updated for every index event. 0 No error occurred during the last index transition 1 Position counter error

3.9.2.21 EQEP_QCTMR Register

3.9.2.21.1 EQEP_QCTMR Register (Offset = 3Ah) [reset = 0h]

QEP Capture Timer .

Return to [Summary Table](#)

Table 3-519. Instance Table

Instance Name	Physical Address
EQEP0	5027 003Ah
EQEP1	5027 103Ah

Figure 3-335. EQEP_QCTMR Name Register

15	14	13	12	11	10	9	8
QCTMR							
R/W							
0h							
7	6	5	4	3	2	1	0
QCTMR							
R/W							
0h							

Table 3-520. EQEP_QCTMR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	QCTMR	R/W	0h	This register provides time base for edge capture unit.

3.9.2.22 EQEP_QCPRD Register

3.9.2.22.1 EQEP_QCPRD Register (Offset = 3Ch) [reset = 0h]

QEP Capture Period .

Return to [Summary Table](#)

Table 3-521. Instance Table

Instance Name	Physical Address
EQEP0	5027 003Ch
EQEP1	5027 103Ch

Figure 3-336. EQEP_QCPRD Name Register

15	14	13	12	11	10	9	8
QCPRD							
R/W							
0h							
7	6	5	4	3	2	1	0
QCPRD							
R/W							
0h							

Table 3-522. EQEP_QCPRD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	QCPRD	R/W	0h	This register holds the period count value between the last successive eQEP position events

3.9.2.23 EQEP_QCTMRLAT Register

3.9.2.23.1 EQEP_QCTMRLAT Register (Offset = 3Eh) [reset = 0h]

QEP Capture Latch .

Return to [Summary Table](#)

Table 3-523. Instance Table

Instance Name	Physical Address
EQEP0	5027 003Eh
EQEP1	5027 103Eh

Figure 3-337. EQEP_QCTMRLAT Name Register

15	14	13	12	11	10	9	8
QCTMRLAT							
R							
0h							
7	6	5	4	3	2	1	0
QCTMRLAT							
R							
0h							

Table 3-524. EQEP_QCTMRLAT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	QCTMRLAT	R	0h	The eQEP capture timer value can be latched into this register on two events viz., unit timeout event, Reading the eQEP position counter.

3.9.2.24 EQEP_QCPRDLAT Register

3.9.2.24.1 EQEP_QCPRDLAT Register (Offset = 40h) [reset = 0h]

QEP Capture Period Latch .

Return to [Summary Table](#)

Table 3-525. Instance Table

Instance Name	Physical Address
EQEP0	5027 0040h
EQEP1	5027 1040h

Figure 3-338. EQEP_QCPRDLAT Name Register

15	14	13	12	11	10	9	8
QCPRDLAT							
R							
0h							
7	6	5	4	3	2	1	0
QCPRDLAT							
R							
0h							

Table 3-526. EQEP_QCPRDLAT Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	QCPRDLAT	R	0h	EQEP capture period value can be latched into this register on two events viz., unit timeout event, Reading the eQEP position counter.

3.9.2.25 EQEP_REV Register

3.9.2.25.1 EQEP_REV Register (Offset = 60h) [reset = 11h]

QEP Revision Number.

Return to [Summary Table](#)

Table 3-527. Instance Table

Instance Name	Physical Address
EQEP0	5027 0060h
EQEP1	5027 1060h

Figure 3-339. EQEP_REV Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1		MINOR			MAJOR		
R		R			R		
0h		2h			1h		

Table 3-528. EQEP_REV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED_1	R	0h	Reserved
5:3	MINOR	R	2h	This field specifies the Minor Revision number for the eQEP IP.
2:0	MAJOR	R	1h	This field specifies the Major Revision number for the eQEP IP.

3.9.2.26 EQEP_QEPSTROBESEL Register

3.9.2.26.1 EQEP_QEPSTROBESEL Register (Offset = 64h) [reset = 0h]

QEP Strobe select register. this feature is not applicable to AM263x and AM263Px products.

Return to [Summary Table](#)

Table 3-529. Instance Table

Instance Name	Physical Address
EQEP0	5027 0064h
EQEP1	5027 1064h

Figure 3-340. EQEP_QEPSTROBESEL Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						STROBESEL	
R						R/W	
0h						0h	

Table 3-530. EQEP_QEPSTROBESEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED_1	R	0h	Reserved
1:0	STROBESEL	R/W	0h	Strobe source select: this feature is not applicable to AM263x and AM263Px products 1 QEP Strobe after polarity mux.this feature is not applicable to AM263x and AM263Px products 2 QEP Strobe after polarity mux ORed with ADCSOCA.this feature is not applicable to AM263x and AM263Px products 3 QEP Strobe after polarity mux ORed with ADCSOCB.this feature is not applicable to AM263x and AM263Px products

3.9.2.27 EQEP_QMACTRL Register

3.9.2.27.1 EQEP_QMACTRL Register (Offset = 68h) [reset = 0h]

QMA Control register.

Return to [Summary Table](#)

Table 3-531. Instance Table

Instance Name	Physical Address
EQEP0	5027 0068h
EQEP1	5027 1068h

Figure 3-341. EQEP_QMACTRL Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						MODE	
R						R/W	
0h						0h	

Table 3-532. EQEP_QMACTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED_1	R	0h	Reserved
2:0	MODE	R/W	0h	Select Mode for QMA mode: 000 : QMA Module is bypassed. 001 : QMA Mode-1 operation selected 010 : QMA Mode-2 operation selected 011 : QMA Module is bypassed [reserved] 1xx : QMA Module is bypassed [reserved]

3.9.2.28 EQEP_QEPSRCSEL Register

3.9.2.28.1 EQEP_QEPSRCSEL Register (Offset = 6Ch) [reset = 0h]

QEP Source Select Register.

Return to [Summary Table](#)

Table 3-533. Instance Table

Instance Name	Physical Address
EQEP0	5027 006Ch
EQEP1	5027 106Ch

Figure 3-342. EQEP_QEPSRCSEL Name Register

31	30	29	28	27	26	25	24
RESERVED_4				QEPSSEL			
R				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED_3				QEPISEL			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED_2				QEPBSEL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED_1				QEPASEL			
R				R/W			
0h				0h			

Table 3-534. EQEP_QEPSRCSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED_4	R	0h	Reserved
28:24	QEPSSEL	R/W	0h	QEP Strobe source select: 0x0 : Reserved 0x1 : Device Pin 0x2 : PWMXBAR.Out[0] 0x3 : PWMXBAR.Out[1] ... 0x1F : PWMXBAR.Out[29] Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running.
23:21	RESERVED_3	R	0h	Reserved
20:16	QEPISEL	R/W	0h	QEP Index source select: 0x0 : Reserved 0x1 : Device Pin 0x2 : PWMXBAR.Out[0] 0x3 : PWMXBAR.Out[1] ... 0x1F : PWMXBAR.Out[29] Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running.
15:13	RESERVED_2	R	0h	Reserved

Table 3-534. EQEP_QEPSRCSEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12:8	QEPBSEL	R/W	0h	QEPB source select: 0x0 : Reserved 0x1 : Device Pin 0x2 : PWMXBAR.Out[0] 0x3 : PWMXBAR.Out[1] ... 0x1F : PWMXBAR.Out[29] Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running.
7:5	RESERVED_1	R	0h	Reserved
4:0	QEPASEL	R/W	0h	QEPA source select: 0x0 : Reserved 0x1 : Device Pin 0x2 : PWMXBAR.Out[0] 0x3 : PWMXBAR.Out[1] ... 0x1F : PWMXBAR.Out[29] Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running.

3.10 SDFM

SDFM

3.10.1 SDFM Summaries

SDFM Summaries

Table 3-535. SDFM Registers, Base Address=5026 8000h, Length=4096

Offset	Length	Register Name	SDFM0 Physical Address	SDFM1 Physical Address
0h	32	SDFM_SDIFLG	5026 8000h	5026 9000h
4h	32	SDFM_SDIFLGCLR	5026 8004h	5026 9004h
8h	16	SDFM_SDCTL	5026 8008h	5026 9008h
Ch	16	SDFM_SDMFILEN	5026 800Ch	5026 900Ch
Eh	16	SDFM_SDSTATUS	5026 800Eh	5026 900Eh
10h	16	SDFM_SDINTMODE	5026 8010h	5026 9010h
20h	16	SDFM_SDCTLPARM1	5026 8020h	5026 9020h
22h	16	SDFM_SDDFPARM1	5026 8022h	5026 9022h
24h	16	SDFM_SDDPARM1	5026 8024h	5026 9024h
26h	16	SDFM_SDFLT1CMPH1	5026 8026h	5026 9026h
28h	16	SDFM_SDFLT1CMPL1	5026 8028h	5026 9028h
2Ah	16	SDFM_SDCPARM1	5026 802Ah	5026 902Ah
2Ch	32	SDFM_SDDATA1	5026 802Ch	5026 902Ch
30h	32	SDFM_SDDATFIFO1	5026 8030h	5026 9030h
34h	16	SDFM_SDCDATA1	5026 8034h	5026 9034h
36h	16	SDFM_SDFLT1CMPH2	5026 8036h	5026 9036h
38h	16	SDFM_SDFLT1CMPHZ	5026 8038h	5026 9038h
3Ah	16	SDFM_SDFIFOCTL1	5026 803Ah	5026 903Ah
3Ch	16	SDFM_SDSYNC1	5026 803Ch	5026 903Ch
3Eh	16	SDFM_SDFLT1CMPL2	5026 803Eh	5026 903Eh
40h	16	SDFM_SDCTLPARM2	5026 8040h	5026 9040h
42h	16	SDFM_SDDFPARM2	5026 8042h	5026 9042h
44h	16	SDFM_SDDPARM2	5026 8044h	5026 9044h
46h	16	SDFM_SDFLT2CMPH1	5026 8046h	5026 9046h
48h	16	SDFM_SDFLT2CMPL1	5026 8048h	5026 9048h
4Ah	16	SDFM_SDCPARM2	5026 804Ah	5026 904Ah
4Ch	32	SDFM_SDDATA2	5026 804Ch	5026 904Ch
50h	32	SDFM_SDDATFIFO2	5026 8050h	5026 9050h
54h	16	SDFM_SDCDATA2	5026 8054h	5026 9054h
56h	16	SDFM_SDFLT2CMPH2	5026 8056h	5026 9056h
58h	16	SDFM_SDFLT2CMPHZ	5026 8058h	5026 9058h
5Ah	16	SDFM_SDFIFOCTL2	5026 805Ah	5026 905Ah
5Ch	16	SDFM_SDSYNC2	5026 805Ch	5026 905Ch
5Eh	16	SDFM_SDFLT2CMPL2	5026 805Eh	5026 905Eh
60h	16	SDFM_SDCTLPARM3	5026 8060h	5026 9060h
62h	16	SDFM_SDDFPARM3	5026 8062h	5026 9062h
64h	16	SDFM_SDDPARM3	5026 8064h	5026 9064h
66h	16	SDFM_SDFLT3CMPH1	5026 8066h	5026 9066h
68h	16	SDFM_SDFLT3CMPL1	5026 8068h	5026 9068h
6Ah	16	SDFM_SDCPARM3	5026 806Ah	5026 906Ah

Table 3-535. SDFM Registers, Base Address=5026 8000h, Length=4096 (continued)

Offset	Length	Register Name	SDFM0 Physical Address	SDFM1 Physical Address
6Ch	32	SDFM_SDDATA3	5026 806Ch	5026 906Ch
70h	32	SDFM_SDDATFIFO3	5026 8070h	5026 9070h
74h	16	SDFM_SDCDATA3	5026 8074h	5026 9074h
76h	16	SDFM_SDFLT3CMPH2	5026 8076h	5026 9076h
78h	16	SDFM_SDFLT3CMPHZ	5026 8078h	5026 9078h
7Ah	16	SDFM_SDFIFOCTL3	5026 807Ah	5026 907Ah
7Ch	16	SDFM_SDSYNC3	5026 807Ch	5026 907Ch
7Eh	16	SDFM_SDFLT3CMPL2	5026 807Eh	5026 907Eh
80h	16	SDFM_SDCTLPARM4	5026 8080h	5026 9080h
82h	16	SDFM_SDDFPARM4	5026 8082h	5026 9082h
84h	16	SDFM_SDDPARM4	5026 8084h	5026 9084h
86h	16	SDFM_SDFLT4CMPH1	5026 8086h	5026 9086h
88h	16	SDFM_SDFLT4CMPL1	5026 8088h	5026 9088h
8Ah	16	SDFM_SDCPARM4	5026 808Ah	5026 908Ah
8Ch	32	SDFM_SDDATA4	5026 808Ch	5026 908Ch
90h	32	SDFM_SDDATFIFO4	5026 8090h	5026 9090h
94h	16	SDFM_SDCDATA4	5026 8094h	5026 9094h
96h	16	SDFM_SDFLT4CMPH2	5026 8096h	5026 9096h
98h	16	SDFM_SDFLT4CMPHZ	5026 8098h	5026 9098h
9Ah	16	SDFM_SDFIFOCTL4	5026 809Ah	5026 909Ah
9Ch	16	SDFM_SDSYNC4	5026 809Ch	5026 909Ch
9Eh	16	SDFM_SDFLT4CMPL2	5026 809Eh	5026 909Eh
C0h	16	SDFM_SDCOMP1CTL	5026 80C0h	5026 90C0h
C2h	16	SDFM_SDCOMP1EVT2FLTCTL	5026 80C2h	5026 90C2h
C4h	16	SDFM_SDCOMP1EVT2FLTCLKCTL	5026 80C4h	5026 90C4h
C6h	16	SDFM_SDCOMP1EVT1FLTCTL	5026 80C6h	5026 90C6h
C8h	16	SDFM_SDCOMP1EVT1FLTCLKCTL	5026 80C8h	5026 90C8h
CEh	16	SDFM_SDCOMP1LOCK	5026 80CEh	5026 90CEh
D0h	16	SDFM_SDCOMP2CTL	5026 80D0h	5026 90D0h
D2h	16	SDFM_SDCOMP2EVT2FLTCTL	5026 80D2h	5026 90D2h
D4h	16	SDFM_SDCOMP2EVT2FLTCLKCTL	5026 80D4h	5026 90D4h
D6h	16	SDFM_SDCOMP2EVT1FLTCTL	5026 80D6h	5026 90D6h
D8h	16	SDFM_SDCOMP2EVT1FLTCLKCTL	5026 80D8h	5026 90D8h
DEh	16	SDFM_SDCOMP2LOCK	5026 80DEh	5026 90DEh
E0h	16	SDFM_SDCOMP3CTL	5026 80E0h	5026 90E0h
E2h	16	SDFM_SDCOMP3EVT2FLTCTL	5026 80E2h	5026 90E2h
E4h	16	SDFM_SDCOMP3EVT2FLTCLKCTL	5026 80E4h	5026 90E4h
E6h	16	SDFM_SDCOMP3EVT1FLTCTL	5026 80E6h	5026 90E6h
E8h	16	SDFM_SDCOMP3EVT1FLTCLKCTL	5026 80E8h	5026 90E8h
EEh	16	SDFM_SDCOMP3LOCK	5026 80EEh	5026 90EEh
F0h	16	SDFM_SDCOMP4CTL	5026 80F0h	5026 90F0h
F2h	16	SDFM_SDCOMP4EVT2FLTCTL	5026 80F2h	5026 90F2h
F4h	16	SDFM_SDCOMP4EVT2FLTCLKCTL	5026 80F4h	5026 90F4h
F6h	16	SDFM_SDCOMP4EVT1FLTCTL	5026 80F6h	5026 90F6h
F8h	16	SDFM_SDCOMP4EVT1FLTCLKCTL	5026 80F8h	5026 90F8h
FEh	16	SDFM_SDCOMP4LOCK	5026 80FEh	5026 90FEh

3.10.2 SDFM Registers

SDFM Registers

3.10.2.1 SDFM_SDIFLG Register

3.10.2.1.1 SDFM_SDIFLG Register (Offset = 0h) [reset = 0h]

SD Interrupt Flag Register.

Return to [Summary Table](#)
Table 3-536. Instance Table

Instance Name	Physical Address
SDFM0	5026 8000h
SDFM1	5026 9000h

Figure 3-343. SDFM_SDIFLG Name Register

31	30	29	28	27	26	25	24
MIF	RESERVED_1						
R	R						
0h	0h						
23	22	21	20	19	18	17	16
SDFFINT4	SDFFINT3	SDFFINT2	SDFFINT1	SDFFOVF4	SDFFOVF3	SDFFOVF2	SDFFOVF1
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
AF4	AF3	AF2	AF1	MF4	MF3	MF2	MF1
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
FLT4_FLG_CE VT2	FLT4_FLG_CE VT1	FLT3_FLG_CE VT2	FLT3_FLG_CE VT1	FLT2_FLG_CE VT2	FLT2_FLG_CE VT1	FLT1_FLG_CE VT2	FLT1_FLG_CE VT1
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-537. SDFM_SDIFLG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	MIF	R	0h	Set whenever any "error" interrupt [MF1-4,IFL1-4,IFH1-4,SDFFOVF1-4] is active
30:24	RESERVED_1	R	0h	Reserved
23	SDFFINT4	R	0h	SDFIFO data ready interrupt for Ch4
22	SDFFINT3	R	0h	SDFIFO data ready interrupt for Ch3
21	SDFFINT2	R	0h	SDFIFO data ready interrupt for Ch2
20	SDFFINT1	R	0h	SDFIFO data ready interrupt for Ch1 0: SDFIFO data ready interrupt has NOT occurred 1: SDFIFO data ready interrupt has occurred
19	SDFFOVF4	R	0h	FIFO Overflow Flag for Ch4
18	SDFFOVF3	R	0h	FIFO Overflow Flag for Ch3
17	SDFFOVF2	R	0h	FIFO Overflow Flag for Ch2
16	SDFFOVF1	R	0h	FIFO Overflow Flag for Ch1 0 - FIFO has not overflowed 1 - FIFO overflowed. # words received in FIFO ' FIFO depth [16], NEW word is lost
15	AF4	R	0h	Acknowledge flag for Filter 4 0:No new data available for Filter [in non-FIFO mode] 1:New data available for Filter [in non-FIFO mode]

Table 3-537. SDFM_SDIFLG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	AF3	R	0h	Acknowledge flag for Filter 3 0:No new data available for Filter [in non-FIFO mode] 1:New data available for Filter [in non-FIFO mode]
13	AF2	R	0h	Acknowledge flag for Filter 2 0:No new data available for Filter [in non-FIFO mode] 1:New data available for Filter [in non-FIFO mode]
12	AF1	R	0h	Acknowledge flag for Filter 1 0:No new data available for Filter [in non-FIFO mode] 1:New data available for Filter [in non-FIFO mode]
11	MF4	R	0h	Modulator Failure for Filter 4 0:Modulator is operating normally for Filter 1:Modulator failure for Filter
10	MF3	R	0h	Modulator Failure for Filter 3 0:Modulator is operating normally for Filter 1:Modulator failure for Filter
9	MF2	R	0h	Modulator Failure for Filter 2 0:Modulator is operating normally for Filter 1:Modulator failure for Filter
8	MF1	R	0h	Modulator Failure for Filter 1 0:Modulator is operating normally for Filter 1:Modulator failure for Filter
7	FLT4_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter4 0:CEVT2 event has not occurred 1:CEVT2 event has occurred
6	FLT4_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter4 0:CEVT1 event has not occurred 1:CEVT1 event has occurred
5	FLT3_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter3 0:CEVT2 event has not occurred 1:CEVT2 event has occurred
4	FLT3_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter3 0:CEVT1 event has not occurred 1:CEVT1 event has occurred
3	FLT2_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter2 0:CEVT2 event has not occurred 1:CEVT2 event has occurred
2	FLT2_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter2 0:CEVT1 event has not occurred 1:CEVT1 event has occurred
1	FLT1_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter1 0:CEVT2 event has not occurred 1:CEVT2 event has occurred
0	FLT1_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter1 0:CEVT1 event has not occurred 1:CEVT1 event has occurred

3.10.2.2 SDFM_SDIFLGCLR Register

3.10.2.2.1 SDFM_SDIFLGCLR Register (Offset = 4h) [reset = 0h]

SD Module Interrupt Flag Clear Bits:

Writing a "1" will clear the respective flag bit in the SDIFLG register.

Writes of "0" are ignored.

Note: If user writes a "1" to clear a bit on the same cycle that the hardware is trying to set the bit to "1", then hardware has priority and the bit will not be cleared.

Return to [Summary Table](#)

Table 3-538. Instance Table

Instance Name	Physical Address
SDFM0	5026 8004h
SDFM1	5026 9004h

Figure 3-344. SDFM_SDIFLGCLR Name Register

31	30	29	28	27	26	25	24
MIF	RESERVED_1						
R/W1TS	R						
0h	0h						
23	22	21	20	19	18	17	16
SDFFINT4	SDFFINT3	SDFFINT2	SDFFINT1	SDFFOVF4	SDFFOVF3	SDFFOVF2	SDFFOVF1
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
AF4	AF3	AF2	AF1	MF4	MF3	MF2	MF1
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
FLT4_FLG_CE VT2	FLT4_FLG_CE VT1	FLT3_FLG_CE VT2	FLT3_FLG_CE VT1	FLT2_FLG_CE VT2	FLT2_FLG_CE VT1	FLT1_FLG_CE VT2	FLT1_FLG_CE VT1
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-539. SDFM_SDIFLGCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	MIF	R/W1TS	0h	Flag-clear bit for SDFM Master Interrupt flag. Writing a 1 to clear MIF flag in SDIFLG register. Writes of "0" are ignored. Note: If the MIF flag is cleared and other Interrupts are still pending, MIF will again be set to 1 on the following SysClk cycle, and the INT output will be reasserted [pulsed low]
30:24	RESERVED_1	R	0h	Reserved
23	SDFFINT4	R/W1TS	0h	SDFIFO data ready Interrupt flag-clear bit for Ch4
22	SDFFINT3	R/W1TS	0h	SDFIFO data ready Interrupt flag-clear bit for Ch3
21	SDFFINT2	R/W1TS	0h	SDFIFO data ready Interrupt flag-clear bit for Ch2
20	SDFFINT1	R/W1TS	0h	SDFIFO data ready Interrupt flag-clear bit for Ch1
19	SDFFOVF4	R/W1TS	0h	SDFIFO overflow clear Ch4
18	SDFFOVF3	R/W1TS	0h	SDFIFO overflow clear Ch3
17	SDFFOVF2	R/W1TS	0h	SDFIFO overflow clear Ch2
16	SDFFOVF1	R/W1TS	0h	SDFIFO overflow clear Ch1
15	AF4	R/W1TS	0h	Flag-clear bit for Acknowledge flag for Filter 4

Table 3-539. SDFM_SDIFLGCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	AF3	R/W1TS	0h	Flag Clear bit for AF3
13	AF2	R/W1TS	0h	Flag Clear bit for AF2
12	AF1	R/W1TS	0h	Flag Clear bit for AF1
11	MF4	R/W1TS	0h	Flag Clear bit for MF4
10	MF3	R/W1TS	0h	Flag Clear bit for MF3
9	MF2	R/W1TS	0h	Flag Clear bit for MF2
8	MF1	R/W1TS	0h	Flag Clear bit for MF1
7	FLT4_FLG_CEVT2	R/W1TS	0h	Flag Clear bit for FLT4_FLG_CEVT2
6	FLT4_FLG_CEVT1	R/W1TS	0h	Flag Clear bit for FLT4_FLG_CEVT1
5	FLT3_FLG_CEVT2	R/W1TS	0h	Flag Clear bit for FLT3_FLG_CEVT2
4	FLT3_FLG_CEVT1	R/W1TS	0h	Flag Clear bit for FLT3_FLG_CEVT1
3	FLT2_FLG_CEVT2	R/W1TS	0h	Flag Clear bit for FLT2_FLG_CEVT2
2	FLT2_FLG_CEVT1	R/W1TS	0h	Flag Clear bit for FLT2_FLG_CEVT1
1	FLT1_FLG_CEVT2	R/W1TS	0h	Flag Clear bit for FLT1_FLG_CEVT2
0	FLT1_FLG_CEVT1	R/W1TS	0h	Flag Clear bit for FLT1_FLG_CEVT1

3.10.2.3 SDFM_SDCTL Register

3.10.2.3.1 SDFM_SDCTL Register (Offset = 8h) [reset = 0h]

SD Control Register.

Return to [Summary Table](#)

Table 3-540. Instance Table

Instance Name	Physical Address
SDFM0	5026 8008h
SDFM1	5026 9008h

Figure 3-345. SDFM_SDCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_3	RESERVED_2	MIE	RESERVED_1				
R	R	R/W	R				
0h	0h	0h	0h				
7	6	5	4	3	2	1	0
RESERVED_1				HZ4	HZ3	HZ2	HZ1
R				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h

Table 3-541. SDFM_SDCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_3	R	0h	Reserved
14	RESERVED_2	R	0h	Reserved
13	MIE	R/W	0h	Master SDy_ERR interrupt enable 0:SDy_ERR Interrupt and interrupt flags are disabled 1:SDy_ERR Interrupt and interrupt flags are enabled
12:4	RESERVED_1	R	0h	Reserved
3	HZ4	R/W1TS	0h	Flag Clear bit for HZ4
2	HZ3	R/W1TS	0h	Flag Clear bit for HZ3
1	HZ2	R/W1TS	0h	Flag Clear bit for HZ2
0	HZ1	R/W1TS	0h	Flag Clear bit for HZ1

3.10.2.4 SDFM_SDMFILEN Register

3.10.2.4.1 SDFM_SDMFILEN Register (Offset = Ch) [reset = 0h]

SD Master Filter Enable.

Return to [Summary Table](#)

Table 3-542. Instance Table

Instance Name	Physical Address
SDFM0	5026 800Ch
SDFM1	5026 900Ch

Figure 3-346. SDFM_SDMFILEN Name Register

15	14	13	12	11	10	9	8
RESERVED_7			RESERVED_6	MFE	RESERVED_5	RESERVED_4	RESERVED_3
R			R	R/W	R	R	R
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_3	RESERVED_2			RESERVED_1			
R	R			R			
0h	0h			0h			

Table 3-543. SDFM_SDMFILEN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_7	R	0h	Reserved
12	RESERVED_6	R	0h	Reserved
11	MFE	R/W	0h	Master Filter Enable 0:All the four data filter units of SDFM module are disabled. All FIFOs are cleared 1:Data filter units can be enabled if bit FEN is '1'.
10	RESERVED_5	R	0h	Reserved
9	RESERVED_4	R	0h	Reserved
8:7	RESERVED_3	R	0h	Reserved
6:4	RESERVED_2	R	0h	Reserved
3:0	RESERVED_1	R	0h	Reserved

3.10.2.5 SDFM_SDSTATUS Register

3.10.2.5.1 SDFM_SDSTATUS Register (Offset = Eh) [reset = 0h]

SD Status Register.

Return to [Summary Table](#)
Table 3-544. Instance Table

Instance Name	Physical Address
SDFM0	5026 800Eh
SDFM1	5026 900Eh

Figure 3-347. SDFM_SDSTATUS Name Register

15	14	13	12	11	10	9	8
RESERVED_9	RESERVED_8	RESERVED_7	RESERVED_6	RESERVED_5	RESERVED_4	RESERVED_3	RESERVED_2
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_1				HZ4	HZ3	HZ2	HZ1
R				R	R	R	R
0h				0h	0h	0h	0h

Table 3-545. SDFM_SDSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_9	R	0h	Reserved
14	RESERVED_8	R	0h	Reserved
13	RESERVED_7	R	0h	Reserved
12	RESERVED_6	R	0h	Reserved
11	RESERVED_5	R	0h	Reserved
10	RESERVED_4	R	0h	Reserved
9	RESERVED_3	R	0h	Reserved
8	RESERVED_2	R	0h	Reserved
7:4	RESERVED_1	R	0h	Reserved
3	HZ4	R	0h	High-level Threshold crossing [Z] flag Ch4 Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0:Comparator filter output ' SDCMPHZ4.HLTZ 1:Comparator filter output '= SDCMPHZ4.HLTZ
2	HZ3	R	0h	High-level Threshold crossing [Z] flag Ch3 Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0:Comparator filter output ' SDCMPHZ3.HLTZ 1:Comparator filter output '= SDCMPHZ3.HLTZ
1	HZ2	R	0h	High-level Threshold crossing [Z] flag Ch2 Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0:Comparator filter output ' SDCMPHZ2.HLTZ 1:Comparator filter output '= SDCMPHZ2.HLTZ

Table 3-545. SDFM_SDSTATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	HZ1	R	0h	High-level Threshold crossing [Z] flag Ch1 Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0:Comparator filter output ' SDCMPHZ1.HLTZ 1:Comparator filter output '= SDCMPHZ1.HLTZ

3.10.2.6 SDFM_SDINTMODE Register

3.10.2.6.1 SDFM_SDINTMODE Register (Offset = 10h) [reset = 0h]

SD Interrupt Mode register.

Return to [Summary Table](#)

Table 3-546. Instance Table

Instance Name	Physical Address
SDFM0	5026 8010h
SDFM1	5026 9010h

Figure 3-348. SDFM_SDINTMODE Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							SDINTMODESEL
R							R/W
0h							0h

Table 3-547. SDFM_SDINTMODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	SDINTMODESEL	R/W	0h	CompXH/L events interrupt mode select 0 CompXH/L events are treated as edge signals, rise-edge detect will be done to qualify the event for interrupt generation 1 CompXH/L events are treated as level signals. Rise-edge detect will not be performed and interrupt will be re-asserted if the event remains asserted.

3.10.2.7 SDFM_SDCTLPARM1 Register

3.10.2.7.1 SDFM_SDCTLPARM1 Register (Offset = 20h) [reset = 0h]

Control Parameter Register for Ch1.

Return to [Summary Table](#)

Table 3-548. Instance Table

Instance Name	Physical Address
SDFM0	5026 8020h
SDFM1	5026 9020h

Figure 3-349. SDFM_SDCTLPARM1 Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_3	SDDATASYNC	RESERVED_2	SDCLKSYNC	SDCLKSEL	RESERVED_1	MOD	
R	R/W	R	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	

Table 3-549. SDFM_SDCTLPARM1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_4	R	0h	Reserved
7	RESERVED_3	R	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1:SD Data is passed through a synchronizer.
5	RESERVED_2	R	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1:SD Clock is passed through a synchronizer.
3	SDCLKSEL	R/W	0h	SD1 Clock source select. 0:Clock source to SDFM filter is its channel clock. 1:Clock source to SDFM filter is SD1 filter clock.
2	RESERVED_1	R/W	0h	Reserved
1:0	MOD	R/W	0h	Modulator clock modes 0:Mode 0:Modulator clock running at 1x data rate 1:Reserved 2:Reserved 3:Reserved

3.10.2.8 SDFM_SDDFPARM1 Register

3.10.2.8.1 SDFM_SDDFPARM1 Register (Offset = 22h) [reset = 0h]

Data Filter Parameter Register for Ch1.

Return to [Summary Table](#)

Table 3-550. Instance Table

Instance Name	Physical Address
SDFM0	5026 8022h
SDFM1	5026 9022h

Figure 3-350. SDFM_SDDFPARM1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1			SDSYNCEN	SST		AE	FEN
R			R/W	R/W		R/W	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
DOSR							
R/W							
0h							

Table 3-551. SDFM_SDDFPARM1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization [SDSYNC] of data filter 0: PWM synchronization of data filter is disabled 1: PWM synchronization of data filter is enabled Note: SDSYNcx.SYNcSEL bits define which PWM signal is used to synchronize PWMs
11:10	SST	R/W	0h	Data filter structure 00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure
9	AE	R/W	0h	Data filter Acknowledge Enable 0: Acknowledge flag is disabled for the particular filter 1: Acknowledge flag is enabled for the particular filter
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO
7:0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256.

3.10.2.9 SDFM_SDDPARAM1 Register

3.10.2.9.1 SDFM_SDDPARAM1 Register (Offset = 24h) [reset = 0h]

Data Parameter Register for Ch1.

Return to [Summary Table](#)

Table 3-552. Instance Table

Instance Name	Physical Address
SDFM0	5026 8024h
SDFM1	5026 9024h

Figure 3-351. SDFM_SDDPARAM1 Name Register

15	14	13	12	11	10	9	8
SH					DR	RESERVED_1	
R/W					R/W	R	
0h					0h	0h	
7	6	5	4	3	2	1	0
RESERVED_1							
R							
0h							

Table 3-553. SDFM_SDDPARAM1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.
10	DR	R/W	0h	Data filter Data representation 0:Data stored in 16b2's complement 1:Data stored in 32b2's complement
9:0	RESERVED_1	R	0h	Reserved

3.10.2.10 SDFM_SDFLT1CMPH1 Register

3.10.2.10.1 SDFM_SDFLT1CMPH1 Register (Offset = 26h) [reset = 7FFFh]

High-level Threshold Register for Ch1.

Return to [Summary Table](#)

Table 3-554. Instance Table

Instance Name	Physical Address
SDFM0	5026 8026h
SDFM1	5026 9026h

Figure 3-352. SDFM_SDFLT1CMPH1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
						HLT	
						R/W	
						7FFFh	

Table 3-555. SDFM_SDFLT1CMPH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output.

3.10.2.11 SDFM_SDFLT1CMPL1 Register

3.10.2.11.1 SDFM_SDFLT1CMPL1 Register (Offset = 28h) [reset = 0h]

Low-level Threshold Register for Ch1.

Return to [Summary Table](#)

Table 3-556. Instance Table

Instance Name	Physical Address
SDFM0	5026 8028h
SDFM1	5026 9028h

Figure 3-353. SDFM_SDFLT1CMPL1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT
							R/W
							0h

Table 3-557. SDFM_SDFLT1CMPL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output.

3.10.2.12 SDFM_SDCPARAM1 Register

3.10.2.12.1 SDFM_SDCPARAM1 Register (Offset = 2Ah) [reset = 0h]

Comparator Filter Parameter Register for Ch1.

Return to [Summary Table](#)

Table 3-558. Instance Table

Instance Name	Physical Address
SDFM0	5026 802Ah
SDFM1	5026 902Ah

Figure 3-354. SDFM_SDCPARAM1 Name Register

15	14	13	12	11	10	9	8
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0
R/W		R/W	R/W		R/W	R/W	R/W
0h		0h	0h		0h	0h	0h
7	6	5	4	3	2	1	0
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR				
R/W	R/W	R/W	R/W				
0h	0h	0h	0h				

Table 3-559. SDFM_SDCPARAM1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2
13	CEN	R/W	0h	Comparator Filter enable 0: Disable comparator filter 1: Enable comparator filter
12:11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2
10	HZEN	R/W	0h	High level [Z] Threshold crossing output enable 0: Disable Higher level Threshold [Z] crossing 1: Enable Higher level Threshold [Z] crossing
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0: Disable modulator failure interrupt and its flag 1: Enable modulator failure interrupt and its flag
8:7	CS1_CS0	R/W	0h	Comparator filter structure 00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0: Disable CEVT2 interrupt 1: Enable CEVT2 interrupt
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0: Disable CEVT1 interrupt 1: Enable CEVT1 interrupt
4:0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32

3.10.2.13 SDFM_SDDATA1 Register

3.10.2.13.1 SDFM_SDDATA1 Register (Offset = 2Ch) [reset = 0h]

Data Filter Data Register (16 or 32bit) for Ch1.

Return to [Summary Table](#)

Table 3-560. Instance Table

Instance Name	Physical Address
SDFM0	5026 802Ch
SDFM1	5026 902Ch

Figure 3-355. SDFM_SDDATA1 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-561. SDFM_SDDATA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.14 SDFM_SDDATFIFO1 Register

3.10.2.14.1 SDFM_SDDATFIFO1 Register (Offset = 30h) [reset = 0h]

Filter Data FIFO Output(32b) for Ch1.

Return to [Summary Table](#)

Table 3-562. Instance Table

Instance Name	Physical Address
SDFM0	5026 8030h
SDFM1	5026 9030h

Figure 3-356. SDFM_SDDATFIFO1 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-563. SDFM_SDDATFIFO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.15 SDFM_SDCDATA1 Register

3.10.2.15.1 SDFM_SDCDATA1 Register (Offset = 34h) [reset = 0h]

Comparator Filter Data Register (16b) for Ch1.

Return to [Summary Table](#)

Table 3-564. Instance Table

Instance Name	Physical Address
SDFM0	5026 8034h
SDFM1	5026 9034h

Figure 3-357. SDFM_SDCDATA1 Name Register

15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-565. SDFM_SDCDATA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DATA16	R	0h	Comparator Data output - 16bonly

3.10.2.16 SDFM_SDFLT1CMPH2 Register

3.10.2.16.1 SDFM_SDFLT1CMPH2 Register (Offset = 36h) [reset = 7FFFh]

Second high level threshold for CH1.

Return to [Summary Table](#)

Table 3-566. Instance Table

Instance Name	Physical Address
SDFM0	5026 8036h
SDFM1	5026 9036h

Figure 3-358. SDFM_SDFLT1CMPH2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT2
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
							HLT2
							R/W
							7FFFh

Table 3-567. SDFM_SDFLT1CMPH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output.

3.10.2.17 SDFM_SDFLT1CMPHZ Register

3.10.2.17.1 SDFM_SDFLT1CMPHZ Register (Offset = 38h) [reset = 0h]

High-level (Z) Threshold Register for Ch1.

Return to [Summary Table](#)

Table 3-568. Instance Table

Instance Name	Physical Address
SDFM0	5026 8038h
SDFM1	5026 9038h

Figure 3-359. SDFM_SDFLT1CMPHZ Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLTZ
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							HLTZ
							R/W
							0h

Table 3-569. SDFM_SDFLT1CMPHZ Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLTZ	R/W	0h	Unsigned High-level threshold [Z] for the comparator filter output. Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

3.10.2.18 SDFM_SDFIFOCTL1 Register

3.10.2.18.1 SDFM_SDFIFOCTL1 Register (Offset = 3Ah) [reset = 0h]

FIFO Control Register for Ch1.

Return to [Summary Table](#)

Table 3-570. Instance Table

Instance Name	Physical Address
SDFM0	5026 803Ah
SDFM1	5026 903Ah

Figure 3-360. SDFM_SDFIFOCTL1 Name Register

15	14	13	12	11	10	9	8
OVFIEN	DRINTSEL	FFEN	FFIEN	RESERVED_2	SDFFST		
R/W	R/W	R/W	R/W	R	R		
0h	0h	0h	0h	0h	0h		
7	6	5	4	3	2	1	0
SDFFST		RESERVED_1	SDFFIL				
R		R	R/W				
0h		0h	0h				

Table 3-571. SDFM_SDFIFOCTL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0:SDFIFO Overflow condition will not generate an interrupt 1:SDFIFO overflow condition generates an interrupt on SDy_ERR
14	DRINTSEL	R/W	0h	Data-Ready Interrupt [DRINT] source select 0 = AF1 [Select non-FIFO data-ready interrupt] 1 = SDFINT1 [Select FIFO data-ready interrupt]
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable
11	RESERVED_2	R	0h	Reserved
10:6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ... 10000 FIFO has 16 words
5	RESERVED_1	R	0h	Reserved
4:0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status [SDFFST] ' = FIFO level [SDFFIL]

3.10.2.19 SDFM_SDSYNC1 Register

3.10.2.19.1 SDFM_SDSYNC1 Register (Offset = 3Ch) [reset = 400h]

SD Filter Sync control for Ch1.

Return to [Summary Table](#)

Table 3-572. Instance Table

Instance Name	Physical Address
SDFM0	5026 803Ch
SDFM1	5026 903Ch

Figure 3-361. SDFM_SDSYNC1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1					WTSCLEN	FFSYNCLREN	WTSYNCLR
R					R/W	R/W	R/W
0h					1h	0h	0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R	R/W	R/W					
0h	0h	0h					

Table 3-573. SDFM_SDSYNC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	WTSCLEN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0:WTSYNFLG can only be cleared manually [using WTSYNCLR bit] 1:WTSYNFLG is cleared automatically on SDFINT
9	FFSYNCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0:SDFIFO is not automatically cleared upon receiving SDSYNC 1:SDFIFO is automatically cleared upon receiving SDSYNC
8	WTSYNCLR	R/W	0h	Wait-for-Sync Flag Clear [always reads 0] 0:Write of 0 has no effect 1:Write of 1 clears WTSYNFLG
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0:SDSYNC event has not occurred 1:SDSYNC event occurred.
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0:Incoming Data written to SDFIFO on every Data-Ready [DR] Event 1:Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs
5:0	SYNCSEL	R/W	0h	Defines source for the SDSYNC Input on this channel Refer SDSYNcx.SYNCSEL table

3.10.2.20 SDFM_SDFLT1CMPL2 Register

3.10.2.20.1 SDFM_SDFLT1CMPL2 Register (Offset = 3Eh) [reset = 0h]

Second low level threshold for CH1.

Return to [Summary Table](#)

Table 3-574. Instance Table

Instance Name	Physical Address
SDFM0	5026 803Eh
SDFM1	5026 903Eh

Figure 3-362. SDFM_SDFLT1CMPL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT2
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT2
							R/W
							0h

Table 3-575. SDFM_SDFLT1CMPL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output.

3.10.2.21 SDFM_SDCTLPARM2 Register

3.10.2.21.1 SDFM_SDCTLPARM2 Register (Offset = 40h) [reset = 0h]

Control Parameter Register for Ch2.

Return to [Summary Table](#)

Table 3-576. Instance Table

Instance Name	Physical Address
SDFM0	5026 8040h
SDFM1	5026 9040h

Figure 3-363. SDFM_SDCTLPARM2 Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_3	SDDATASYNC	RESERVED_2	SDCLKSYNC	SDCLKSEL	RESERVED_1	MOD	
R	R/W	R	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	

Table 3-577. SDFM_SDCTLPARM2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_4	R	0h	Reserved
7	RESERVED_3	R	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1:SD Data is passed through a synchronizer.
5	RESERVED_2	R	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1:SD Clock is passed through a synchronizer.
3	SDCLKSEL	R/W	0h	SD2 Clock source select. 0:Clock source to SDFM filter is its channel clock. 1:Clock source to SDFM filter is SD1 filter clock.
2	RESERVED_1	R/W	0h	Reserved
1:0	MOD	R/W	0h	Modulator clock modes 0:Mode 0:Modulator clock running at 1x data rate 1:Reserved 2:Reserved 3:Reserved

3.10.2.22 SDFM_SDDFPARM2 Register

3.10.2.22.1 SDFM_SDDFPARM2 Register (Offset = 42h) [reset = 0h]

Data Filter Parameter Register for Ch2.

Return to [Summary Table](#)

Table 3-578. Instance Table

Instance Name	Physical Address
SDFM0	5026 8042h
SDFM1	5026 9042h

Figure 3-364. SDFM_SDDFPARM2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1			SDSYNCEN	SST		AE	FEN
R			R/W	R/W		R/W	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
DOSR							
R/W							
0h							

Table 3-579. SDFM_SDDFPARM2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization [SDSYNC] of data filter 0:PWM synchronization of data filter is disabled 1:PWM synchronization of data filter is enabled Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to synchronize PWMs
11:10	SST	R/W	0h	Data filter structure 00:Data filter runs with a Sincfast structure 01:Data filter runs with a Sinc1 structure 10:Data filter runs with a Sinc2 structure 11:Data filter runs with a Sinc3 structure
9	AE	R/W	0h	Data filter Acknowledge Enable 0:Acknowledge flag is disabled for the particular filter 1:Acknowledge flag is enabled for the particular filter
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO
7:0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0xFF represents an oversampling ratio of 256.

3.10.2.23 SDFM_SDDPARAM2 Register

3.10.2.23.1 SDFM_SDDPARAM2 Register (Offset = 44h) [reset = 0h]

Data Parameter Register for Ch2.

Return to [Summary Table](#)

Table 3-580. Instance Table

Instance Name	Physical Address
SDFM0	5026 8044h
SDFM1	5026 9044h

Figure 3-365. SDFM_SDDPARAM2 Name Register

15	14	13	12	11	10	9	8
SH					DR	RESERVED_1	
R/W					R/W	R	
0h					0h	0h	
7	6	5	4	3	2	1	0
RESERVED_1							
R							
0h							

Table 3-581. SDFM_SDDPARAM2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.
10	DR	R/W	0h	Data filter Data representation 0:Data stored in 16b2's complement 1:Data stored in 32b2's complement
9:0	RESERVED_1	R	0h	Reserved

3.10.2.24 SDFM_SDFLT2CMPH1 Register

3.10.2.24.1 SDFM_SDFLT2CMPH1 Register (Offset = 46h) [reset = 7FFFh]

High-level Threshold Register for Ch2.

Return to [Summary Table](#)

Table 3-582. Instance Table

Instance Name	Physical Address
SDFM0	5026 8046h
SDFM1	5026 9046h

Figure 3-366. SDFM_SDFLT2CMPH1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
							HLT
							R/W
							7FFFh

Table 3-583. SDFM_SDFLT2CMPH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output.

3.10.2.25 SDFM_SDFLT2CMPL1 Register

3.10.2.25.1 SDFM_SDFLT2CMPL1 Register (Offset = 48h) [reset = 0h]

Low-level Threshold Register for Ch2.

Return to [Summary Table](#)

Table 3-584. Instance Table

Instance Name	Physical Address
SDFM0	5026 8048h
SDFM1	5026 9048h

Figure 3-367. SDFM_SDFLT2CMPL1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT
							R/W
							0h

Table 3-585. SDFM_SDFLT2CMPL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output.

3.10.2.26 SDFM_SDCPARAM2 Register

3.10.2.26.1 SDFM_SDCPARAM2 Register (Offset = 4Ah) [reset = 0h]

Comparator Filter Parameter Register for Ch2.

Return to [Summary Table](#)

Table 3-586. Instance Table

Instance Name	Physical Address
SDFM0	5026 804Ah
SDFM1	5026 904Ah

Figure 3-368. SDFM_SDCPARAM2 Name Register

15	14	13	12	11	10	9	8
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0
R/W		R/W	R/W		R/W	R/W	R/W
0h		0h	0h		0h	0h	0h
7	6	5	4	3	2	1	0
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR				
R/W	R/W	R/W	R/W				
0h	0h	0h	0h				

Table 3-587. SDFM_SDCPARAM2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01:COMPL1 OR COMPH1 10:COMPL2 11:COMPL2 OR COMPH2
13	CEN	R/W	0h	Comparator Filter enable 0:Disable comparator filter 1:Enable comparator filter
12:11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01:COMPL1 OR COMPH1 10:COMPH2 11:COMPL2 OR COMPH2
10	HZEN	R/W	0h	High level [Z] Threshold crossing output enable 0:Disable Higher level Threshold [Z] crossing 1:Enable Higher level Threhold [Z] crossing
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0:Disable modulator failure interrupt and its flag 1:Enable modulator failure interrupt and its flag
8:7	CS1_CS0	R/W	0h	Comparator filter structure 00:Comparator filter runs with a sincfast structure 01:Comparator filter runs with a Sinc1 structure 10:Comparator filter runs with a Sinc2 structure 11:Comparator filter runs with a Sinc3 structure
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0:Disable CEVT2 interrupt 1:Enable CEVT2 interrupt
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0:Disable CEVT1 interrupt 1:Enable CEVT1 interrupt
4:0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32

3.10.2.27 SDFM_SDDATA2 Register

3.10.2.27.1 SDFM_SDDATA2 Register (Offset = 4Ch) [reset = 0h]

Data Filter Data Register (16 or 32bit) for Ch2.

Return to [Summary Table](#)

Table 3-588. Instance Table

Instance Name	Physical Address
SDFM0	5026 804Ch
SDFM1	5026 904Ch

Figure 3-369. SDFM_SDDATA2 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-589. SDFM_SDDATA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.28 SDFM_SDDATFIFO2 Register

3.10.2.28.1 SDFM_SDDATFIFO2 Register (Offset = 50h) [reset = 0h]

Filter Data FIFO Output(32b) for Ch2.

Return to [Summary Table](#)

Table 3-590. Instance Table

Instance Name	Physical Address
SDFM0	5026 8050h
SDFM1	5026 9050h

Figure 3-370. SDFM_SDDATFIFO2 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-591. SDFM_SDDATFIFO2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.29 SDFM_SDCDATA2 Register

3.10.2.29.1 SDFM_SDCDATA2 Register (Offset = 54h) [reset = 0h]

Comparator Filter Data Register (16b) for Ch2.

Return to [Summary Table](#)

Table 3-592. Instance Table

Instance Name	Physical Address
SDFM0	5026 8054h
SDFM1	5026 9054h

Figure 3-371. SDFM_SDCDATA2 Name Register

15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-593. SDFM_SDCDATA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DATA16	R	0h	Comparator Data output - 16bonly

3.10.2.30 SDFM_SDFLT2CMPH2 Register

3.10.2.30.1 SDFM_SDFLT2CMPH2 Register (Offset = 56h) [reset = 7FFFh]

Second high level threshold for CH2.

Return to [Summary Table](#)

Table 3-594. Instance Table

Instance Name	Physical Address
SDFM0	5026 8056h
SDFM1	5026 9056h

Figure 3-372. SDFM_SDFLT2CMPH2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT2
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
							HLT2
							R/W
							7FFFh

Table 3-595. SDFM_SDFLT2CMPH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output.

3.10.2.31 SDFM_SDFLT2CMPHZ Register

3.10.2.31.1 SDFM_SDFLT2CMPHZ Register (Offset = 58h) [reset = 0h]

High-level (Z) Threshold Register for Ch2.

Return to [Summary Table](#)

Table 3-596. Instance Table

Instance Name	Physical Address
SDFM0	5026 8058h
SDFM1	5026 9058h

Figure 3-373. SDFM_SDFLT2CMPHZ Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLTZ
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							HLTZ
							R/W
							0h

Table 3-597. SDFM_SDFLT2CMPHZ Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLTZ	R/W	0h	Unsigned High-level threshold [Z] for the comparator filter output. Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

3.10.2.32 SDFM_SDFIFOCTL2 Register

3.10.2.32.1 SDFM_SDFIFOCTL2 Register (Offset = 5Ah) [reset = 0h]

FIFO Control Register for Ch2.

Return to [Summary Table](#)

Table 3-598. Instance Table

Instance Name	Physical Address
SDFM0	5026 805Ah
SDFM1	5026 905Ah

Figure 3-374. SDFM_SDFIFOCTL2 Name Register

15	14	13	12	11	10	9	8
OVFIEN	DRINTSEL	FFEN	FFIEN	RESERVED_2	SDFFST		
R/W	R/W	R/W	R/W	R	R		
0h	0h	0h	0h	0h	0h		
7	6	5	4	3	2	1	0
SDFFST		RESERVED_1	SDFFIL				
R		R	R/W				
0h		0h	0h				

Table 3-599. SDFM_SDFIFOCTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0:SDFIFO Overflow condition will not generate an interrupt 1:SDFIFO overflow condition generates an interrupt on SDy_ERR
14	DRINTSEL	R/W	0h	Data-Ready Interrupt [DRINT] source select 0 = AF1 [Select non-FIFO data-ready interrupt] 1 = SDFINT1 [Select FIFO data-ready interrupt]
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable
11	RESERVED_2	R	0h	Reserved
10:6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ... 10000 FIFO has 16 words
5	RESERVED_1	R	0h	Reserved
4:0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status [SDFFST] != FIFO level [SDFFIL]

3.10.2.33 SDFM_SDSYNC2 Register

3.10.2.33.1 SDFM_SDSYNC2 Register (Offset = 5Ch) [reset = 400h]

SD Filter Sync control for Ch2.

Return to [Summary Table](#)

Table 3-600. Instance Table

Instance Name	Physical Address
SDFM0	5026 805Ch
SDFM1	5026 905Ch

Figure 3-375. SDFM_SDSYNC2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1					WTSCLEN	FFSYNCLREN	WTSYNCLR
R					R/W	R/W	R/W
0h					1h	0h	0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R	R/W	R/W					
0h	0h	0h					

Table 3-601. SDFM_SDSYNC2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	WTSCLEN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0:WTSYNFLG can only be cleared manually [using WTSYNCLR bit] 1:WTSYNFLG is cleared automatically on SDFINT
9	FFSYNCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0:SDFIFO is not automatically cleared upon receiving SDSYNC 1:SDFIFO is automatically cleared upon receiving SDSYNC
8	WTSYNCLR	R/W	0h	Wait-for-Sync Flag Clear [always reads 0] 0:Write of 0 has no effect 1:Write of 1 clears WTSYNFLG
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0:SDSYNC event has not occurred 1:SDSYNC event occurred.
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0:Incoming Data written to SDFIFO on every Data-Ready [DR] Event 1:Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs
5:0	SYNCSEL	R/W	0h	Defines source for the SDSYNC Input on this channel Refer SDSYNcx.SYNCSEL table

3.10.2.34 SDFM_SDFLT2CMPL2 Register

3.10.2.34.1 SDFM_SDFLT2CMPL2 Register (Offset = 5Eh) [reset = 0h]

Second low level threshold for CH2.

Return to [Summary Table](#)

Table 3-602. Instance Table

Instance Name	Physical Address
SDFM0	5026 805Eh
SDFM1	5026 905Eh

Figure 3-376. SDFM_SDFLT2CMPL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT2
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT2
							R/W
							0h

Table 3-603. SDFM_SDFLT2CMPL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output.

3.10.2.35 SDFM_SDCTLPARM3 Register

3.10.2.35.1 SDFM_SDCTLPARM3 Register (Offset = 60h) [reset = 0h]

Control Parameter Register for Ch3.

Return to [Summary Table](#)

Table 3-604. Instance Table

Instance Name	Physical Address
SDFM0	5026 8060h
SDFM1	5026 9060h

Figure 3-377. SDFM_SDCTLPARM3 Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_3	SDDATASYNC	RESERVED_2	SDCLKSYNC	SDCLKSEL	RESERVED_1	MOD	
R	R/W	R	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	

Table 3-605. SDFM_SDCTLPARM3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_4	R	0h	Reserved
7	RESERVED_3	R	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1:SD Data is passed through a synchronizer.
5	RESERVED_2	R	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1:SD Clock is passed through a synchronizer.
3	SDCLKSEL	R/W	0h	SD3 Clock source select. 0:Clock source to SDFM filter is its channel clock. 1:Clock source to SDFM filter is SD1 filter clock.
2	RESERVED_1	R/W	0h	Reserved
1:0	MOD	R/W	0h	Modulator clock modes 0:Mode 0:Modulator clock running at 1x data rate 1:Reserved 2:Reserved 3:Reserved

3.10.2.36 SDFM_SDDFPARM3 Register

3.10.2.36.1 SDFM_SDDFPARM3 Register (Offset = 62h) [reset = 0h]

Data Filter Parameter Register for Ch3.

Return to [Summary Table](#)

Table 3-606. Instance Table

Instance Name	Physical Address
SDFM0	5026 8062h
SDFM1	5026 9062h

Figure 3-378. SDFM_SDDFPARM3 Name Register

15	14	13	12	11	10	9	8
RESERVED_1			SDSYNCEN	SST		AE	FEN
R			R/W	R/W		R/W	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
DOSR							
R/W							
0h							

Table 3-607. SDFM_SDDFPARM3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization [SDSYNC] of data filter 0: PWM synchronization of data filter is disabled 1: PWM synchronization of data filter is enabled Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to synchronize PWMs
11:10	SST	R/W	0h	Data filter structure 00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure
9	AE	R/W	0h	Data filter Acknowledge Enable 0: Acknowledge flag is disabled for the particular filter 1: Acknowledge flag is enabled for the particular filter
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO
7:0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256.

3.10.2.37 SDFM_SDDPARAM3 Register

3.10.2.37.1 SDFM_SDDPARAM3 Register (Offset = 64h) [reset = 0h]

Data Parameter Register for Ch3.

Return to [Summary Table](#)

Table 3-608. Instance Table

Instance Name	Physical Address
SDFM0	5026 8064h
SDFM1	5026 9064h

Figure 3-379. SDFM_SDDPARAM3 Name Register

15	14	13	12	11	10	9	8
SH				DR		RESERVED_1	
R/W				R/W		R	
0h				0h		0h	
7	6	5	4	3	2	1	0
RESERVED_1							
R							
0h							

Table 3-609. SDFM_SDDPARAM3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.
10	DR	R/W	0h	Data filter Data representation 0:Data stored in 16b2's complement 1:Data stored in 32b2's complement
9:0	RESERVED_1	R	0h	Reserved

3.10.2.38 SDFM_SDFLT3CMPH1 Register

3.10.2.38.1 SDFM_SDFLT3CMPH1 Register (Offset = 66h) [reset = 7FFFh]

High-level Threshold Register for Ch3.

Return to [Summary Table](#)

Table 3-610. Instance Table

Instance Name	Physical Address
SDFM0	5026 8066h
SDFM1	5026 9066h

Figure 3-380. SDFM_SDFLT3CMPH1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
							HLT
							R/W
							7FFFh

Table 3-611. SDFM_SDFLT3CMPH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output.

3.10.2.39 SDFM_SDFLT3CMPL1 Register

3.10.2.39.1 SDFM_SDFLT3CMPL1 Register (Offset = 68h) [reset = 0h]

Low-level Threshold Register for Ch3.

Return to [Summary Table](#)

Table 3-612. Instance Table

Instance Name	Physical Address
SDFM0	5026 8068h
SDFM1	5026 9068h

Figure 3-381. SDFM_SDFLT3CMPL1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT
							R/W
							0h

Table 3-613. SDFM_SDFLT3CMPL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output.

3.10.2.40 SDFM_SDCPARAM3 Register

3.10.2.40.1 SDFM_SDCPARAM3 Register (Offset = 6Ah) [reset = 0h]

Comparator Filter Parameter Register for Ch3.

Return to [Summary Table](#)

Table 3-614. Instance Table

Instance Name	Physical Address
SDFM0	5026 806Ah
SDFM1	5026 906Ah

Figure 3-382. SDFM_SDCPARAM3 Name Register

15	14	13	12	11	10	9	8
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0
R/W		R/W	R/W		R/W	R/W	R/W
0h		0h	0h		0h	0h	0h
7	6	5	4	3	2	1	0
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR				
R/W	R/W	R/W	R/W				
0h	0h	0h	0h				

Table 3-615. SDFM_SDCPARAM3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01:COMPL1 OR COMPH1 10:COMPL2 11:COMPL2 OR COMPH2
13	CEN	R/W	0h	Comparator Filter enable 0:Disable comparator filter 1:Enable comparator filter
12:11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01:COMPL1 OR COMPH1 10:COMPH2 11:COMPL2 OR COMPH2
10	HZEN	R/W	0h	High level [Z] Threshold crossing output enable 0:Disable Higher level Threshold [Z] crossing 1:Enable Higher level Threhold [Z] crossing
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0:Disable modulator failure interrupt and its flag 1:Enable modulator failure interrupt and its flag
8:7	CS1_CS0	R/W	0h	Comparator filter structure 00:Comparator filter runs with a sincfast structure 01:Comparator filter runs with a Sinc1 structure 10:Comparator filter runs with a Sinc2 structure 11:Comparator filter runs with a Sinc3 structure
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0:Disable CEVT2 interrupt 1:Enable CEVT2 interrupt
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0:Disable CEVT1 interrupt 1:Enable CEVT1 interrupt
4:0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32

3.10.2.41 SDFM_SDDATA3 Register

3.10.2.41.1 SDFM_SDDATA3 Register (Offset = 6Ch) [reset = 0h]

Data Filter Data Register (16 or 32bit) for Ch3.

Return to [Summary Table](#)

Table 3-616. Instance Table

Instance Name	Physical Address
SDFM0	5026 806Ch
SDFM1	5026 906Ch

Figure 3-383. SDFM_SDDATA3 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-617. SDFM_SDDATA3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.42 SDFM_SDDATFIFO3 Register

3.10.2.42.1 SDFM_SDDATFIFO3 Register (Offset = 70h) [reset = 0h]

Filter Data FIFO Output(32b) for Ch3.

Return to [Summary Table](#)

Table 3-618. Instance Table

Instance Name	Physical Address
SDFM0	5026 8070h
SDFM1	5026 9070h

Figure 3-384. SDFM_SDDATFIFO3 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-619. SDFM_SDDATFIFO3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.43 SDFM_SDCDATA3 Register

3.10.2.43.1 SDFM_SDCDATA3 Register (Offset = 74h) [reset = 0h]

Comparator Filter Data Register (16b) for Ch3.

Return to [Summary Table](#)

Table 3-620. Instance Table

Instance Name	Physical Address
SDFM0	5026 8074h
SDFM1	5026 9074h

Figure 3-385. SDFM_SDCDATA3 Name Register

15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-621. SDFM_SDCDATA3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DATA16	R	0h	Comparator Data output - 16bonly

3.10.2.44 SDFM_SDFLT3CMPH2 Register

3.10.2.44.1 SDFM_SDFLT3CMPH2 Register (Offset = 76h) [reset = 7FFFh]

Second high level threshold for CH3.

Return to [Summary Table](#)

Table 3-622. Instance Table

Instance Name	Physical Address
SDFM0	5026 8076h
SDFM1	5026 9076h

Figure 3-386. SDFM_SDFLT3CMPH2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT2
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
							HLT2
							R/W
							7FFFh

Table 3-623. SDFM_SDFLT3CMPH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output.

3.10.2.45 SDFM_SDFLT3CMPHZ Register

3.10.2.45.1 SDFM_SDFLT3CMPHZ Register (Offset = 78h) [reset = 0h]

High-level (Z) Threshold Register for Ch3.

Return to [Summary Table](#)

Table 3-624. Instance Table

Instance Name	Physical Address
SDFM0	5026 8078h
SDFM1	5026 9078h

Figure 3-387. SDFM_SDFLT3CMPHZ Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLTZ
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							HLTZ
							R/W
							0h

Table 3-625. SDFM_SDFLT3CMPHZ Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLTZ	R/W	0h	Unsigned High-level threshold [Z] for the comparator filter output. Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

3.10.2.46 SDFM_SDFIFOCTL3 Register

3.10.2.46.1 SDFM_SDFIFOCTL3 Register (Offset = 7Ah) [reset = 0h]

FIFO Control Register for Ch3.

Return to [Summary Table](#)

Table 3-626. Instance Table

Instance Name	Physical Address
SDFM0	5026 807Ah
SDFM1	5026 907Ah

Figure 3-388. SDFM_SDFIFOCTL3 Name Register

15	14	13	12	11	10	9	8
OVFIEN	DRINTSEL	FFEN	FFIEN	RESERVED_2	SDFFST		
R/W	R/W	R/W	R/W	R	R		
0h	0h	0h	0h	0h	0h		
7	6	5	4	3	2	1	0
SDFFST		RESERVED_1	SDFFIL				
R		R	R/W				
0h		0h	0h				

Table 3-627. SDFM_SDFIFOCTL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0:SDFIFO Overflow condition will not generate an interrupt 1:SDFIFO overflow condition generates an interrupt on SDy_ERR
14	DRINTSEL	R/W	0h	Data-Ready Interrupt [DRINT] source select 0 = AF1 [Select non-FIFO data-ready interrupt] 1 = SDFINT1 [Select FIFO data-ready interrupt]
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable
11	RESERVED_2	R	0h	Reserved
10:6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ... 10000 FIFO has 16 words
5	RESERVED_1	R	0h	Reserved
4:0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status [SDFFST] ' = FIFO level [SDFFIL]

3.10.2.47 SDFM_SDSYNC3 Register

3.10.2.47.1 SDFM_SDSYNC3 Register (Offset = 7Ch) [reset = 400h]

SD Filter Sync control for Ch3.

Return to [Summary Table](#)

Table 3-628. Instance Table

Instance Name	Physical Address
SDFM0	5026 807Ch
SDFM1	5026 907Ch

Figure 3-389. SDFM_SDSYNC3 Name Register

15	14	13	12	11	10	9	8
RESERVED_1					WTSCLEN	FFSYNCCLREN	WTSYNCLR
R					R/W	R/W	R/W
0h					1h	0h	0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R	R/W	R/W					
0h	0h	0h					

Table 3-629. SDFM_SDSYNC3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	WTSCLEN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0:WTSYNFLG can only be cleared manually [using WTSYNCLR bit] 1:WTSYNFLG is cleared automatically on SDFINT
9	FFSYNCCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0:SDFIFO is not automatically cleared upon receiving SDSYNC 1:SDFIFO is automatically cleared upon receiving SDSYNC
8	WTSYNCLR	R/W	0h	Wait-for-Sync Flag Clear [always reads 0] 0:Write of 0 has no effect 1:Write of 1 clears WTSYNFLG
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0:SDSYNC event has not occurred 1:SDSYNC event occurred.
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0:Incoming Data written to SDFIFO on every Data-Ready [DR] Event 1:Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs
5:0	SYNCSEL	R/W	0h	Defines source for the SDSYNC Input on this channel Refer SDSYNcx.SYNCSEL table

3.10.2.48 SDFM_SDFLT3CMPL2 Register

3.10.2.48.1 SDFM_SDFLT3CMPL2 Register (Offset = 7Eh) [reset = 0h]

Second low level threshold for CH3.

Return to [Summary Table](#)

Table 3-630. Instance Table

Instance Name	Physical Address
SDFM0	5026 807Eh
SDFM1	5026 907Eh

Figure 3-390. SDFM_SDFLT3CMPL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT2
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT2
							R/W
							0h

Table 3-631. SDFM_SDFLT3CMPL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output.

3.10.2.49 SDFM_SDCTLPARM4 Register

3.10.2.49.1 SDFM_SDCTLPARM4 Register (Offset = 80h) [reset = 0h]

Control Parameter Register for Ch4.

Return to [Summary Table](#)

Table 3-632. Instance Table

Instance Name	Physical Address
SDFM0	5026 8080h
SDFM1	5026 9080h

Figure 3-391. SDFM_SDCTLPARM4 Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_3	SDDATASYNC	RESERVED_2	SDCLKSYNC	SDCLKSEL	RESERVED_1	MOD	
R	R/W	R	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	

Table 3-633. SDFM_SDCTLPARM4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_4	R	0h	Reserved
7	RESERVED_3	R	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1:SD Data is passed through a synchronizer.
5	RESERVED_2	R	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1:SD Clock is passed through a synchronizer.
3	SDCLKSEL	R/W	0h	SD4 Clock source select. 0:Clock source to SDFM filter is its channel clock. 1:Clock source to SDFM filter is SD1 filter clock.
2	RESERVED_1	R/W	0h	Reserved
1:0	MOD	R/W	0h	Modulator clock modes 0:Mode 0:Modulator clock running at 1x data rate 1:Reserved 2:Reserved 3:Reserved

3.10.2.50 SDFM_SDDFPARM4 Register

3.10.2.50.1 SDFM_SDDFPARM4 Register (Offset = 82h) [reset = 0h]

Data Filter Parameter Register for Ch4.

Return to [Summary Table](#)

Table 3-634. Instance Table

Instance Name	Physical Address
SDFM0	5026 8082h
SDFM1	5026 9082h

Figure 3-392. SDFM_SDDFPARM4 Name Register

15	14	13	12	11	10	9	8
RESERVED_1			SDSYNCEN	SST		AE	FEN
R			R/W	R/W		R/W	R/W
0h			0h	0h		0h	0h
7	6	5	4	3	2	1	0
DOSR							
R/W							
0h							

Table 3-635. SDFM_SDDFPARM4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_1	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization [SDSYNC] of data filter 0: PWM synchronization of data filter is disabled 1: PWM synchronization of data filter is enabled Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to synchronize PWMs
11:10	SST	R/W	0h	Data filter structure 00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure
9	AE	R/W	0h	Data filter Acknowledge Enable 0: Acknowledge flag is disabled for the particular filter 1: Acknowledge flag is enabled for the particular filter
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO
7:0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0xFF represents an oversampling ratio of 256.

3.10.2.51 SDFM_SDDPARAM4 Register

3.10.2.51.1 SDFM_SDDPARAM4 Register (Offset = 84h) [reset = 0h]

Data Parameter Register for Ch4.

Return to [Summary Table](#)

Table 3-636. Instance Table

Instance Name	Physical Address
SDFM0	5026 8084h
SDFM1	5026 9084h

Figure 3-393. SDFM_SDDPARAM4 Name Register

15	14	13	12	11	10	9	8
SH					DR	RESERVED_1	
R/W					R/W	R	
0h					0h	0h	
7	6	5	4	3	2	1	0
RESERVED_1							
R							
0h							

Table 3-637. SDFM_SDDPARAM4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen.
10	DR	R/W	0h	Data filter Data representation 0:Data stored in 16b2's complement 1:Data stored in 32b2's complement
9:0	RESERVED_1	R	0h	Reserved

3.10.2.52 SDFM_SDFLT4CMPH1 Register

3.10.2.52.1 SDFM_SDFLT4CMPH1 Register (Offset = 86h) [reset = 7FFFh]

High-level Threshold Register for Ch4.

Return to [Summary Table](#)

Table 3-638. Instance Table

Instance Name	Physical Address
SDFM0	5026 8086h
SDFM1	5026 9086h

Figure 3-394. SDFM_SDFLT4CMPH1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
							HLT
							R/W
							7FFFh

Table 3-639. SDFM_SDFLT4CMPH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output.

3.10.2.53 SDFM_SDFLT4CMPL1 Register

3.10.2.53.1 SDFM_SDFLT4CMPL1 Register (Offset = 88h) [reset = 0h]

Low-level Threshold Register for Ch4.

Return to [Summary Table](#)

Table 3-640. Instance Table

Instance Name	Physical Address
SDFM0	5026 8088h
SDFM1	5026 9088h

Figure 3-395. SDFM_SDFLT4CMPL1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT
							R/W
							0h

Table 3-641. SDFM_SDFLT4CMPL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output.

3.10.2.54 SDFM_SDCPARAM4 Register

3.10.2.54.1 SDFM_SDCPARAM4 Register (Offset = 8Ah) [reset = 0h]

Comparator Filter Parameter Register for Ch4.

Return to [Summary Table](#)

Table 3-642. Instance Table

Instance Name	Physical Address
SDFM0	5026 808Ah
SDFM1	5026 908Ah

Figure 3-396. SDFM_SDCPARAM4 Name Register

15	14	13	12	11	10	9	8
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0
R/W		R/W	R/W		R/W	R/W	R/W
0h		0h	0h		0h	0h	0h
7	6	5	4	3	2	1	0
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR				
R/W	R/W	R/W	R/W				
0h	0h	0h	0h				

Table 3-643. SDFM_SDCPARAM4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01:COMPL1 OR COMPH1 10:COMPL2 11:COMPL2 OR COMPH2
13	CEN	R/W	0h	Comparator Filter enable 0:Disable comparator filter 1:Enable comparator filter
12:11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01:COMPL1 OR COMPH1 10:COMPH2 11:COMPL2 OR COMPH2
10	HZEN	R/W	0h	High level [Z] Threshold crossing output enable 0:Disable Higher level Threshold [Z] crossing 1:Enable Higher level Threhold [Z] crossing
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0:Disable modulator failure interrupt and its flag 1:Enable modulator failure interrupt and its flag
8:7	CS1_CS0	R/W	0h	Comparator filter structure 00:Comparator filter runs with a sincfast structure 01:Comparator filter runs with a Sinc1 structure 10:Comparator filter runs with a Sinc2 structure 11:Comparator filter runs with a Sinc3 structure
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0:Disable CEVT2 interrupt 1:Enable CEVT2 interrupt
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0:Disable CEVT1 interrupt 1:Enable CEVT1 interrupt
4:0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32

3.10.2.55 SDFM_SDDATA4 Register

3.10.2.55.1 SDFM_SDDATA4 Register (Offset = 8Ch) [reset = 0h]

Data Filter Data Register (16 or 32bit) for Ch4.

Return to [Summary Table](#)

Table 3-644. Instance Table

Instance Name	Physical Address
SDFM0	5026 808Ch
SDFM1	5026 908Ch

Figure 3-397. SDFM_SDDATA4 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-645. SDFM_SDDATA4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.56 SDFM_SDDATFIFO4 Register

3.10.2.56.1 SDFM_SDDATFIFO4 Register (Offset = 90h) [reset = 0h]

Filter Data FIFO Output(32b) for Ch4.

Return to [Summary Table](#)

Table 3-646. Instance Table

Instance Name	Physical Address
SDFM0	5026 8090h
SDFM1	5026 9090h

Figure 3-398. SDFM_SDDATFIFO4 Name Register

31	30	29	28	27	26	25	24
DATA32HI							
R							
0h							
23	22	21	20	19	18	17	16
DATA32HI							
R							
0h							
15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-647. SDFM_SDDATFIFO4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA32HI	R	0h	Hi-order 16bin 32bmode, 16-bit Data in 16bmode
15:0	DATA16	R	0h	Lo-order 16bin 32bmode

3.10.2.57 SDFM_SDCDATA4 Register

3.10.2.57.1 SDFM_SDCDATA4 Register (Offset = 94h) [reset = 0h]

Comparator Filter Data Register (16b) for Ch4.

Return to [Summary Table](#)

Table 3-648. Instance Table

Instance Name	Physical Address
SDFM0	5026 8094h
SDFM1	5026 9094h

Figure 3-399. SDFM_SDCDATA4 Name Register

15	14	13	12	11	10	9	8
DATA16							
R							
0h							
7	6	5	4	3	2	1	0
DATA16							
R							
0h							

Table 3-649. SDFM_SDCDATA4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	DATA16	R	0h	Comparator Data output - 16bonly

3.10.2.58 SDFM_SDFLT4CMPH2 Register

3.10.2.58.1 SDFM_SDFLT4CMPH2 Register (Offset = 96h) [reset = 7FFFh]

Second high level threshold for CH4.

Return to [Summary Table](#)

Table 3-650. Instance Table

Instance Name	Physical Address
SDFM0	5026 8096h
SDFM1	5026 9096h

Figure 3-400. SDFM_SDFLT4CMPH2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLT2
R							R/W
0h							7FFFh
7	6	5	4	3	2	1	0
							HLT2
							R/W
							7FFFh

Table 3-651. SDFM_SDFLT4CMPH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output.

3.10.2.59 SDFM_SDFLT4CMPHZ Register

3.10.2.59.1 SDFM_SDFLT4CMPHZ Register (Offset = 98h) [reset = 0h]

High-level (Z) Threshold Register for Ch4.

Return to [Summary Table](#)

Table 3-652. Instance Table

Instance Name	Physical Address
SDFM0	5026 8098h
SDFM1	5026 9098h

Figure 3-401. SDFM_SDFLT4CMPHZ Name Register

15	14	13	12	11	10	9	8
RESERVED_1							HLTZ
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							HLTZ
							R/W
							0h

Table 3-653. SDFM_SDFLT4CMPHZ Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	HLTZ	R/W	0h	Unsigned High-level threshold [Z] for the comparator filter output. Primarily intended for detecting "zero"-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt.

3.10.2.60 SDFM_SDFIFOCTL4 Register
3.10.2.60.1 SDFM_SDFIFOCTL4 Register (Offset = 9Ah) [reset = 0h]

FIFO Control Register for Ch4.

 Return to [Summary Table](#)
Table 3-654. Instance Table

Instance Name	Physical Address
SDFM0	5026 809Ah
SDFM1	5026 909Ah

Figure 3-402. SDFM_SDFIFOCTL4 Name Register

15	14	13	12	11	10	9	8
OVFIEN	DRINTSEL	FFEN	FFIEN	RESERVED_2	SDFFST		
R/W	R/W	R/W	R/W	R	R		
0h	0h	0h	0h	0h	0h		
7	6	5	4	3	2	1	0
SDFFST		RESERVED_1	SDFFIL				
R		R	R/W				
0h		0h	0h				

Table 3-655. SDFM_SDFIFOCTL4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0:SDFIFO Overflow condition will not generate an interrupt 1:SDFIFO overflow condition generates an interrupt on SDy_ERR
14	DRINTSEL	R/W	0h	Data-Ready Interrupt [DRINT] source select 0 = AF1 [Select non-FIFO data-ready interrupt] 1 = SDFINT1 [Select FIFO data-ready interrupt]
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable
11	RESERVED_2	R	0h	Reserved
10:6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ... 10000 FIFO has 16 words
5	RESERVED_1	R	0h	Reserved
4:0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status [SDFFST] ' = FIFO level [SDFFIL]

3.10.2.61 SDFM_SDSYNC4 Register

3.10.2.61.1 SDFM_SDSYNC4 Register (Offset = 9Ch) [reset = 400h]

SD Filter Sync control for Ch4.

Return to [Summary Table](#)

Table 3-656. Instance Table

Instance Name	Physical Address
SDFM0	5026 809Ch
SDFM1	5026 909Ch

Figure 3-403. SDFM_SDSYNC4 Name Register

15	14	13	12	11	10	9	8
RESERVED_1					WTSCLEN	FFSYNCCLREN	WTSYNCLR
R					R/W	R/W	R/W
0h					1h	0h	0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R	R/W	R/W					
0h	0h	0h					

Table 3-657. SDFM_SDSYNC4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	WTSCLEN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0:WTSYNFLG can only be cleared manually [using WTSYNCLR bit] 1:WTSYNFLG is cleared automatically on SDFINT
9	FFSYNCCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0:SDFIFO is not automatically cleared upon receiving SDSYNC 1:SDFIFO is automatically cleared upon receiving SDSYNC
8	WTSYNCLR	R/W	0h	Wait-for-Sync Flag Clear [always reads 0] 0:Write of 0 has no effect 1:Write of 1 clears WTSYNFLG
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0:SDSYNC event has not occurred 1:SDSYNC event occurred.
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0:Incoming Data written to SDFIFO on every Data-Ready [DR] Event 1:Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs
5:0	SYNCSEL	R/W	0h	Defines source for the SDSYNC Input on this channel Refer SDSYNcx.SYNCSEL table

3.10.2.62 SDFM_SDFLT4CMPL2 Register

3.10.2.62.1 SDFM_SDFLT4CMPL2 Register (Offset = 9Eh) [reset = 0h]

Second low level threshold for CH4.

Return to [Summary Table](#)

Table 3-658. Instance Table

Instance Name	Physical Address
SDFM0	5026 809Eh
SDFM1	5026 909Eh

Figure 3-404. SDFM_SDFLT4CMPL2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							LLT2
R							R/W
0h							0h
7	6	5	4	3	2	1	0
							LLT2
							R/W
							0h

Table 3-659. SDFM_SDFLT4CMPL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output.

3.10.2.63 SDFM_SDCOMP1CTL Register

3.10.2.63.1 SDFM_SDCOMP1CTL Register (Offset = C0h) [reset = 0h]

SD Comparator event filter1 Control Register.

Return to [Summary Table](#)

Table 3-660. Instance Table

Instance Name	Physical Address
SDFM0	5026 80C0h
SDFM1	5026 90C0h

Figure 3-405. SDFM_SDCOMP1CTL Name Register

15	14	13	12	11	10	9	8
RESERVED_10	RESERVED_9	RESERVED_8		CEVT2DIGFILTSEL		RESERVED_7	RESERVED_6
R	R	R		R/W		R	R
0h	0h	0h		0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED_5	RESERVED_4	RESERVED_3		CEVT1DIGFILTSEL		RESERVED_2	RESERVED_1
R	R	R		R/W		R	R
0h	0h	0h		0h		0h	0h

Table 3-661. SDFM_SDCOMP1CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_10	R	0h	Reserved
14	RESERVED_9	R	0h	Reserved
13:12	RESERVED_8	R	0h	Reserved
11:10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved
9	RESERVED_7	R	0h	Reserved
8	RESERVED_6	R	0h	Reserved
7	RESERVED_5	R	0h	Reserved
6	RESERVED_4	R	0h	Reserved
5:4	RESERVED_3	R	0h	Reserved
3:2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved
1	RESERVED_2	R	0h	Reserved
0	RESERVED_1	R	0h	Reserved

3.10.2.64 SDFM_SDCOMP1EVT2FLTCTL Register

3.10.2.64.1 SDFM_SDCOMP1EVT2FLTCTL Register (Offset = C2h) [reset = 0h]

COMPL/CEVT2 Digital filter1 Control Register.

Return to [Summary Table](#)

Table 3-662. Instance Table

Instance Name	Physical Address
SDFM0	5026 80C2h
SDFM1	5026 90C2h

Figure 3-406. SDFM_SDCOMP1EVT2FLTCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-663. SDFM_SDCOMP1EVT2FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.65 SDFM_SDCOMP1EVT2FLTCLKCTL Register

3.10.2.65.1 SDFM_SDCOMP1EVT2FLTCLKCTL Register (Offset = C4h) [reset = 0h]

COMPL/CEVT2 Digital filter1 Clock Control Register.

Return to [Summary Table](#)

Table 3-664. Instance Table

Instance Name	Physical Address
SDFM0	5026 80C4h
SDFM1	5026 90C4h

Figure 3-407. SDFM_SDCOMP1EVT2FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-665. SDFM_SDCOMP1EVT2FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples.

3.10.2.66 SDFM_SDCOMP1EVT1FLTCTL Register

3.10.2.66.1 SDFM_SDCOMP1EVT1FLTCTL Register (Offset = C6h) [reset = 0h]

COMP/CEVT1 Digital filter1 Control Register.

Return to [Summary Table](#)

Table 3-666. Instance Table

Instance Name	Physical Address
SDFM0	5026 80C6h
SDFM1	5026 90C6h

Figure 3-408. SDFM_SDCOMP1EVT1FLTCTL Name Register

15		14		13		12		11		10		9		8	
FILINIT		RESERVED_2						THRESH						SAMPWIN	
R/W1TS		R						R/W						R/W	
0h		0h						0h						0h	
7		6		5		4		3		2		1		0	
		SAMPWIN										RESERVED_1			
		R/W										R			
		0h										0h			

Table 3-667. SDFM_SDCOMP1EVT1FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.67 SDFM_SDCOMP1EVT1FLTCLKCTL Register

3.10.2.67.1 SDFM_SDCOMP1EVT1FLTCLKCTL Register (Offset = C8h) [reset = 0h]

COMP/CEVT1 Digital filter1 Clock Control Register.

Return to [Summary Table](#)

Table 3-668. Instance Table

Instance Name	Physical Address
SDFM0	5026 80C8h
SDFM1	5026 90C8h

Figure 3-409. SDFM_SDCOMP1EVT1FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-669. SDFM_SDCOMP1EVT1FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples.

3.10.2.68 SDFM_SDCOMP1LOCK Register

3.10.2.68.1 SDFM_SDCOMP1LOCK Register (Offset = CEh) [reset = 0h]

SD compartor event filter1 Lock Register.

Return to [Summary Table](#)

Table 3-670. Instance Table

Instance Name	Physical Address
SDFM0	5026 80CEh
SDFM1	5026 90CEh

Figure 3-410. SDFM_SDCOMP1LOCK Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_4			RESERVED_3	COMP	RESERVED_2	RESERVED_1	SDCOMP1CTL
R			R	R/W1TS	R	R	R/W1TS
0h			0h	0h	0h	0h	0h

Table 3-671. SDFM_SDCOMP1LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
15:5	RESERVED_4	R	0h	Reserved
4	RESERVED_3	R	0h	Reserved
3	COMP	R/W1TS	0h	Lock write-access to the SDCOMP1EVT1/2FLTCTL and COMP1FILCLKCTL registers. 0 SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.
2	RESERVED_2	R	0h	Reserved
1	RESERVED_1	R	0h	Reserved
0	SDCOMP1CTL	R/W1TS	0h	Lock write-access to the SDCOMP1CTL register. 0 SDCOMP1CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP1CTL register is locked. Only a system reset can clear this bit.

3.10.2.69 SDFM_SDCOMP2CTL Register

3.10.2.69.1 SDFM_SDCOMP2CTL Register (Offset = D0h) [reset = 0h]

SD Comparator event filter2 Control Register.

Return to [Summary Table](#)

Table 3-672. Instance Table

Instance Name	Physical Address
SDFM0	5026 80D0h
SDFM1	5026 90D0h

Figure 3-411. SDFM_SDCOMP2CTL Name Register

15	14	13	12	11	10	9	8
RESERVED_10	RESERVED_9	RESERVED_8		CEVT2DIGFILTSEL	RESERVED_7	RESERVED_6	
R	R	R		R/W	R	R	
0h	0h	0h		0h	0h	0h	
7	6	5	4	3	2	1	0
RESERVED_5	RESERVED_4	RESERVED_3		CEVT1DIGFILTSEL	RESERVED_2	RESERVED_1	
R	R	R		R/W	R	R	
0h	0h	0h		0h	0h	0h	

Table 3-673. SDFM_SDCOMP2CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_10	R	0h	Reserved
14	RESERVED_9	R	0h	Reserved
13:12	RESERVED_8	R	0h	Reserved
11:10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved
9	RESERVED_7	R	0h	Reserved
8	RESERVED_6	R	0h	Reserved
7	RESERVED_5	R	0h	Reserved
6	RESERVED_4	R	0h	Reserved
5:4	RESERVED_3	R	0h	Reserved
3:2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved
1	RESERVED_2	R	0h	Reserved
0	RESERVED_1	R	0h	Reserved

3.10.2.70 SDFM_SDCOMP2EVT2FLTCTL Register

3.10.2.70.1 SDFM_SDCOMP2EVT2FLTCTL Register (Offset = D2h) [reset = 0h]

COMPL/CEVT2 Digital filter2 Control Register.

Return to [Summary Table](#)

Table 3-674. Instance Table

Instance Name	Physical Address
SDFM0	5026 80D2h
SDFM1	5026 90D2h

Figure 3-412. SDFM_SDCOMP2EVT2FLTCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-675. SDFM_SDCOMP2EVT2FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.71 SDFM_SDCOMP2EVT2FLTCLKCTL Register

3.10.2.71.1 SDFM_SDCOMP2EVT2FLTCLKCTL Register (Offset = D4h) [reset = 0h]

COMPL/CEVT2 Digital filter2 Clock Control Register.

Return to [Summary Table](#)

Table 3-676. Instance Table

Instance Name	Physical Address
SDFM0	5026 80D4h
SDFM1	5026 90D4h

Figure 3-413. SDFM_SDCOMP2EVT2FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-677. SDFM_SDCOMP2EVT2FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples.

3.10.2.72 SDFM_SDCOMP2EVT1FLTCTL Register

3.10.2.72.1 SDFM_SDCOMP2EVT1FLTCTL Register (Offset = D6h) [reset = 0h]

COMP/CEVT1 Digital filter2 Control Register.

Return to [Summary Table](#)

Table 3-678. Instance Table

Instance Name	Physical Address
SDFM0	5026 80D6h
SDFM1	5026 90D6h

Figure 3-414. SDFM_SDCOMP2EVT1FLTCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-679. SDFM_SDCOMP2EVT1FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.73 SDFM_SDCOMP2EVT1FLTCLKCTL Register

3.10.2.73.1 SDFM_SDCOMP2EVT1FLTCLKCTL Register (Offset = D8h) [reset = 0h]

COMP/CEVT1 Digital filter2 Clock Control Register.

Return to [Summary Table](#)

Table 3-680. Instance Table

Instance Name	Physical Address
SDFM0	5026 80D8h
SDFM1	5026 90D8h

Figure 3-415. SDFM_SDCOMP2EVT1FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-681. SDFM_SDCOMP2EVT1FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples.

3.10.2.74 SDFM_SDCOMP2LOCK Register

3.10.2.74.1 SDFM_SDCOMP2LOCK Register (Offset = DEh) [reset = 0h]

SD compartor event filter2 Lock Register.

Return to [Summary Table](#)

Table 3-682. Instance Table

Instance Name	Physical Address
SDFM0	5026 80DEh
SDFM1	5026 90DEh

Figure 3-416. SDFM_SDCOMP2LOCK Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_4			RESERVED_3	COMP	RESERVED_2	RESERVED_1	SDCOMP2CTL
R			R	R/W1TS	R	R	R/W1TS
0h			0h	0h	0h	0h	0h

Table 3-683. SDFM_SDCOMP2LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
15:5	RESERVED_4	R	0h	Reserved
4	RESERVED_3	R	0h	Reserved
3	COMP	RW1TS	0h	Lock write-access to the SDCOMP2EVT1/2FLTCTL and COMP2FILCLKCTL registers. 0 SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.
2	RESERVED_2	R	0h	Reserved
1	RESERVED_1	R	0h	Reserved
0	SDCOMP2CTL	RW1TS	0h	Lock write-access to the SDCOMP2CTL register. 0 SDCOMP2CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP2CTL register is locked. Only a system reset can clear this bit.

3.10.2.75 SDFM_SDCOMP3CTL Register

3.10.2.75.1 SDFM_SDCOMP3CTL Register (Offset = E0h) [reset = 0h]

SD Comparator event filter3 Control Register.

Return to [Summary Table](#)

Table 3-684. Instance Table

Instance Name	Physical Address
SDFM0	5026 80E0h
SDFM1	5026 90E0h

Figure 3-417. SDFM_SDCOMP3CTL Name Register

15	14	13	12	11	10	9	8
RESERVED_10	RESERVED_9	RESERVED_8		CEVT2DIGFILTSEL		RESERVED_7	RESERVED_6
R	R	R		R/W		R	R
0h	0h	0h		0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED_5	RESERVED_4	RESERVED_3		CEVT1DIGFILTSEL		RESERVED_2	RESERVED_1
R	R	R		R/W		R	R
0h	0h	0h		0h		0h	0h

Table 3-685. SDFM_SDCOMP3CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_10	R	0h	Reserved
14	RESERVED_9	R	0h	Reserved
13:12	RESERVED_8	R	0h	Reserved
11:10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved
9	RESERVED_7	R	0h	Reserved
8	RESERVED_6	R	0h	Reserved
7	RESERVED_5	R	0h	Reserved
6	RESERVED_4	R	0h	Reserved
5:4	RESERVED_3	R	0h	Reserved
3:2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved
1	RESERVED_2	R	0h	Reserved
0	RESERVED_1	R	0h	Reserved

3.10.2.76 SDFM_SDCOMP3EVT2FLTCTL Register

3.10.2.76.1 SDFM_SDCOMP3EVT2FLTCTL Register (Offset = E2h) [reset = 0h]

COMPL/CEVT2 Digital filter3 Control Register.

Return to [Summary Table](#)

Table 3-686. Instance Table

Instance Name	Physical Address
SDFM0	5026 80E2h
SDFM1	5026 90E2h

Figure 3-418. SDFM_SDCOMP3EVT2FLTCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-687. SDFM_SDCOMP3EVT2FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.77 SDFM_SDCOMP3EVT2FLTCLKCTL Register

3.10.2.77.1 SDFM_SDCOMP3EVT2FLTCLKCTL Register (Offset = E4h) [reset = 0h]

COMPL/CEVT2 Digital filter3 Clock Control Register.

Return to [Summary Table](#)

Table 3-688. Instance Table

Instance Name	Physical Address
SDFM0	5026 80E4h
SDFM1	5026 90E4h

Figure 3-419. SDFM_SDCOMP3EVT2FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-689. SDFM_SDCOMP3EVT2FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples.

3.10.2.78 SDFM_SDCOMP3EVT1FLTCTL Register

3.10.2.78.1 SDFM_SDCOMP3EVT1FLTCTL Register (Offset = E6h) [reset = 0h]

COMP3/CEVT1 Digital filter3 Control Register.

Return to [Summary Table](#)

Table 3-690. Instance Table

Instance Name	Physical Address
SDFM0	5026 80E6h
SDFM1	5026 90E6h

Figure 3-420. SDFM_SDCOMP3EVT1FLTCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-691. SDFM_SDCOMP3EVT1FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.79 SDFM_SDCOMP3EVT1FLTCLKCTL Register

3.10.2.79.1 SDFM_SDCOMP3EVT1FLTCLKCTL Register (Offset = E8h) [reset = 0h]

COMP3/CEVT1 Digital filter3 Clock Control Register.

Return to [Summary Table](#)

Table 3-692. Instance Table

Instance Name	Physical Address
SDFM0	5026 80E8h
SDFM1	5026 90E8h

Figure 3-421. SDFM_SDCOMP3EVT1FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-693. SDFM_SDCOMP3EVT1FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples.

3.10.2.80 SDFM_SDCOMP3LOCK Register

3.10.2.80.1 SDFM_SDCOMP3LOCK Register (Offset = EEh) [reset = 0h]

SD compartor event filter3 Lock Register.

Return to [Summary Table](#)

Table 3-694. Instance Table

Instance Name	Physical Address
SDFM0	5026 80EEh
SDFM1	5026 90EEh

Figure 3-422. SDFM_SDCOMP3LOCK Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_4			RESERVED_3	COMP	RESERVED_2	RESERVED_1	SDCOMP3CTL
R			R	R/W1TS	R	R	R/W1TS
0h			0h	0h	0h	0h	0h

Table 3-695. SDFM_SDCOMP3LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
15:5	RESERVED_4	R	0h	Reserved
4	RESERVED_3	R	0h	Reserved
3	COMP	R/W1TS	0h	Lock write-access to the SDCOMP3EVT1/2FLTCTL and COMP3FILCLKCTL registers. 0 SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.
2	RESERVED_2	R	0h	Reserved
1	RESERVED_1	R	0h	Reserved
0	SDCOMP3CTL	R/W1TS	0h	Lock write-access to the SDCOMP3CTL register. 0 SDCOMP3CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP3CTL register is locked. Only a system reset can clear this bit.

3.10.2.81 SDFM_SDCOMP4CTL Register

3.10.2.81.1 SDFM_SDCOMP4CTL Register (Offset = F0h) [reset = 0h]

SD Comparator event filter4 Control Register.

Return to [Summary Table](#)

Table 3-696. Instance Table

Instance Name	Physical Address
SDFM0	5026 80F0h
SDFM1	5026 90F0h

Figure 3-423. SDFM_SDCOMP4CTL Name Register

15	14	13	12	11	10	9	8
RESERVED_10	RESERVED_9	RESERVED_8		CEVT2DIGFILTSEL	RESERVED_7	RESERVED_6	
R	R	R		R/W	R	R	
0h	0h	0h		0h	0h	0h	
7	6	5	4	3	2	1	0
RESERVED_5	RESERVED_4	RESERVED_3		CEVT1DIGFILTSEL	RESERVED_2	RESERVED_1	
R	R	R		R/W	R	R	
0h	0h	0h		0h	0h	0h	

Table 3-697. SDFM_SDCOMP4CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_10	R	0h	Reserved
14	RESERVED_9	R	0h	Reserved
13:12	RESERVED_8	R	0h	Reserved
11:10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved
9	RESERVED_7	R	0h	Reserved
8	RESERVED_6	R	0h	Reserved
7	RESERVED_5	R	0h	Reserved
6	RESERVED_4	R	0h	Reserved
5:4	RESERVED_3	R	0h	Reserved
3:2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved
1	RESERVED_2	R	0h	Reserved
0	RESERVED_1	R	0h	Reserved

3.10.2.82 SDFM_SDCOMP4EVT2FLTCTL Register

3.10.2.82.1 SDFM_SDCOMP4EVT2FLTCTL Register (Offset = F2h) [reset = 0h]

COMPL/CEVT2 Digital filter4 Control Register.

Return to [Summary Table](#)

Table 3-698. Instance Table

Instance Name	Physical Address
SDFM0	5026 80F2h
SDFM1	5026 90F2h

Figure 3-424. SDFM_SDCOMP4EVT2FLTCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-699. SDFM_SDCOMP4EVT2FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.83 SDFM_SDCOMP4EVT2FLTCLKCTL Register

3.10.2.83.1 SDFM_SDCOMP4EVT2FLTCLKCTL Register (Offset = F4h) [reset = 0h]

COMPL/CEVT2 Digital filter4 Clock Control Register.

Return to [Summary Table](#)

Table 3-700. Instance Table

Instance Name	Physical Address
SDFM0	5026 80F4h
SDFM1	5026 90F4h

Figure 3-425. SDFM_SDCOMP4EVT2FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-701. SDFM_SDCOMP4EVT2FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples.

3.10.2.84 SDFM_SDCOMP4EVT1FLTCTL Register

3.10.2.84.1 SDFM_SDCOMP4EVT1FLTCTL Register (Offset = F6h) [reset = 0h]

COMP4/CEVT1 Digital filter4 Control Register.

Return to [Summary Table](#)

Table 3-702. Instance Table

Instance Name	Physical Address
SDFM0	5026 80F6h
SDFM1	5026 90F6h

Figure 3-426. SDFM_SDCOMP4EVT1FLTCTL Name Register

15	14	13	12	11	10	9	8
FILINIT	RESERVED_2	THRESH				SAMPWIN	
R/W1TS	R	R/W				R/W	
0h	0h	0h				0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED_1			
R/W				R			
0h				0h			

Table 3-703. SDFM_SDCOMP4EVT1FLTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	FILINIT	R/W1TS	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value
14	RESERVED_2	R	0h	Reserved
13:9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.
8:4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1.
3:0	RESERVED_1	R	0h	Reserved

3.10.2.85 SDFM_SDCOMP4EVT1FLTCLKCTL Register

3.10.2.85.1 SDFM_SDCOMP4EVT1FLTCLKCTL Register (Offset = F8h) [reset = 0h]

COMP/CEVT1 Digital filter4 Clock Control Register.

Return to [Summary Table](#)

Table 3-704. Instance Table

Instance Name	Physical Address
SDFM0	5026 80F8h
SDFM1	5026 90F8h

Figure 3-427. SDFM_SDCOMP4EVT1FLTCLKCTL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						CLKPRESCALE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W							
0h							

Table 3-705. SDFM_SDCOMP4EVT1FLTCLKCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples.

3.10.2.86 SDFM_SDCOMP4LOCK Register

3.10.2.86.1 SDFM_SDCOMP4LOCK Register (Offset = FEh) [reset = 0h]

SD compartor event filter4 Lock Register.

Return to [Summary Table](#)

Table 3-706. Instance Table

Instance Name	Physical Address
SDFM0	5026 80FEh
SDFM1	5026 90FEh

Figure 3-428. SDFM_SDCOMP4LOCK Name Register

15	14	13	12	11	10	9	8
RESERVED_4							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_4			RESERVED_3	COMP	RESERVED_2	RESERVED_1	SDCOMP4CTL
R			R	R/W1TS	R	R	R/W1TS
0h			0h	0h	0h	0h	0h

Table 3-707. SDFM_SDCOMP4LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
15:5	RESERVED_4	R	0h	Reserved
4	RESERVED_3	R	0h	Reserved
3	COMP	RW1TS	0h	Lock write-access to the SDCOMP4EVT1/2FLTCTL and COMP4FILCLKCTL registers. 0 SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit.
2	RESERVED_2	R	0h	Reserved
1	RESERVED_1	R	0h	Reserved
0	SDCOMP4CTL	RW1TS	0h	Lock write-access to the SDCOMP4CTL register. 0 SDCOMP4CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP4CTL register is locked. Only a system reset can clear this bit.

3.11 FSI_TX

FSI_TX

3.11.1 FSI_TX Summaries

FSI_TX Summaries

Table 3-708. FSI_TX_CFG Registers, Base Address=5028 0000h, Length=4096

Offset	Length	Register Name	FSI_TX0 Physical Address
0h	16	FSI_TX_CFG_TX_MASTER_CTRL	5028 0000h
4h	16	FSI_TX_CFG_TX_CLK_CTRL	5028 0004h
8h	16	FSI_TX_CFG_TX_OPER_CTRL_LO_ALT2	5028 0008h
Ah	16	FSI_TX_CFG_TX_OPER_CTRL_HI_ALT1	5028 000Ah
Ch	16	FSI_TX_CFG_TX_FRAME_CTRL	5028 000Ch
Eh	16	FSI_TX_CFG_TX_FRAME_TAG_UDATA	5028 000Eh
10h	16	FSI_TX_CFG_TX_BUF_PTR_LOAD	5028 0010h
12h	16	FSI_TX_CFG_TX_BUF_PTR_STS	5028 0012h
14h	16	FSI_TX_CFG_TX_PING_CTRL_ALT1	5028 0014h
16h	16	FSI_TX_CFG_TX_PING_TAG	5028 0016h
18h	32	FSI_TX_CFG_TX_PING_TO_REF	5028 0018h
1Ch	32	FSI_TX_CFG_TX_PING_TO_CNT	5028 001Ch
20h	16	FSI_TX_CFG_TX_INT_CTRL	5028 0020h
22h	16	FSI_TX_CFG_TX_DMA_CTRL	5028 0022h
24h	16	FSI_TX_CFG_TX_LOCK_CTRL	5028 0024h
28h	16	FSI_TX_CFG_TX_EVT_STS	5028 0028h
2Ch	16	FSI_TX_CFG_TX_EVT_CLR	5028 002Ch
2Eh	16	FSI_TX_CFG_TX_EVT_FRC	5028 002Eh
30h	16	FSI_TX_CFG_TX_USER_CRC	5028 0030h
40h	32	FSI_TX_CFG_TX_ECC_DATA	5028 0040h
44h	16	FSI_TX_CFG_TX_ECC_VAL	5028 0044h
48h	16	FSI_TX_CFG_TX_DLYLINE_CTRL	5028 0048h
80h	16	FSI_TX_CFG_TX_BUF_BASE_J	5028 0080h + formula

3.11.2 FSI_TX Registers

FSI_TX Registers

3.11.2.1 FSI_TX_CFG_TX_MASTER_CTRL Register

3.11.2.1.1 FSI_TX_CFG_TX_MASTER_CTRL Register (Offset = 0h) [reset = 0h]

Transmit master control register.

Return to [Summary Table](#)

Table 3-709. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0000h

Figure 3-429. FSI_TX_CFG_TX_MASTER_CTRL Name Register

15	14	13	12	11	10	9	8
KEY							
W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						FLUSH	CORE_RST
R						R/W	R/W
0h						0h	0h

Table 3-710. FSI_TX_CFG_TX_MASTER_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	KEY	W	0h	Write Key In order to write to any bit in this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after Writing, so it must be written again for every change to this register.
7:2	RESERVED_1	R	0h	Reserved
1	FLUSH	R/W	0h	Flush Operation Start bit This bit will cause the transmitter to initiate a flush pattern of a single toggle on the TXD0 and TXD1 followed by five full cycles of TXCLK. This bit should be written only when the CORE_RST bit is 0 and the clock to the Transmitter core is turned on. 0h[R/W] = Clear this bit. 1h[R/W] = Setting this bit will initiate flush sequence. To properly execute a flush sequence, Set FLUSH to 1, wait for five TXCLK cycles then clear FLUSH to 0. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. The software must keep this bit set to 1 for at least five TXCLK cycles before setting it back to 0.
0	CORE_RST	R/W	0h	Transmitter Master Core Reset bit This bit controls the transmitter master core reset. In order to send any frame, this bit must be cleared. 0h[R/W] = Transmitter core is not in reset and can transmit frames. 1h[R/W] = Transmitter core is held in reset. Note: The KEY field must contain 0xA5 for any write to this bit to take effect.

3.11.2.2 FSI_TX_CFG_TX_CLK_CTRL Register

3.11.2.2.1 FSI_TX_CFG_TX_CLK_CTRL Register (Offset = 4h) [reset = 0h]

Transmit clock control register.

Return to [Summary Table](#)

Table 3-711. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0004h

Figure 3-430. FSI_TX_CFG_TX_CLK_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1						PRESCALE_VAL	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PRESCALE_VAL						CLK_EN	CLK_RST
R/W						R/W	R/W
0h						0h	0h

Table 3-712. FSI_TX_CFG_TX_CLK_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9:2	PRESCALE_VAL	R/W	0h	<p>Clock Divider Prescale Value</p> <p>The input clock is divided by this 8-bit value and fed into the transmitter core. This divided clock is the rate at which TXCLK will operate.</p> <p>0h[R/W] = Reserved</p> <p>1h[R/W] = Input clock / 1</p> <p>2h[R/W] = Input clock / 2</p> <p>3h[R/W] = Input clock / 3</p> <p>4h[R/W] = Input clock / 4</p> <p>...</p> <p>FFh [R/W] = Input clock / 255</p> <p>TXCLKIN = Input clock / PRESCALE_VAL</p> <p>In FSI mode: TXCLK = TXCLKIN / 2</p> <p>In SPI mode: TXCLK = TXCLKIN</p>
1	CLK_EN	R/W	0h	<p>Clock Divider Enable bit</p> <p>This bit will enable and disable the input clock divider and start the clock to the transmitter core.</p> <p>0h[R/W] = The input clock divider is not enabled and the clock is not connected to the transmitter core.</p> <p>1h[R/W] = The input clock to the transmitter core is being divided by the PRESCALE_VAL and enabled.</p>
0	CLK_RST	R/W	0h	<p>Clock Divider Reset bit</p> <p>This bit will reset the clock counter in the clock divider.</p> <p>0h[R/W] = The clock divider is set based on the value in PRESCALE_VAL. The input clock will be divided by PRESCALE_VAL if CLK_EN is set.</p> <p>1h[R/W] = The clock divider will be reset to 0 and will stay reset until software writes a 0 to this bit.</p>

3.11.2.3 FSI_TX_CFG_TX_OPER_CTRL_LO_ALT2 Register

3.11.2.3.1 FSI_TX_CFG_TX_OPER_CTRL_LO_ALT2 Register (Offset = 8h) [reset = 0h]

Transmit operation control register low.

Return to [Summary Table](#)

Table 3-713. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0008h

Figure 3-431. FSI_TX_CFG_TX_OPER_CTRL_LO_ALT2 Name Register

15	14	13	12	11	10	9	8
RESERVED_1					SEL_TDM_IN	TDM_ENABLE	SEL_PLLCLK
R					R/W	R/W	R/W
0h					0h	0h	0h
7	6	5	4	3	2	1	0
PING_TO_MODE	SW_CRC	START_MODE			SPI_MODE	DATA_WIDTH	
R/W	R/W	R/W			R/W	R/W	
0h	0h	0h			0h	0h	

Table 3-714. FSI_TX_CFG_TX_OPER_CTRL_LO_ALT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	RESERVED_1	R	0h	Reserved
10	SEL_TDM_IN	R/W	0h	Input TDM port Select bit This bit selects the input port for the transmitter core between the TDM input pins or the RX module. When this bit is '0', the inputs selected for TDM are from the TDM input pins. When this bit is '1', then inputs selected for TDM are from the RX module.
9	TDM_ENABLE	R/W	0h	Transmit TDM Mode Enable bit. This bit enables the TDM Mode for multi-target TDM operation. 0h[R/W] Transmit TDM Mode is not enabled. 1h[R/W] Transmit TDM Mode is enabled.
8	SEL_PLLCLK	R/W	0h	Input Clock Select bit This bit selects the input clock source for the transmitter core. 0h[R/W] = SYSCLK is the source of the transmitter clock into the clock prescaler. 1h[R/W] = PLLRAWCLK is the source of the transmitter core clock into the clock prescaler.
7	PING_TO_MODE	R/W	0h	Ping Counter Reset Mode Select bit This bit selects when the ping counter will reset. 0h[R/W] = The ping counter will reset and restart only on hardware initiated ping frames, when ping counter has timed out. 1h[R/W] = The ping counter will reset and restart on any software initiated frame as well as a ping counter timeout
6	SW_CRC	R/W	0h	CRC Source Select bit This bit selects the source of the CRC value that is transmitted. 0h[R/W] = The transmitted CRC value is computed by hardware. 1h[R/W] = The transmitted CRC value is sourced from the value programmed in the TX_USER_CRC register.

Table 3-714. FSI_TX_CFG_TX_OPER_CTRL_LO_ALT2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:3	START_MODE	R/W	0h	<p>Transmission Start Mode Select bit</p> <p>These bits select the method by which a new frame transmission is started.</p> <p>0h[R/W] = Only a software write to TX_FRAME_CTRL.START initiate a new transmission.</p> <p>1h[R/W] = The configured external trigger will initiate a new transmission.</p> <p>2h[R/W] = Either Writing to TX_FRAME_CTRL.START or the TX_FRAME_TAG_UDATA register will initiate a new transmission. All other combinations of bits are illegal and reserved for future use.</p>
2	SPI_MODE	R/W	0h	<p>SPI Mode Select bit</p> <p>This bit enables and disables SPI compatibility mode.</p> <p>0h[R/W] = FSI is in normal mode of operation.</p> <p>1h[R/W] = FSI is operating in SPI compatibility mode.</p>
1:0	DATA_WIDTH	R/W	0h	<p>Transmit Data Width Select bits</p> <p>These bits define the number of data lines used by the transmitter.</p> <p>0h[R/W] = Data will be transmitted on one data line [TXD0]</p> <p>1h[R/W] = Data will be transmitted on two data lines [TXD0 and TXD1]. The format of the data is described in the FSI_TX TRM chapter.</p> <p>2h</p> <p>3h[R/W] = Reserved</p>

3.11.2.4 FSI_TX_CFG_TX_OPER_CTRL_HI_ALT1 Register

3.11.2.4.1 FSI_TX_CFG_TX_OPER_CTRL_HI_ALT1 Register (Offset = Ah) [reset = 0h]

Transmit operation control register high.

Return to [Summary Table](#)

Table 3-715. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 000Ah

Figure 3-432. FSI_TX_CFG_TX_OPER_CTRL_HI_ALT1 Name Register

15	14	13	12	11	10	9	8
RESERVED_2				EXT_TRIG_SEL			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
EXT_TRIG_SEL	ECC_SEL	FORCE_ERR	RESERVED_1				
R/W	R/W	R/W	R				
0h	0h	0h	0h				

Table 3-716. FSI_TX_CFG_TX_OPER_CTRL_HI_ALT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12:7	EXT_TRIG_SEL	R/W	0h	External Trigger Select bit These bits define which of the 64 external inputs will be used as the source for the external input trigger. 00h[R/W] = Trigger 1 is the source. 01h[R/W] = Trigger 2 is the source. 02h[R/W] = Trigger 3 is the source. ... 3Fh [R/W] = Trigger 64 is the source.
6	ECC_SEL	R/W	0h	ECC Data Width Select bit This bit selects between 16-bit and 32-bit ECC computation. 0h[R/W] = 32-bit ECC is used. 1h[R/W] = 16-bit ECC is used.
5	FORCE_ERR	R/W	0h	Error Frame Force bit This bit will force the the CRC value of the transmitted data frame to 0 whenever there is a buffer overrun or underrun condition. This can be used to force a corrupted CRC as the data is not guaranteed to be reliable. The receiver will treat the data as invalid and can handle this as needed. Note: DO NOT use FORCE_ERR if using the SW CRC mode [FSI Transmit]. 0h[R/W] = The CRC will not be forced to 0. 1h[R/W] = The CRC will be forced to 0 in a buffer overrun or underrun condition.
4:0	RESERVED_1	R	0h	Reserved

3.11.2.5 FSI_TX_CFG_TX_FRAME_CTRL Register

3.11.2.5.1 FSI_TX_CFG_TX_FRAME_CTRL Register (Offset = Ch) [reset = 0h]

Transmit frame control register.

Return to [Summary Table](#)

Table 3-717. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 000Ch

Figure 3-433. FSI_TX_CFG_TX_FRAME_CTRL Name Register

15	14	13	12	11	10	9	8
START	RESERVED_1						
R/W	R						
0h	0h						
7	6	5	4	3	2	1	0
N_WORDS				FRAME_TYPE			
R/W				R/W			
0h				0h			

Table 3-718. FSI_TX_CFG_TX_FRAME_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	START	R/W	0h	Start Transmission bit This bit will cause the FSI to start transmitting the next frame. 0h[R/W] = Writing a 0 to this bit will have no effect. 1h[R/W] = Start the next transmission. This bit will be cleared by hardware.
14:8	RESERVED_1	R	0h	Reserved
7:4	N_WORDS	R/W	0h	Number of Words to be Transmitted This field defines the number of words which will be transmitted in a DATA_N_WORD frame. This is a user-defined field that must match the corresponding field in the receiver. Set this bitfield to be one less than the number of words to be transmitted. 0h[R/W] = 1 data word frame [16-bit data]. 1h[R/W] = 2 data word frame [32-bit data]. .. Fh [R/W] = 16 data word frame [256-bit data].
3:0	FRAME_TYPE	R/W	0h	Transmit Frame Type This field determines the type of frame that will be transmitted next. 0000b[R/W] = Ping Frame. This frame can be sent either by software or automatically by hardware. 0100b[R/W] = DATA_1_WORD Frame. One word data frame [16-bit data]. 0101b[R/W] = DATA_2_WORD Frame. Two word data frame [32-bit data]. 0110b[R/W] = DATA_4_WORD Frame. Four word data frame [64-bit data]. 0111b[R/W] = DATA_6_WORD Frame. Six word data frame [96-bit data]. 0011b[R/W] = DATA_N_WORD Frame. The N_WORDS field will determine the number of words [1 to 16] to be sent. Both the transmitter and receiver must have the same value programmed. 1111b[R/W] = Error Frame. This frame can be used during error conditions or any condition where the transmitter wants to notify the receiver of a high priority status. However, the user software is at liberty to use this for any purpose. 0001b 0010b and 1000bthrough 1110bare Reserved and should not be used.

3.11.2.6 FSI_TX_CFG_TX_FRAME_TAG_UDATA Register

3.11.2.6.1 FSI_TX_CFG_TX_FRAME_TAG_UDATA Register (Offset = Eh) [reset = 0h]

Transmit frame tag and user data register.

Return to [Summary Table](#)

Table 3-719. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 000Eh

Figure 3-434. FSI_TX_CFG_TX_FRAME_TAG_UDATA Name Register

15	14	13	12	11	10	9	8
USER_DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				FRAME_TAG			
R				R/W			
0h				0h			

Table 3-720. FSI_TX_CFG_TX_FRAME_TAG_UDATA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	USER_DATA	R/W	0h	User Data bits This is a user-defined value that will be loaded into the the user data phase of the frame. This 8-bit value can be used by the receiver for any application need. This value will not impact any hardware behavior.
7:4	RESERVED_1	R	0h	Reserved
3:0	FRAME_TAG	R/W	0h	This will be used only for software initiated transmissions. Frame tag bits This is a user-defined value that will be loaded into the frame tag phase of the next transmission. The receiver may use the frame tag for any application need. This value will not impact any hardware behavior For external triggers do not use this register. Use the TX_PING_TAG register instead.

3.11.2.7 FSI_TX_CFG_TX_BUF_PTR_LOAD Register

3.11.2.7.1 FSI_TX_CFG_TX_BUF_PTR_LOAD Register (Offset = 10h) [reset = 0h]

Transmit buffer pointer control load register.

Return to [Summary Table](#)

Table 3-721. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0010h

Figure 3-435. FSI_TX_CFG_TX_BUF_PTR_LOAD Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				BUF_PTR_LOAD			
R				R/W			
0h				0h			

Table 3-722. FSI_TX_CFG_TX_BUF_PTR_LOAD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3:0	BUF_PTR_LOAD	R/W	0h	Buffer Pointer Load bits These bits are used to force the transmit buffer pointer to a desired index within the transmit buffer. The next transmission will begin picking data from this index and increment appropriately. This value will be reflected in TX_BUF_PTR_STS only after a minimum 3 SYSCLK cycles + 3 TXCLK cycles. This value should not be written while there is an active transmission as it may corrupt the ongoing frame or other undefined behavior.

3.11.2.8 FSI_TX_CFG_TX_BUF_PTR_STS Register

3.11.2.8.1 FSI_TX_CFG_TX_BUF_PTR_STS Register (Offset = 12h) [reset = 0h]

Transmit buffer pointer control status register.

Return to [Summary Table](#)

Table 3-723. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0012h

Figure 3-436. FSI_TX_CFG_TX_BUF_PTR_STS Name Register

15	14	13	12	11	10	9	8
RESERVED_2				CURR_WORD_CNT			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED_1				CURR_BUF_PTR			
R				R			
0h				0h			

Table 3-724. FSI_TX_CFG_TX_BUF_PTR_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12:8	CURR_WORD_CNT	R	0h	Words Remaining in the transmit buffer This value indicates the number of words present in the data buffer which have not yet been transmitted. This value is only valid when there is no active transmission. Note: This value will not be valid if there is a buffer overrun or underrun condition.
7:4	RESERVED_1	R	0h	Reserved
3:0	CURR_BUF_PTR	R	0h	Current Buffer Pointer Index This bitfield will show the current index of the buffer pointer. This value is only valid when there is no active transmission.

3.11.2.9 FSI_TX_CFG_TX_PING_CTRL_ALT1 Register

3.11.2.9.1 FSI_TX_CFG_TX_PING_CTRL_ALT1 Register (Offset = 14h) [reset = 0h]

Transmit ping control register.

Return to [Summary Table](#)

Table 3-725. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0014h

Figure 3-437. FSI_TX_CFG_TX_PING_CTRL_ALT1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1							EXT_TRIG_SEL
R							R/W
0h							0h
7	6	5	4	3	2	1	0
EXT_TRIG_SEL					EXT_TRIG_EN	TIMER_EN	CNT_RST
R/W					R/W	R/W	R/W
0h					0h	0h	0h

Table 3-726. FSI_TX_CFG_TX_PING_CTRL_ALT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_1	R	0h	Reserved
8:3	EXT_TRIG_SEL	R/W	0h	External Trigger Select bits This bitfield will select one of the 64 external trigger inputs to as the source to generate a ping frame. A ping frame will only be generated if the EXT_TRIG_EN bit is set. 0h[R/W] = Trigger 1 will be used to generate a ping frame. 1h[R/W] = Trigger 2 will be used to generate a ping frame. .. 3Fh [R/W] = Trigger 64 will be used to generate a ping frame.
2	EXT_TRIG_EN	R/W	0h	External Trigger Enable bit This bit will allow the external trigger logic to generate a ping frame. 0h[R/W] = External triggers will not be used to generate ping frames. 1h[R/W] = The selected external trigger [selected by EXT_TRIG_SEL bits] will be able to generate a ping frame. The ping timer will be ignored if this bit is set.
1	TIMER_EN	R/W	0h	Ping Timer Enable bit This bit will enable the ping timer for generating periodic ping frames. 0h[R/W] = The ping timer is disabled and will not generate ping frames. 1h[R/W] = The ping timer is enabled and can be used to generate ping frames. Once the timer count reaches the value set by the TX_PING_TO_REF register, it will initiate a ping frame transmission. Note: If the ping timer is used, EXT_TRIG_EN should not be set as it will override this function.
0	CNT_RST	R/W	0h	Ping Counter Reset bit Writing a 1 to this bit will reset the ping counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter. 0h[R/W] = Clear the CNT_RST. 1h[R/W] = The ping counter will be reset to 0.

3.11.2.10 FSI_TX_CFG_TX_PING_TAG Register

3.11.2.10.1 FSI_TX_CFG_TX_PING_TAG Register (Offset = 16h) [reset = 0h]

Transmit ping tag register.

Return to [Summary Table](#)

Table 3-727. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0016h

Figure 3-438. FSI_TX_CFG_TX_PING_TAG Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				TAG			
R				R/W			
0h				0h			

Table 3-728. FSI_TX_CFG_TX_PING_TAG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3:0	TAG	R/W	0h	Ping Frame Tag This field contains a 4-bit tag which will be sent in any ping frame that is initiated by an external trigger or the ping timer. This field is user-defined and can be set based on the application requirement. If a ping frame is generated manually, the transmitted tag will be from TX_FRAME_TAG_UDATA.FRAME_TAG, not this value.

3.11.2.11 FSI_TX_CFG_TX_PING_TO_REF Register

3.11.2.11.1 FSI_TX_CFG_TX_PING_TO_REF Register (Offset = 18h) [reset = 0h]

Transmit ping timeout counter reference.

Return to [Summary Table](#)

Table 3-729. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0018h

Figure 3-439. FSI_TX_CFG_TX_PING_TO_REF Name Register

31	30	29	28	27	26	25	24
TO_REF							
R/W							
0h							
23	22	21	20	19	18	17	16
TO_REF							
R/W							
0h							
15	14	13	12	11	10	9	8
TO_REF							
R/W							
0h							
7	6	5	4	3	2	1	0
TO_REF							
R/W							
0h							

Table 3-730. FSI_TX_CFG_TX_PING_TO_REF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TO_REF	R/W	0h	Ping Timer Reference Value. This is the 32-bit reference value for the ping timer. The timer will increment the counter starting from 0. When the reference value is reached, it will generate a timeout event, triggering a ping frame transmission. The counter will then reset to 0 and continue counting.

3.11.2.12 FSI_TX_CFG_TX_PING_TO_CNT Register

3.11.2.12.1 FSI_TX_CFG_TX_PING_TO_CNT Register (Offset = 1Ch) [reset = 0h]

Transmit ping timeout current count.

Return to [Summary Table](#)

Table 3-731. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 001Ch

Figure 3-440. FSI_TX_CFG_TX_PING_TO_CNT Name Register

31	30	29	28	27	26	25	24
TO_CNT							
R							
0h							
23	22	21	20	19	18	17	16
TO_CNT							
R							
0h							
15	14	13	12	11	10	9	8
TO_CNT							
R							
0h							
7	6	5	4	3	2	1	0
TO_CNT							
R							
0h							

Table 3-732. FSI_TX_CFG_TX_PING_TO_CNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TO_CNT	R	0h	Ping Timer Counter Value This register contains the current value of the ping timer counter. After reset, this counter will increment until it reaches the reference value [TX_PING_TO_REF], at which point it generates a ping frame transmission. After this point, the counter will reset to 0 and continue counting. This is a free-running counter

3.11.2.13 FSI_TX_CFG_TX_INT_CTRL Register

3.11.2.13.1 FSI_TX_CFG_TX_INT_CTRL Register (Offset = 20h) [reset = 0h]

Transmit interrupt event control register.

Return to [Summary Table](#)

Table 3-733. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0020h

Figure 3-441. FSI_TX_CFG_TX_INT_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_2				INT2_EN_PING_TO	INT2_EN_BUF_OVERRUN	INT2_EN_BUF_UNDERRUN	INT2_EN_FRAME_DONE
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_1				INT1_EN_PING_TO	INT1_EN_BUF_OVERRUN	INT1_EN_BUF_UNDERRUN	INT1_EN_FRAME_DONE
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 3-734. FSI_TX_CFG_TX_INT_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED_2	R	0h	Reserved
11	INT2_EN_PING_TO	R/W	0h	Enable PING Timer Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT2. 1h[R/W] = The ping timer event will trigger an interrupt on TX_INT2.
10	INT2_EN_BUF_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT2. 1h[R/W] = A Buffer Overrun condition will trigger an interrupt on TX_INT2.
9	INT2_EN_BUF_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT2. 1h[R/W] = A Buffer Underrun condition will trigger an interrupt on TX_INT2.
8	INT2_EN_FRAME_DONE	R/W	0h	Enable Frame Done interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT2. 1h[R/W] = A Frame Done event will trigger an interrupt on TX_INT2.
7:4	RESERVED_1	R	0h	Reserved
3	INT1_EN_PING_TO	R/W	0h	Enable Ping Timer Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT1. 1h[R/W] = The ping timer event will trigger an interrupt on TX_INT1.
2	INT1_EN_BUF_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT1. 1h[R/W] = A Buffer Overrun condition will trigger an interrupt on TX_INT1.
1	INT1_EN_BUF_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT1. 1h[R/W] = A Buffer Underrun condition will trigger an interrupt on TX_INT1.

Table 3-734. FSI_TX_CFG_TX_INT_CTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	INT1_EN_FRAME_DONE	R/W	0h	Enable Frame Done interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h[R/W] = This event will not trigger an interrupt on TX_INT1. 1h[R/W] = A Frame Done event will trigger an interrupt on TX_INT1.

3.11.2.14 FSI_TX_CFG_TX_DMA_CTRL Register

3.11.2.14.1 FSI_TX_CFG_TX_DMA_CTRL Register (Offset = 22h) [reset = 0h]

Transmit DMA event control register.

Return to [Summary Table](#)

Table 3-735. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0022h

Figure 3-442. FSI_TX_CFG_TX_DMA_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							DMA_EVT_EN
R							R/W
0h							0h

Table 3-736. FSI_TX_CFG_TX_DMA_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	DMA_EVT_EN	R/W	0h	DMA Event Enable bit This bit will enable the DMA event to be generated upon the completion of a transmit frame. 0h[R/W] = A DMA event will not be generated. 1h[R/W] = A DMA event will be generated upon the completion of a transmitted frame. Note: The DMA event will only be generated for data frames.

3.11.2.15 FSI_TX_CFG_TX_LOCK_CTRL Register

3.11.2.15.1 FSI_TX_CFG_TX_LOCK_CTRL Register (Offset = 24h) [reset = 0h]

Transmit lock control register.

Return to [Summary Table](#)

Table 3-737. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0024h

Figure 3-443. FSI_TX_CFG_TX_LOCK_CTRL Name Register

15	14	13	12	11	10	9	8
KEY							
W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							LOCK
R							R/W
0h							0h

Table 3-738. FSI_TX_CFG_TX_LOCK_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	KEY	W	0h	Write Key In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after Writing, so it must be written again for every change to this register.
7:1	RESERVED_1	R	0h	Reserved
0	LOCK	R/W	0h	Control Register Lock Enable bit This bit locks the contents of all the transmit control registers that support a lock protection. Once locked, further writes will not take effect until a SYSRS has reset this register. Once set, further writes to this bit will be ignored. 0h[R/W] = Transmit control registers can be modified and are not locked. 1h[R/W] = Transmit control registers are locked and cannot be modified until this bit is cleared by SYSRS. Any further writes to this bit are ignored. Note: The KEY field must contain 0xA5 for any write to this bit to take effect.

3.11.2.16 FSI_TX_CFG_TX_EVT_STS Register

3.11.2.16.1 FSI_TX_CFG_TX_EVT_STS Register (Offset = 28h) [reset = 0h]

Transmit event and error status flag register.

Return to [Summary Table](#)

Table 3-739. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0028h

Figure 3-444. FSI_TX_CFG_TX_EVT_STS Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R				R	R	R	R
0h				0h	0h	0h	0h

Table 3-740. FSI_TX_CFG_TX_EVT_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3	PING_TRIGGERED	R	0h	<p>Ping Frame Triggered Flag Bit</p> <p>This bit indicates that a ping frame has been triggered. This bit is set by hardware when either the ping timer or an external trigger event have occurred. Software can also force this bit to get set by Writing to the TX_EVT_FRC register.</p> <p>0h[R] = A ping frame has not been triggered. 1h[R] = A ping frame has been triggered by either the ping timer or external trigger.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p>
2	BUF_OVERRUN	R	0h	<p>Buffer Overrun Flag Bit</p> <p>This bit indicates that buffer overrun has occurred. Software can also force this bit to get set by Writing to the TX_EVT_FRC register.</p> <p>0h[R] = Buffer Overrun has not occurred. 1h[R] = Buffer Overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p>
1	BUF_UNDERRUN	R	0h	<p>Buffer Underrun Flag Bit</p> <p>This bit indicates that buffer underrun has occurred. Software can also force this bit to get set by Writing to the TX_EVT_FRC register.</p> <p>0h[R] = Buffer Underrun has not occurred. 1h[R] = Buffer Underrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p>
0	FRAME_DONE	R	0h	<p>Frame Done Flag Bit</p> <p>This bit indicates a Frame Done condition. This bit is set by hardware when a frame transmission has been completed. Software can also force this bit to get set by Writing to the TX_EVT_FRC register.</p> <p>0h[R] = Frame Done condition has not occurred. 1h[R] = Frame Done condition has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p>

3.11.2.17 FSI_TX_CFG_TX_EVT_CLR Register

3.11.2.17.1 FSI_TX_CFG_TX_EVT_CLR Register (Offset = 2Ch) [reset = 0h]

Transmit event and error clear register.

Return to [Summary Table](#)

Table 3-741. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 002Ch

Figure 3-445. FSI_TX_CFG_TX_EVT_CLR Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R				W	W	W	W
0h				0h	0h	0h	0h

Table 3-742. FSI_TX_CFG_TX_EVT_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3	PING_TRIGGERED	W	0h	Ping Frame Triggered Flag Clear bit This bit clears the corresponding bit in the TX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0. Note: This bit may not always be cleared when Writing to the corresponding TX_EVT_CLR bit. If PING_TIMEOUT MODE is configured to be 0, a hardware ping timeout may occur when another frame is actively being transmitted. In this case, if this bit still shows as 1 after the clear bit is written then the ping frame has been triggered but not serviced. This bit does not indicate that the ping frame has been completely sent, only that it has been triggered by the timeout event.
2	BUF_OVERRUN	W	0h	Buffer Overrun Flag Clear bit This bit clears the corresponding bit in the TX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.
1	BUF_UNDERRUN	W	0h	Buffer Underrun Flag Clear bit This bit clears the corresponding bit in the TX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.
0	FRAME_DONE	W	0h	Frame Done Flag Clear bit This bit clears the corresponding bit in the TX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.

3.11.2.18 FSI_TX_CFG_TX_EVT_FRC Register

3.11.2.18.1 FSI_TX_CFG_TX_EVT_FRC Register (Offset = 2Eh) [reset = 0h]

Transmit event and error flag force register.

Return to [Summary Table](#)

Table 3-743. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 002Eh

Figure 3-446. FSI_TX_CFG_TX_EVT_FRC Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R				W	W	W	W
0h				0h	0h	0h	0h

Table 3-744. FSI_TX_CFG_TX_EVT_FRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3	PING_TRIGGERED	W	0h	Ping Frame Triggered Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding flag bit in the TX_EVT_STS Register.
2	BUF_OVERRUN	W	0h	Buffer Overrun Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[R/W] = Writing a 0 to this bit will have no effect. 1h[R/W] = Force the corresponding flag bit in the TX_EVT_STS Register.
1	BUF_UNDERRUN	W	0h	Buffer Underrun Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding flag bit in the TX_EVT_STS Register.
0	FRAME_DONE	W	0h	Frame Done Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding flag bit in the TX_EVT_STS Register.

3.11.2.19 FSI_TX_CFG_TX_USER_CRC Register

3.11.2.19.1 FSI_TX_CFG_TX_USER_CRC Register (Offset = 30h) [reset = 0h]

Transmit user-defined CRC register.

Return to [Summary Table](#)

Table 3-745. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0030h

Figure 3-447. FSI_TX_CFG_TX_USER_CRC Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
USER_CRC							
R/W							
0h							

Table 3-746. FSI_TX_CFG_TX_USER_CRC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:0	USER_CRC	R/W	0h	User-defined CRC This register contains the 8-bit CRC value to be transmitted in the next frame if the transmission is set for user-defined CRC option [TX_OPER_CTRL_LO.SW_CRC = 1]. This register is ignored if the hardware CRC generation is enabled.

3.11.2.20 FSI_TX_CFG_TX_ECC_DATA Register

3.11.2.20.1 FSI_TX_CFG_TX_ECC_DATA Register (Offset = 40h) [reset = 0h]

Transmit ECC data register.

Return to [Summary Table](#)

Table 3-747. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0040h

Figure 3-448. FSI_TX_CFG_TX_ECC_DATA Name Register

31	30	29	28	27	26	25	24
DATA_HIGH							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_HIGH							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_LOW							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_LOW							
R/W							
0h							

Table 3-748. FSI_TX_CFG_TX_ECC_DATA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA_HIGH	R/W	0h	Upper 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC[SEC-DED] the entire 32-bit register and update TX_ECC_VAL register with the results. Software should write to these 16 bits of the register in a 32-bit write when needing to compute ECC for 32-bits for the full TX_ECC_DATA register.
15:0	DATA_LOW	R/W	0h	Lower 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC[SEC-DED] for these 16 bits and update the TX_ECC_VAL register with the results. Software should write to these register bits as a 16-bit write when needing to compute ECC for 16-bits.

3.11.2.21 FSI_TX_CFG_TX_ECC_VAL Register
3.11.2.21.1 FSI_TX_CFG_TX_ECC_VAL Register (Offset = 44h) [reset = Ch]

Transmit ECC value register.

 Return to [Summary Table](#)
Table 3-749. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0044h

Figure 3-449. FSI_TX_CFG_TX_ECC_VAL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	ECC_VAL						
R	R						
0h	Ch						

Table 3-750. FSI_TX_CFG_TX_ECC_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:7	RESERVED_1	R	0h	Reserved
6:0	ECC_VAL	R	Ch	Computed ECC Value This field contains the ECC value computed using SEC-DED either for 16-bit or 32-bit data in the TX_ECC_DATA register.

3.11.2.22 FSI_TX_CFG_TX_DLYLINE_CTRL Register

3.11.2.22.1 FSI_TX_CFG_TX_DLYLINE_CTRL Register (Offset = 48h) [reset = 0h]

Transmit delay Line control register.

Return to [Summary Table](#)

Table 3-751. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0048h

Figure 3-450. FSI_TX_CFG_TX_DLYLINE_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1	TXD1_DLY					TXD0_DLY	
R	R/W					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
TXD0_DLY			TXCLK_DLY				
R/W			R/W				
0h			0h				

Table 3-752. FSI_TX_CFG_TX_DLYLINE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:10	TXD1_DLY	R/W	0h	Delay Line Tap Select for TXD1 This bitfield selects the number of delay elements inserted into the TXD1 path from the pin boundary to the receiver core. 0h[R/W] Zero delay elements are included in the TXD1 path. TXD1 is taken directly from the pin. 1h[R/W] One delay element is included in the TXD1 path. 2h[R/W] Two delay elements are included in the TXD1 path. ... 1Fh [R/W] 31 delay elements are included in the TXD1 path, the maximum.
9:5	TXD0_DLY	R/W	0h	Delay Line Tap Select for TXD0 This bitfield selects the number of delay elements inserted into the TXD0 path from the pin boundary to the receiver core. 0h[R/W] Zero delay elements are included in the TXD0 path. TXD0 is taken directly from the pin. 1h[R/W] One delay element is included in the TXD0 path. 2h[R/W] Two delay elements are included in the TXD0 path. ... 1Fh [R/W] 31 delay elements are included in the TXD0 path, the maximum.
4:0	TXCLK_DLY	R/W	0h	Delay Line Tap Select for TXCLK This bitfield selects the number of delay elements inserted into the RXCLK path from the pin boundary to the receiver core. 0h[R/W] Zero delay elements are included in the TXCLK path. TXCLK is taken directly from the pin. 1h[R/W] One delay element is included in the TXCLK path. 2h[R/W] Two delay elements are included in the TXCLK path. ... 1Fh [R/W] 31 delay elements are included in the TXCLK path, the maximum.

3.11.2.23 FSI_TX_CFG_TX_BUF_BASE_J Register

3.11.2.23.1 FSI_TX_CFG_TX_BUF_BASE_J Register (Offset = 80h) [reset = 0h]

Base address for transmit buffer.

Return to [Summary Table](#)

Table 3-753. Instance Table

Instance Name	Physical Address
FSI_TX0	5028 0080h + formula

Figure 3-451. FSI_TX_CFG_TX_BUF_BASE_J Name Register

15	14	13	12	11	10	9	8
BASE_ADDRESS							
R/W							
0h							
7	6	5	4	3	2	1	0
BASE_ADDRESS							
R/W							
0h							

Table 3-754. FSI_TX_CFG_TX_BUF_BASE_J Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	BASE_ADDRESS	R/W	0h	Transmit Data Buffer Base Address This is the base address of the 16-word data buffer used by the transmitter.

3.12 FSI_RX

FSI_RX

3.12.1 FSI_RX Summaries

FSI_RX Summaries

Table 3-755. FSI_RX_CFG Registers, Base Address=5029 0000h, Length=4096

Offset	Length	Register Name	FSI_RX0 Physical Address
0h	16	FSI_RX_CFG_RX_MASTER_CTRL_ALTC	5029 0000h
8h	16	FSI_RX_CFG_RX_OPER_CTRL	5029 0008h
Ch	16	FSI_RX_CFG_RX_FRAME_INFO	5029 000Ch
Eh	16	FSI_RX_CFG_RX_FRAME_TAG_UDATA	5029 000Eh
10h	16	FSI_RX_CFG_RX_DMA_CTRL	5029 0010h
14h	16	FSI_RX_CFG_RX_EVT_STS_ALT1	5029 0014h
16h	16	FSI_RX_CFG_RX_CRC_INFO	5029 0016h
18h	16	FSI_RX_CFG_RX_EVT_CLR_ALT1	5029 0018h
1Ah	16	FSI_RX_CFG_RX_EVT_FRC_ALT1	5029 001Ah
1Ch	16	FSI_RX_CFG_RX_BUF_PTR_LOAD	5029 001Ch
1Eh	16	FSI_RX_CFG_RX_BUF_PTR_STS	5029 001Eh
20h	16	FSI_RX_CFG_RX_FRAME_WD_CTRL	5029 0020h
24h	32	FSI_RX_CFG_RX_FRAME_WD_REF	5029 0024h
28h	32	FSI_RX_CFG_RX_FRAME_WD_CNT	5029 0028h
2Ch	16	FSI_RX_CFG_RX_PING_WD_CTRL	5029 002Ch
2Eh	16	FSI_RX_CFG_RX_PING_TAG	5029 002Eh
30h	32	FSI_RX_CFG_RX_PING_WD_REF	5029 0030h
34h	32	FSI_RX_CFG_RX_PING_WD_CNT	5029 0034h
38h	16	FSI_RX_CFG_RX_INT1_CTRL_ALT1	5029 0038h
3Ah	16	FSI_RX_CFG_RX_INT2_CTRL_ALT1	5029 003Ah
3Ch	16	FSI_RX_CFG_RX_LOCK_CTRL	5029 003Ch
40h	32	FSI_RX_CFG_RX_ECC_DATA	5029 0040h
44h	16	FSI_RX_CFG_RX_ECC_VAL	5029 0044h
48h	32	FSI_RX_CFG_RX_ECC_SEC_DATA	5029 0048h
4Ch	16	FSI_RX_CFG_RX_ECC_LOG	5029 004Ch
50h	16	FSI_RX_CFG_RX_FRAME_TAG_CMP	5029 0050h
52h	16	FSI_RX_CFG_RX_PING_TAG_CMP	5029 0052h
58h	32	FSI_RX_CFG_RX_TRIG_CTRL_0	5029 0058h
5Ch	32	FSI_RX_CFG_RX_TRIG_WIDTH_0	5029 005Ch
60h	16	FSI_RX_CFG_RX_DLYLINE_CTRL	5029 0060h
64h	32	FSI_RX_CFG_RX_TRIG_CTRL_1	5029 0064h
68h	32	FSI_RX_CFG_RX_TRIG_CTRL_2	5029 0068h
6Ch	32	FSI_RX_CFG_RX_TRIG_CTRL_3	5029 006Ch
70h	32	FSI_RX_CFG_RX_VIS_1	5029 0070h
74h	16	FSI_RX_CFG_RX_UDATA_FILTER	5029 0074h
80h	16	FSI_RX_CFG_RX_BUF_BASE_J	5029 0080h + formula

3.12.2 FSI_RX Registers

FSI_RX Registers

3.12.2.1 FSI_RX_CFG_RX_MASTER_CTRL_ALTC Register

3.12.2.1.1 FSI_RX_CFG_RX_MASTER_CTRL_ALTC Register (Offset = 0h) [reset = 0h]

Receive master control register.

Return to [Summary Table](#)

Table 3-756. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0000h

Figure 3-452. FSI_RX_CFG_RX_MASTER_CTRL_ALTC Name Register

15	14	13	12	11	10	9	8
KEY							
W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			DATA_FILTER_ EN	INPUT_ISOLAT E	SPI_PAIRING	INT_LOOPBAC K	CORE_RST
R			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h

Table 3-757. FSI_RX_CFG_RX_MASTER_CTRL_ALTC Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	KEY	W	0h	Write Key. In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after Writing, so it must be written again for every change to this register.
7:5	RESERVED_1	R	0h	Reserved
4	DATA_FILTER_EN	R/W	0h	Data Filter Enable Bit. 0h[R/W] = Data filtering is disabled. 1h[R/W] = Data filtering is enabled.
3	INPUT_ISOLATE	R/W	0h	When set to 1, the FSI RX inputs [RXCLK, RXD0 and RXD1] will be isolated from what is driven from the device pins and will be held at inactive level of '1'. This isolation facilitates the user to switch the RX inputs to a different set of device pins and hence any potential glitch that could occur during the process of switching will not effect the RX module itself.
2	SPI_PAIRING	R/W	0h	Clock Pairing for SPI-like Behavior Enable bit This bit enables the internal clock pairing with the FSI TX module. This feature internally connects the TXCLK to RXCLK allowing the FSI TX module, acting as a SPI master, to clock data into the receiver and out of the transmitter like a standard SPI module. This configuration is valid when the Module is in SPI mode only [RX_OPER_CTRL.SPI_MODE = 1] 0h[R/W] = SPI clock pairing is not enabled. 1h[R/W] = SPI clock pairing is enabled. The RXCLK will be internally connected to the TXCLK of the corresponding FSI module. Note: The KEY field must contain 0xA5 for any write to this bit to take effect.

Table 3-757. FSI_RX_CFG_RX_MASTER_CTRL_ALTC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	INT_LOOPBACK	R/W	0h	<p>Internal Loopback Enable bit</p> <p>This bit enables the internal loopback functionality of the FSI receiver. By enabling this bit, a mux will select the signals coming directly from the corresponding FSI transmitter module rather than from the pins.</p> <p>0h[R/W] = Internal loopback is disabled. The FSI RX module will receive signals coming from the pins.</p> <p>1h[R/W] = Internal loopback is enabled. The FSI RX module will receive signals from the directly from FSI TX module rather than the pins.</p> <p>Note: The KEY field must contain 0xA5 for any write to this bit to take effect.</p>
0	CORE_RST	R/W	0h	<p>Receiver Controller Core Reset bit</p> <p>This bit controls the receiver master core reset. In order to receive any frame, this bit must be cleared.</p> <p>Note: For reset to take effect, the FSI RX module must be held in reset for at least 4 SYSCLK cycles.</p> <p>0h[R/W] = Receiver core is not in reset and can receive frames.</p> <p>1h[R/W] = Receiver core is held in reset.</p> <p>Note: The KEY field must contain 0xA5 for any write to this bit to take effect.</p>

3.12.2.2 FSI_RX_CFG_RX_OPER_CTRL Register

3.12.2.2.1 FSI_RX_CFG_RX_OPER_CTRL Register (Offset = 8h) [reset = 0h]

Receive operation control register.

Return to [Summary Table](#)

Table 3-758. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0008h

Figure 3-453. FSI_RX_CFG_RX_OPER_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							PING_WD_RST_MODE
R							R/W
0h							0h
7	6	5	4	3	2	1	0
ECC_SEL	N_WORDS			SPI_MODE		DATA_WIDTH	
R/W	R/W			R/W		R/W	
0h	0h			0h		0h	

Table 3-759. FSI_RX_CFG_RX_OPER_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:9	RESERVED_1	R	0h	Reserved
8	PING_WD_RST_MODE	R/W	0h	Ping Watchdog Timeout Mode Select bit This bit selects the mode by which the ping watchdog counter is reset. The watchdog counter can be reset and restarted only by ping frames or by any received frame. 0h[R/W] = The ping watchdog counter will reset and restart only by ping frames. 1h[R/W] = The ping watchdog counter will reset and restart by any received frame.
7	ECC_SEL	R/W	0h	ECC Data Width Select bit This bit selects between whether the ECC computation is done on 16-bit or 32-bit words. 0h[R/W] = 32-bit ECC is used. 1h[R/W] = 16-bit ECC is used.
6:3	N_WORDS	R/W	0h	Number of Words to Receive This field defines the number of words which will be received in a DATA_N_WORD frame. This is a user-defined field that must match the corresponding field in the transmitter. Set this bitfield to be one less than the number of words to be received. This value is only applicable when the frame type received is DATA_N_WORD. 0h[R/W] = 1 data word frame [16-bit data]. 1h[R/W] = 2 data word frame [32-bit data]. .. Fh [R/W] = 16 data word frame [256-bit data].
2	SPI_MODE	R/W	0h	SPI Mode Enable bit This bit enables and disables the SPI compatibility mode of the FSI RX. The received data must be formatted as an FSI frame in order for the data to properly be received. SPI compatibility mode will allow FSI RX to receive data that is sent using SPI signal format. Refer to the applicable section in the FSI TRM chapter for more information. 0h[R/W] = FSI is in normal mode of operation. 1h[R/W] = FSI is operating in SPI compatibility mode.

Table 3-759. FSI_RX_CFG_RX_OPER_CTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	DATA_WIDTH	R/W	0h	Receive Data Width Select bit These bits decide the number of data lines used for receiving data. 0h[R/W] = Data will be received on one data line, RXD0. 1h[R/W] = Data will be received on two data lines, RXD0 and RXD1. 2h 3h[R/W] = Reserved

3.12.2.3 FSI_RX_CFG_RX_FRAME_INFO Register

3.12.2.3.1 FSI_RX_CFG_RX_FRAME_INFO Register (Offset = Ch) [reset = 0h]

Receive frame control register.

Return to [Summary Table](#)

Table 3-760. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 000Ch

Figure 3-454. FSI_RX_CFG_RX_FRAME_INFO Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				FRAME_TYPE			
R				R			
0h				0h			

Table 3-761. FSI_RX_CFG_RX_FRAME_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3:0	FRAME_TYPE	R	0h	Received Frame Type This field indicates the type of frame that was successfully received last. 0000b[R/W] = A ping frame was received 0100b[R/W] = A DATA_1_WORD frame was received [16-bit data]. 0101b[R/W] = A DATA_2_WORD frame was received [32-bit data]. 0110b[R/W] = A DATA_4_WORD frame was received [64-bit data]. 0111b[R/W] = A DATA_6_WORD frame was received [96-bit data]. 0011b[R/W] = A DATA_N_WORD frame was received. The N_WORD field will determine the number of words [1 to 16] to be sent. The number of words received must equal the value programmed in RX_OPER_CTRL.N_WORDS. 1111b[R/W] = An error frame was received. This frame can be used during error conditions or any condition where the transmitter wants to signal the receiver for attention. However, the user software is at liberty to use this for any purpose. 0001b 0010b and 1000bthrough 1110bare Reserved and should not be used.

3.12.2.4 FSI_RX_CFG_RX_FRAME_TAG_UDATA Register

3.12.2.4.1 FSI_RX_CFG_RX_FRAME_TAG_UDATA Register (Offset = Eh) [reset = 0h]

Receive frame tag and user data register.

Return to [Summary Table](#)

Table 3-762. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 000Eh

Figure 3-455. FSI_RX_CFG_RX_FRAME_TAG_UDATA Name Register

15	14	13	12	11	10	9	8
USER_DATA							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			FRAME_TAG			ZERO	
R			R			R	
0h			0h			0h	

Table 3-763. FSI_RX_CFG_RX_FRAME_TAG_UDATA Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	USER_DATA	R	0h	Received User Data This field contains the 8-bit user data field of the last successfully received frame.
7:5	RESERVED_1	R	0h	Reserved
4:1	FRAME_TAG	R	0h	Received Frame Tag This field contains the 4-bit frame tag from the last successfully received frame. This is intentionally shifted into bits 4:1 so that the register can be used as a 32-bit address index based on the received tag.
0	ZERO	R	0h	Zero bit This bit will always read as 0. This is intentionally provided to create a 32-bit offset if required. Using the FRAME_TAG and ZERO bits of this register [bits 4:0], application software can directly index into an array of 32-bit data.

3.12.2.5 FSI_RX_CFG_RX_DMA_CTRL Register

3.12.2.5.1 FSI_RX_CFG_RX_DMA_CTRL Register (Offset = 10h) [reset = 0h]

Receive DMA event control register.

Return to [Summary Table](#)

Table 3-764. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0010h

Figure 3-456. FSI_RX_CFG_RX_DMA_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							DMA_EVT_EN
R							R/W
0h							0h

Table 3-765. FSI_RX_CFG_RX_DMA_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED_1	R	0h	Reserved
0	DMA_EVT_EN	R/W	0h	DMA Event Enable bit This bit will enable a DMA Event to be generated upon the completion of a frame reception. 0h[R/W] = A DMA event will not be generated. 1h[R/W] = A DMA event will be generated upon the reception of a frame. Note: The DMA event will only be generated for data frames.

3.12.2.6 FSI_RX_CFG_RX_EVT_STS_ALT1 Register

3.12.2.6.1 FSI_RX_CFG_RX_EVT_STS_ALT1 Register (Offset = 14h) [reset = 0h]

Receive event and error status flag register.

Return to [Summary Table](#)

Table 3-766. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0014h

Figure 3-457. FSI_RX_CFG_RX_EVT_STS_ALT1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERFLOW	PING_FRAME	ERR_FRAME
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
BUF_UNDERFLOW	FRAME_DONE	BUF_OVERFLOW	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WD_TIMEOUT	PING_WD_TIMEOUT
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-767. FSI_RX_CFG_RX_EVT_STS_ALT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	ERROR_TAG_MATCH	R	0h	Error Tag Match Flag This bit indicates that an error frame was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by Writing to the RX_EVT_FRC register. 0h[R] = No tag-matched error frame received. 1h[R] = A tag-matched error frame has been received. To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.
13	DATA_TAG_MATCH	R	0h	Data Tag Match Flag This bit indicates that a dataframe was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by Writing to the RX_EVT_FRC register. 0h[R] = No tag-matched data frame received. 1h[R] = A tag-matched data frame has been received. To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.
12	PING_TAG_MATCH	R	0h	Ping Tag Match Flag This bit indicates that a ping frame was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by Writing to the RX_EVT_FRC register. 0h[R] = No tag-matched ping frame received. 1h[R] = A tag-matched ping frame has been received. To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.
11	DATA_FRAME	R	0h	Data Frame Received Flag This bit indicates that an data frame has been received. Software can also force this bit to get set by Writing to the RX_EVT_FRC register. 0h[R] = No data frame has been received. 1h[R] = A data frame has been received. To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.

Table 3-767. FSI_RX_CFG_RX_EVT_STS_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	FRAME_OVERRUN	R	0h	<p>Frame Overrun Flag</p> <p>This bit indicates that a frame overrun condition has occurred. This bit gets set to 1 when a new DATA/ERROR frame is received and the corresponding DATA_FRAME_RCVD/ERROR_FRAME_RCVD flag is still set to 1. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = Frame overrun has not occurred. 1h[R] = Frame overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
9	PING_FRAME	R	0h	<p>Ping Frame Received Flag</p> <p>This bit indicates that a ping frame has been received. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = No ping frame has been received. 1h[R] = A ping frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
8	ERR_FRAME	R	0h	<p>Error Frame Received Flag</p> <p>This bit indicates that an error frame has been received. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = No error frame has been received. 1h[R] = An error frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
7	BUF_UNDERRUN	R	0h	<p>Receive Buffer Underrun Flag</p> <p>This bit indicates that a buffer underrun condition has occurred in the receive buffer. This will happen when software reads the buffer which is empty and has no valid data. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = Receive Buffer Underrun has not occurred. 1h[R] = Receive Buffer Underrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
6	FRAME_DONE	R	0h	<p>Frame Done Flag</p> <p>This bit indicates that a frame has been successfully received without error. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = No frame has been successfully received. 1h[R] = A frame has been successfully received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
5	BUF_OVERRUN	R	0h	<p>Receive Buffer Overrun Flag</p> <p>This bit indicates that a buffer overrun condition has occurred in the receive buffer. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = Receive buffer overrun has not occurred. 1h[R] = Receive buffer overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
4	EOF_ERR	R	0h	<p>End-of-Frame Error Flag</p> <p>This bit indicates that an invalid end-of-frame bit pattern has been received. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = Invalid end-of-frame has not been received. 1h[R] = Invalid end-of-frame has been received</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>

Table 3-767. FSI_RX_CFG_RX_EVT_STS_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	TYPE_ERR	R	0h	<p>Frame Type Error Flag</p> <p>This bit indicates that an invalid frame type has been received. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = Invalid frame type has not been received. 1h[R] = Invalid frame type has been received</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
2	CRC_ERR	R	0h	<p>CRC Error Flag</p> <p>This bit indicates that a CRC error has occurred. A CRC error will be generated on a data frame where the received CRC and the computed CRC do not match. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = CRC error has not occurred. 1h[R] = CRC error has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
1	FRAME_WD_TO	R	0h	<p>Frame Watchdog Timeout Flag</p> <p>This bit indicates that the frame watchdog timer has timed out. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = Frame watchdog timeout has not occurred. 1h[R] = Frame watchdog timeout has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>
0	PING_WD_TO	R	0h	<p>Ping Watchdog Timeout Flag</p> <p>This bit indicates that the ping watchdog timer has timed out. Software can also force this bit to get set by Writing to the RX_EVT_FRC register.</p> <p>0h[R] = Ping watchdog timeout has not occurred. 1h[R] = Ping watchdog timeout has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p>

3.12.2.7 FSI_RX_CFG_RX_CRC_INFO Register

3.12.2.7.1 FSI_RX_CFG_RX_CRC_INFO Register (Offset = 16h) [reset = 0h]

Receive CRC info of received and computed CRC.

Return to [Summary Table](#)

Table 3-768. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0016h

Figure 3-458. FSI_RX_CFG_RX_CRC_INFO Name Register

15	14	13	12	11	10	9	8
CALC_CRC							
R							
0h							
7	6	5	4	3	2	1	0
RX_CRC							
R							
0h							

Table 3-769. FSI_RX_CFG_RX_CRC_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	CALC_CRC	R	0h	Hardware Calculated CRC Value This bitfield contains the CRC value that was calculated on the last received data. The contents of this bitfield are valid only when data frames are received. Note: The contents of this bitfield are invalid for ping and error frames.
7:0	RX_CRC	R	0h	Received CRC Value This bitfield contains the CRC value that was last received a frame. The contents of this bitfield are valid only when data frames are received. Note: The contents of this bitfield are invalid for ping and error frames.

3.12.2.8 FSI_RX_CFG_RX_EVT_CLR_ALT1 Register

3.12.2.8.1 FSI_RX_CFG_RX_EVT_CLR_ALT1 Register (Offset = 18h) [reset = 0h]

Receive event and error clear register.

Return to [Summary Table](#)

Table 3-770. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0018h

Figure 3-459. FSI_RX_CFG_RX_EVT_CLR_ALT1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERRUN	PING_FRAME	ERR_FRAME
R	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WDT_O	PING_WDT_TO
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-771. FSI_RX_CFG_RX_EVT_CLR_ALT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	ERROR_TAG_MATCH	W	0h	Error Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
13	DATA_TAG_MATCH	W	0h	Data Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
12	PING_TAG_MATCH	W	0h	Ping Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
11	DATA_FRAME	W	0h	Data Frame Received Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
10	FRAME_OVERRUN	W	0h	Frame Overrun Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
9	PING_FRAME	W	0h	Ping Frame Received Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.

Table 3-771. FSI_RX_CFG_RX_EVT_CLR_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	ERR_FRAME	W	0h	Error Frame Received Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
7	BUF_UNDERRUN	W	0h	Receive Buffer Underrun Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[R/W] = Writing a 0 to this bit will have no effect. 1h[R/W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
6	FRAME_DONE	W	0h	Frame Done Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
5	BUF_OVERRUN	W	0h	Receive Buffer Overrun Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
4	EOF_ERR	W	0h	End-of-Frame Error Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
3	TYPE_ERR	W	0h	Frame Type Error Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
2	CRC_ERR	W	0h	CRC Error Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
1	FRAME_WD_TO	W	0h	Frame Watchdog Timeout Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.
0	PING_WD_TO	W	0h	Ping Watchdog Timeout Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.

3.12.2.9 FSI_RX_CFG_RX_EVT_FRC_ALT1 Register

3.12.2.9.1 FSI_RX_CFG_RX_EVT_FRC_ALT1 Register (Offset = 1Ah) [reset = 0h]

Receive event and error flag force register.

Return to [Summary Table](#)

Table 3-772. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 001Ah

Figure 3-460. FSI_RX_CFG_RX_EVT_FRC_ALT1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERRUN	PING_FRAME	ERR_FRAME
R	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WDT_O	PING_WDT_TO
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-773. FSI_RX_CFG_RX_EVT_FRC_ALT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	ERROR_TAG_MATCH	W	0h	Error Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
13	DATA_TAG_MATCH	W	0h	Data Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
12	PING_TAG_MATCH	W	0h	Ping Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
11	DATA_FRAME	W	0h	Data Frame Received Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
10	FRAME_OVERRUN	W	0h	Frame Overrun Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.

Table 3-773. FSI_RX_CFG_RX_EVT_FRC_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	PING_FRAME	W	0h	Ping Frame Received Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
8	ERR_FRAME	W	0h	Error Frame Received Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
7	BUF_UNDERRUN	W	0h	Receive Buffer Underrun Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
6	FRAME_DONE	W	0h	Frame Done Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
5	BUF_OVERRUN	W	0h	Receive Buffer Overrun Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
4	EOF_ERR	W	0h	End-of-Frame Error Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
3	TYPE_ERR	W	0h	Frame Type Error Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
2	CRC_ERR	W	0h	CRC Error Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
1	FRAME_WD_TO	W	0h	Frame Watchdog Timeout Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.
0	PING_WD_TO	W	0h	Ping Watchdog Timeout Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h[W] = Writing a 0 to this bit will have no effect. 1h[W] = Force the corresponding bit in the RX_EVT_STS Register.

3.12.2.10 FSI_RX_CFG_RX_BUF_PTR_LOAD Register

3.12.2.10.1 FSI_RX_CFG_RX_BUF_PTR_LOAD Register (Offset = 1Ch) [reset = 0h]

Receive buffer pointer load register.

Return to [Summary Table](#)

Table 3-774. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 001Ch

Figure 3-461. FSI_RX_CFG_RX_BUF_PTR_LOAD Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				BUF_PTR_LOAD			
R				R/W			
0h				0h			

Table 3-775. FSI_RX_CFG_RX_BUF_PTR_LOAD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED_1	R	0h	Reserved
3:0	BUF_PTR_LOAD	R/W	0h	Buffer Pointer Load. This is the value to be loaded into the receive word pointer when written. This is to allow software to force the receiver to start storing the received data starting at a specific location in the buffer. NOTE: The value of the CURR_BUF_PTR in the RX_BUF_PTR_STS will not get reflected immediately. This will take effect only when there is a valid receive operation with incoming clocks after [3 RXCLK + 3 SYCLK] cycles.

3.12.2.11 FSI_RX_CFG_RX_BUF_PTR_STS Register
3.12.2.11.1 FSI_RX_CFG_RX_BUF_PTR_STS Register (Offset = 1Eh) [reset = 0h]

Receive buffer pointer status register.

 Return to [Summary Table](#)
Table 3-776. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 001Eh

Figure 3-462. FSI_RX_CFG_RX_BUF_PTR_STS Name Register

15	14	13	12	11	10	9	8
RESERVED_2				CURR_WORD_CNT			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED_1				CURR_BUF_PTR			
R				R			
0h				0h			

Table 3-777. FSI_RX_CFG_RX_BUF_PTR_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:13	RESERVED_2	R	0h	Reserved
12:8	CURR_WORD_CNT	R	0h	Words Available in the Receive Buffer This bitfield indicates the number of valid data words present in the receive buffer that have not been read by the application software. This bitfield is only valid when there is no active transfer. Note: This value will not be valid if there has been a buffer overrun or underrun condition.
7:4	RESERVED_1	R	0h	Reserved
3:0	CURR_BUF_PTR	R	0h	Current Buffer Pointer Index This bitfield will show the current index of the buffer pointer. This value is only valid when there is no active transmission.

3.12.2.12 FSI_RX_CFG_RX_FRAME_WD_CTRL Register

3.12.2.12.1 FSI_RX_CFG_RX_FRAME_WD_CTRL Register (Offset = 20h) [reset = 0h]

Receive frame watchdog control register.

Return to [Summary Table](#)

Table 3-778. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0020h

Figure 3-463. FSI_RX_CFG_RX_FRAME_WD_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						FRAME_WD_EN	FRAME_WD_CNT_RST
R						R/W	R/W
0h						0h	0h

Table 3-779. FSI_RX_CFG_RX_FRAME_WD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:2	RESERVED_1	R	0h	Reserved
1	FRAME_WD_EN	R/W	0h	<p>Frame Watchdog Counter Enable bit</p> <p>This bit will enable or disable the frame watchdog counter. The counter [RX_FRAME_WD_CNT] will begin counting from 0 when a valid start-of-frame pattern is received. When the reference value [RX_FRAME_WD_REF] is reached, it will generate a frame watchdog timeout event [RX_EVT_STS.FRAME_WD_TO] and the counter value will reset to 0 and continue counting on the next valid start-of-frame.</p> <p>0h[R/W] = The frame watchdog counter is disabled and not running. 1h[R/W] = The frame watchdog counter logic is enabled and running.</p>
0	FRAME_WD_CNT_RST	R/W	0h	<p>Frame Watchdog Counter Reset bit</p> <p>This bit will reset the frame watchdog counter to 0. Writing a 1 to this bit will reset the frame watchdog counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter</p> <p>0h[R/W] = Clear the FRAME_WD_CNT_RST. 1h[W] = The frame watchdog counter will be reset to 0.</p>

3.12.2.13 FSI_RX_CFG_RX_FRAME_WD_REF Register
3.12.2.13.1 FSI_RX_CFG_RX_FRAME_WD_REF Register (Offset = 24h) [reset = 0h]

Receive frame watchdog counter reference.

 Return to [Summary Table](#)
Table 3-780. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0024h

Figure 3-464. FSI_RX_CFG_RX_FRAME_WD_REF Name Register

31	30	29	28	27	26	25	24
FRAME_WD_REF							
R/W							
0h							
23	22	21	20	19	18	17	16
FRAME_WD_REF							
R/W							
0h							
15	14	13	12	11	10	9	8
FRAME_WD_REF							
R/W							
0h							
7	6	5	4	3	2	1	0
FRAME_WD_REF							
R/W							
0h							

Table 3-781. FSI_RX_CFG_RX_FRAME_WD_REF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FRAME_WD_REF	R/W	0h	Frame Watchdog Counter Reference Value This is the 32-bit reference value for the frame watchdog timeout counter. The counter will count up starting from 0 at a valid start-of-frame pattern and continue counting until this value is reached.

3.12.2.14 FSI_RX_CFG_RX_FRAME_WD_CNT Register

3.12.2.14.1 FSI_RX_CFG_RX_FRAME_WD_CNT Register (Offset = 28h) [reset = 0h]

Receive frame watchdog current count.

Return to [Summary Table](#)

Table 3-782. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0028h

Figure 3-465. FSI_RX_CFG_RX_FRAME_WD_CNT Name Register

31	30	29	28	27	26	25	24
FRAME_WD_CNT							
R							
0h							
23	22	21	20	19	18	17	16
FRAME_WD_CNT							
R							
0h							
15	14	13	12	11	10	9	8
FRAME_WD_CNT							
R							
0h							
7	6	5	4	3	2	1	0
FRAME_WD_CNT							
R							
0h							

Table 3-783. FSI_RX_CFG_RX_FRAME_WD_CNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FRAME_WD_CNT	R	0h	Frame Watchdog Counter Value This is the 32-bit read-only register which shows the current value of the frame watchdog counter. This counter is reset to 0 in a variety of ways: A write to FRME_WD_CNT_RST, a match with FRAME_WD_REF, or the reception of a successful data frame.

3.12.2.15 FSI_RX_CFG_RX_PING_WD_CTRL Register

3.12.2.15.1 FSI_RX_CFG_RX_PING_WD_CTRL Register (Offset = 2Ch) [reset = 0h]

Receive ping watchdog control register.

Return to [Summary Table](#)

Table 3-784. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 002Ch

Figure 3-466. FSI_RX_CFG_RX_PING_WD_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						PING_WD_EN	PING_WD_RST
R						R/W	R/W
0h						0h	0h

Table 3-785. FSI_RX_CFG_RX_PING_WD_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:2	RESERVED_1	R	0h	Reserved
1	PING_WD_EN	R/W	0h	Ping Watchdog Counter Enable bit This bit will enable or disable the ping watchdog counter. The counter [RX_PING_WD_CNT] will begin counting from 0 when it is enabled. When the reference value [RX_PING_WD_REF] is reached, it will generate a ping watchdog timeout event [RX_EVT_STS.PING_WD_TO] and the counter value will reset to 0, and resume counting 0h[R/W] = The ping watchdog counter is disabled and not running. 1h[R/W] = The ping watchdog counter logic is enabled and running.
0	PING_WD_RST	R/W	0h	Ping Watchdog Counter Reset bit This bit will reset the ping watchdog counter to 0. Writing a 1 to this bit will reset the ping watchdog counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter 0h[R/W] = Clear the PING_WD_RST. 1h[W] = The ping watchdog counter will be reset to 0.

3.12.2.16 FSI_RX_CFG_RX_PING_TAG Register

3.12.2.16.1 FSI_RX_CFG_RX_PING_TAG Register (Offset = 2Eh) [reset = 0h]

Receive ping tag register.

Return to [Summary Table](#)

Table 3-786. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 002Eh

Figure 3-467. FSI_RX_CFG_RX_PING_TAG Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			PING_TAG			ZERO	
R			R			R	
0h			0h			0h	

Table 3-787. FSI_RX_CFG_RX_PING_TAG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:5	RESERVED_1	R	0h	Reserved
4:1	PING_TAG	R	0h	Received Ping Frame Tag This field contains the 4-bit frame tag from the last successfully received ping frame. This is intentionally shifted into bits 4:1 so that the register can be used as a 32-bit address index based on the received tag.
0	ZERO	R	0h	Zero bit This bit will always read as 0. This is intentionally provided to create a 32-bit offset if required. Using the PING_TAG and ZERO bits of this register [bits 4:0], application software can directly index into an array of 32-bit data.

3.12.2.17 FSI_RX_CFG_RX_PING_WD_REF Register

3.12.2.17.1 FSI_RX_CFG_RX_PING_WD_REF Register (Offset = 30h) [reset = 0h]

Receive ping watchdog counter reference.

Return to [Summary Table](#)

Table 3-788. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0030h

Figure 3-468. FSI_RX_CFG_RX_PING_WD_REF Name Register

31	30	29	28	27	26	25	24
PING_WD_REF							
R/W							
0h							
23	22	21	20	19	18	17	16
PING_WD_REF							
R/W							
0h							
15	14	13	12	11	10	9	8
PING_WD_REF							
R/W							
0h							
7	6	5	4	3	2	1	0
PING_WD_REF							
R/W							
0h							

Table 3-789. FSI_RX_CFG_RX_PING_WD_REF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PING_WD_REF	R/W	0h	Ping Watchdog Counter Reference Value This is the 32-bit reference value for the ping watchdog timeout counter. The counter will count up starting from 0 and continue counting until this value is reached.

3.12.2.18 FSI_RX_CFG_RX_PING_WD_CNT Register

3.12.2.18.1 FSI_RX_CFG_RX_PING_WD_CNT Register (Offset = 34h) [reset = 0h]

Receive pingwatchdog current count.

Return to [Summary Table](#)

Table 3-790. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0034h

Figure 3-469. FSI_RX_CFG_RX_PING_WD_CNT Name Register

31	30	29	28	27	26	25	24
PING_WD_CNT							
R							
0h							
23	22	21	20	19	18	17	16
PING_WD_CNT							
R							
0h							
15	14	13	12	11	10	9	8
PING_WD_CNT							
R							
0h							
7	6	5	4	3	2	1	0
PING_WD_CNT							
R							
0h							

Table 3-791. FSI_RX_CFG_RX_PING_WD_CNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PING_WD_CNT	R	0h	<p>Ping Watchdog Counter Value</p> <p>This is the 32-bit read-only register which shows the current value of the ping watchdog counter. This counter is reset to 0 in a variety of ways: A write to PING_WD_RST, a match with PING_WD_REF, or the reception of a ping frame.</p>

3.12.2.19 FSI_RX_CFG_RX_INT1_CTRL_ALT1 Register

3.12.2.19.1 FSI_RX_CFG_RX_INT1_CTRL_ALT1 Register (Offset = 38h) [reset = 0h]

Receive interrupt control register for RX_INT1.

Return to [Summary Table](#)

Table 3-792. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0038h

Figure 3-470. FSI_RX_CFG_RX_INT1_CTRL_ALT1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1	INT1_EN_ERROR_TAG_MATCH	INT1_EN_DATA_TAG_MATCH	INT1_EN_PING_TAG_MATCH	INT1_EN_DATA_FRAME	INT1_EN_FRAME_OVERRUN	INT1_EN_PING_FRAME	INT1_EN_ERR_FRAME
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
INT1_EN_UNDERRUN	INT1_EN_FRAME_DONE	INT1_EN_OVERRUN	INT1_EN_EOF_ERR	INT1_EN_TYP_ERR	INT1_EN_CRC_ERR	INT1_EN_FRAME_WD_TO	INT1_EN_PING_WD_TO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-793. FSI_RX_CFG_RX_INT1_CTRL_ALT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	INT1_EN_ERROR_TAG_MATCH	R/W	0h	Enable Error Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = An error frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
13	INT1_EN_DATA_TAG_MATCH	R/W	0h	Enable Data Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A data frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
12	INT1_EN_PING_TAG_MATCH	R/W	0h	Enable Ping Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A ping frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
11	INT1_EN_DATA_FRAME	R/W	0h	Enable Data Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A data frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register

Table 3-793. FSI_RX_CFG_RX_INT1_CTRL_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	INT1_EN_FRAME_OVERRUN	R/W	0h	Enable Frame Overrun Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A frame overrun event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
9	INT1_EN_PING_FRAME	R/W	0h	Enable Ping Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A ping frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
8	INT1_EN_ERR_FRAME	R/W	0h	Enable ERROR Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A error frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
7	INT1_EN_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A buffer underrun event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
6	INT1_EN_FRAME_DONE	R/W	0h	Enable Frame Done Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A frame done event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
5	INT1_EN_OVERRUN	R/W	0h	Enable Receive Buffer Overrun Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A receive buffer overrun event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
4	INT1_EN_EOF_ERR	R/W	0h	Enable End-of-Frame Error Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = An end-of-frame error event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
3	INT1_EN_TYPE_ERR	R/W	0h	Enable Frame Type Error Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A frame type error event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
2	INT1_EN_CRC_ERR	R/W	0h	Enable CRC Error Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A CRC error will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register

Table 3-793. FSI_RX_CFG_RX_INT1_CTRL_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	INT1_EN_FRAME_WD_T O	R/W	0h	Enable Frame Watchdog Timeout Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A frame watchdog timeout event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
0	INT1_EN_PING_WD_TO	R/W	0h	Enable Ping Watchdog Timeout Interrupt to INT1 bit This is an enable register which decides whether an interrupt [RX_INT1] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT1. 1h[R/W] = A ping watchdog timeout event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register

3.12.2.20 FSI_RX_CFG_RX_INT2_CTRL_ALT1 Register

3.12.2.20.1 FSI_RX_CFG_RX_INT2_CTRL_ALT1 Register (Offset = 3Ah) [reset = 0h]

Receive interrupt control register for RX_INT2.

Return to [Summary Table](#)

Table 3-794. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 003Ah

Figure 3-471. FSI_RX_CFG_RX_INT2_CTRL_ALT1 Name Register

15	14	13	12	11	10	9	8
RESERVED_1	INT2_EN_ERROR_TAG_MATCH	INT2_EN_DATA_TAG_MATCH	INT2_EN_PING_TAG_MATCH	INT2_EN_DATA_FRAME	INT2_EN_FRAME_OVERRUN	INT2_EN_PING_FRAME	INT2_EN_ERROR_FRAME
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
INT2_EN_UNDERRUN	INT2_EN_FRAME_DONE	INT2_EN_OVERRUN	INT2_EN_EOF_ERR	INT2_EN_TYPE_ERR	INT2_EN_CRC_ERR	INT2_EN_FRAME_WD_TO	INT2_EN_PING_WD_TO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-795. FSI_RX_CFG_RX_INT2_CTRL_ALT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14	INT2_EN_ERROR_TAG_MATCH	R/W	0h	Enable Error Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = An error frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
13	INT2_EN_DATA_TAG_MATCH	R/W	0h	Enable Data Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A data frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
12	INT2_EN_PING_TAG_MATCH	R/W	0h	Enable Ping Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A ping frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
11	INT2_EN_DATA_FRAME	R/W	0h	Enable Data Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A data frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register

Table 3-795. FSI_RX_CFG_RX_INT2_CTRL_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	INT2_EN_FRAME_OVERRUN	R/W	0h	Enable Frame Overrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A frame overrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
9	INT2_EN_PING_FRAME	R/W	0h	Enable Ping Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A ping frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
8	INT2_EN_ERR_FRAME	R/W	0h	Enable Error Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A error frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
7	INT2_EN_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A buffer underrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
6	INT2_EN_FRAME_DONE	R/W	0h	Enable Frame Done Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A frame done event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
5	INT2_EN_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A buffer overrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
4	INT2_EN_EOF_ERR	R/W	0h	Enable End-of-Frame Error Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = An end-of-frame error event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
3	INT2_EN_TYPE_ERR	R/W	0h	Enable Frame Type Error Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A frame type error event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
2	INT2_EN_CRC_ERR	R/W	0h	Enable CRC Error Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A CRC error will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register

Table 3-795. FSI_RX_CFG_RX_INT2_CTRL_ALT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	INT2_EN_FRAME_WD_T O	R/W	0h	Enable Frame Watchdog Timeout Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A frame watchdog timeout event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register
0	INT2_EN_PING_WD_TO	R/W	0h	Enable Ping Watchdog Timeout Interrupt to INT2 bit This is an enable register which decides whether an interrupt [RX_INT2] will be generated on the enabled event. 0h[R/W] = This event will not trigger an interrupt on RX_INT2. 1h[R/W] = A ping watchdog timeout event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register

3.12.2.21 FSI_RX_CFG_RX_LOCK_CTRL Register

3.12.2.21.1 FSI_RX_CFG_RX_LOCK_CTRL Register (Offset = 3Ch) [reset = 0h]

Receive lock control register.

Return to [Summary Table](#)

Table 3-796. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 003Ch

Figure 3-472. FSI_RX_CFG_RX_LOCK_CTRL Name Register

15	14	13	12	11	10	9	8
KEY							
W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							LOCK
R							R/W
0h							0h

Table 3-797. FSI_RX_CFG_RX_LOCK_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	KEY	W	0h	Write Key. In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after Writing, so it must be written again for every change to this register.
7:1	RESERVED_1	R	0h	Reserved
0	LOCK	R/W	0h	Control Register Lock Enable bit This bit locks the contents of all the receive control registers that support a lock protection. Once locked, further writes will not take effect until SYSRS unlocks the register. Once set, further writes even to this bit will be ignored. 0h[R/W] = Receive control registers can be modified and are not locked. 1h[R/W] = Receive control registers are locked and cannot be modified until this bit is cleared by SYSRS. Any further writes to this bit are ignored. Note: The KEY field must contain 0xA5 for any write to this bit to take effect.

3.12.2.22 FSI_RX_CFG_RX_ECC_DATA Register

3.12.2.22.1 FSI_RX_CFG_RX_ECC_DATA Register (Offset = 40h) [reset = 0h]

Receive ECC data register.

Return to [Summary Table](#)

Table 3-798. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0040h

Figure 3-473. FSI_RX_CFG_RX_ECC_DATA Name Register

31	30	29	28	27	26	25	24
DATA_HIGH							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_HIGH							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_LOW							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_LOW							
R/W							
0h							

Table 3-799. FSI_RX_CFG_RX_ECC_DATA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DATA_HIGH	R/W	0h	Upper 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC[SEC-DED] the entire 32-bit register and update TX_ECC_VAL register with the results. Software should write to these 16 bits of the register in a 32-bit write when needing to compute ECC for 32-bits for the full TX_ECC_DATA register.
15:0	DATA_LOW	R/W	0h	Lower 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC[SEC-DED] for these 16 bits and update the TX_ECC_VAL register with the results. Software should write to these register bits as a 16-bit write when needing to compute ECC for 16-bits.

3.12.2.23 FSI_RX_CFG_RX_ECC_VAL Register

3.12.2.23.1 FSI_RX_CFG_RX_ECC_VAL Register (Offset = 44h) [reset = 0h]

Receive ECC value register.

Return to [Summary Table](#)

Table 3-800. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0044h

Figure 3-474. FSI_RX_CFG_RX_ECC_VAL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1	ECC_VAL						
R	R/W						
0h	0h						

Table 3-801. FSI_RX_CFG_RX_ECC_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:7	RESERVED_1	R	0h	Reserved
6:0	ECC_VAL	R/W	0h	ECC Value for SEC-DED check This field contains the ECC value to be used for SEC-DED either for 16-bit or 32-bit data in the RX_ECC_DATA register.

3.12.2.24 FSI_RX_CFG_RX_ECC_SEC_DATA Register

3.12.2.24.1 FSI_RX_CFG_RX_ECC_SEC_DATA Register (Offset = 48h) [reset = 0h]

Receive ECC corrected data register.

Return to [Summary Table](#)

Table 3-802. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0048h

Figure 3-475. FSI_RX_CFG_RX_ECC_SEC_DATA Name Register

31	30	29	28	27	26	25	24
SEC_DATA							
R							
0h							
23	22	21	20	19	18	17	16
SEC_DATA							
R							
0h							
15	14	13	12	11	10	9	8
SEC_DATA							
R							
0h							
7	6	5	4	3	2	1	0
SEC_DATA							
R							
0h							

Table 3-803. FSI_RX_CFG_RX_ECC_SEC_DATA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SEC_DATA	R	0h	ECC Single Error Corrected Data The ECC corrected data will be available in this register. This value is valid only when there are no bit errors, or a single bit error was detected. Otherwise, the contents of this register are invalid and should not be used.

3.12.2.25 FSI_RX_CFG_RX_ECC_LOG Register

3.12.2.25.1 FSI_RX_CFG_RX_ECC_LOG Register (Offset = 4Ch) [reset = 3h]

Receive ECC log and status register.

Return to [Summary Table](#)

Table 3-804. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 004Ch

Figure 3-476. FSI_RX_CFG_RX_ECC_LOG Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						MBE	SBE
R						R	R
0h						1h	1h

Table 3-805. FSI_RX_CFG_RX_ECC_LOG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:2	RESERVED_1	R	0h	Reserved
1	MBE	R	1h	<p>Multiple Bit Errors Detected</p> <p>This bit indicates the occurrence of multiple bit errors. The data is corrupted and cannot be corrected. If this bit is set, the data present in RX_ECC_SEC_DATA is invalid and should not be used.</p> <p>0h[R] Multiple Bit Errors were not detected. Check the SBE bit for single bit errors.</p> <p>1h[R] Multiple Bit Errors were detected. The data is not able to be corrected. The value present in RX_ECC_SEC_DATA is invalid and should not be used.</p>
0	SBE	R	1h	<p>Single Bit Error Detected</p> <p>This bit indicates the occurrence of a single bit error in the data. The data is autocorrected and placed into the RX_ECC_SEC_DATA register. This bit is valid only if MBE is 0.</p> <p>0h[R] No bit errors were detected. The value in RX_ECC_SEC_DATA is correct.</p> <p>1h[R] A single bit error was detected and corrected. The corrected data is present in RX_ECC_SEC_DATA.</p>

3.12.2.26 FSI_RX_CFG_RX_FRAME_TAG_CMP Register

3.12.2.26.1 FSI_RX_CFG_RX_FRAME_TAG_CMP Register (Offset = 50h) [reset = 0h]

Receive frame tag compare register.

Return to [Summary Table](#)

Table 3-806. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0050h

Figure 3-477. FSI_RX_CFG_RX_FRAME_TAG_CMP Name Register

15	14	13	12	11	10	9	8
RESERVED_1						BROADCAST_EN	CMP_EN
R						R/W	R/W
0h						0h	0h
7	6	5	4	3	2	1	0
TAG_MASK				TAG_REF			
R/W				R/W			
0h				0h			

Table 3-807. FSI_RX_CFG_RX_FRAME_TAG_CMP Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9	BROADCAST_EN	R/W	0h	<p>Broadcast Enable bit</p> <p>This will enable the reception of a ping frame broadcast. When this bit is set, bit 3 of the received tag will be treated as a broadcast notification. If bit 3 of the received tag is set to 1, a ping tag match event will be triggered regardless of the. A match caused by the comparison of TAG_MASK and TAG_REF will still be considered a match and the frame tag match event will be triggered as normal. This bit only takes effect only if CMP_EN is set to 1.</p> <p>0h[R/W] Broadcast frame match disabled. 1h[R/W] Broadcast frame match enabled.</p>
8	CMP_EN	R/W	0h	<p>Frame Tag Compare Enable bit</p> <p>Set this bit to enable the comparison of an incoming frame tag and the value stored in the frame tag reference. A match caused by the comparison of TAG_MASK, TAG_REF, and the incoming frame tag will trigger the appropriate frame tag match event.</p> <p>0h[R/W] Frame tag comparison is disabled. 1h[R/W] Frame tag comparison is enabled.</p>
7:4	TAG_MASK	R/W	0h	<p>Frame Tag Mask</p> <p>Any bit position in this register set to 0 will be used in the comparison of the incoming frame tag and the value stored in TAG_REF. A bit position set to 1 will be ignored in the tag comparison. This mask value is used only for non-ping frames.</p>
3:0	TAG_REF	R/W	0h	<p>Frame Tag Reference</p> <p>The reference tag to check against when comparing the TAG_MASK and the incoming frame tag. This reference value is used only for non-ping frames.</p>

3.12.2.27 FSI_RX_CFG_RX_PING_TAG_CMP Register

3.12.2.27.1 FSI_RX_CFG_RX_PING_TAG_CMP Register (Offset = 52h) [reset = 0h]

Receive ping tag compare register.

Return to [Summary Table](#)

Table 3-808. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0052h

Figure 3-478. FSI_RX_CFG_RX_PING_TAG_CMP Name Register

15	14	13	12	11	10	9	8
RESERVED_1						BROADCAST_EN	CMP_EN
R						R/W	R/W
0h						0h	0h
7	6	5	4	3	2	1	0
TAG_MASK				TAG_REF			
R/W				R/W			
0h				0h			

Table 3-809. FSI_RX_CFG_RX_PING_TAG_CMP Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED_1	R	0h	Reserved
9	BROADCAST_EN	R/W	0h	Broadcast Enable bit This will enable the reception of a ping frame broadcast. When this bit is set, bit 3 of the received tag will be treated as a broadcast notification. If bit 3 of the received tag is set to 1, a ping tag match event will be triggered regardless of the. A match caused by the comparison of TAG_MASK and TAG_REF will still be considered a match and the ping tag match event will be triggered as normal. This bit only takes effect only if CMP_EN is set to 1. 0h[R/W] Broadcast frame match disabled. 1h[R/W] Broadcast frame match enabled.
8	CMP_EN	R/W	0h	Ping Tag Compare Enable bit Set this bit to enable the comparison of an incoming ping tag and the value stored in the ping tag reference. A match caused by the comparison of TAG_MASK, TAG_REF, and the incoming ping tag will trigger a ping frame tag match event. 0h[R/W] Ping tag comparison is disabled. 1h[R/W] Ping tag comparison is enabled.
7:4	TAG_MASK	R/W	0h	Ping Tag Mask Any bit position in this register set to 0 will be used in the comparison of the incoming ping frame tag and the value stored in TAG_REF. A bit position set to 1 will be ignored in the tag comparison. This mask value is used only for ping frames.
3:0	TAG_REF	R/W	0h	Ping Tag Reference The reference tag to check against when comparing the TAG_MASK and the incoming ping tag. This reference value is used only for ping frames.

3.12.2.28 FSI_RX_CFG_RX_TRIG_CTRL_0 Register

3.12.2.28.1 FSI_RX_CFG_RX_TRIG_CTRL_0 Register (Offset = 58h) [reset = 0h]

Receive Trigger Control register 0

Return to [Summary Table](#)

Table 3-810. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0058h

Figure 3-479. FSI_RX_CFG_RX_TRIG_CTRL_0 Name Register

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W							
0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W							
0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			TRIG_SEL			TRIG_EN	
R			R/W			R/W	
0h			0h			0h	

Table 3-811. FSI_RX_CFG_RX_TRIG_CTRL_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value.
7:5	RESERVED_1	R	0h	Reserved
4:1	TRIG_SEL	R/W	0h	This is the mux Select Value which selects which of the inputs will be used as the trigger source.
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module.

3.12.2.29 FSI_RX_CFG_RX_TRIG_WIDTH_0 Register

3.12.2.29.1 FSI_RX_CFG_RX_TRIG_WIDTH_0 Register (Offset = 5Ch) [reset = 0h]

Receive Trigger Width register 0

Return to [Summary Table](#)

Table 3-812. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 005Ch

Figure 3-480. FSI_RX_CFG_RX_TRIG_WIDTH_0 Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RX_TRIG_WIDTH							
R/W							
0h							
7	6	5	4	3	2	1	0
RX_TRIG_WIDTH							
R/W							
0h							

Table 3-813. FSI_RX_CFG_RX_TRIG_WIDTH_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_1	R	0h	Reserved
15:0	RX_TRIG_WIDTH	R/W	0h	This register decides the width[in SYSCLK cycles] of wide pulse output of the RX trigger module.

3.12.2.30 FSI_RX_CFG_RX_DLYLINE_CTRL Register

3.12.2.30.1 FSI_RX_CFG_RX_DLYLINE_CTRL Register (Offset = 60h) [reset = 0h]

Receive delay line control register.

Return to [Summary Table](#)

Table 3-814. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0060h

Figure 3-481. FSI_RX_CFG_RX_DLYLINE_CTRL Name Register

15	14	13	12	11	10	9	8
RESERVED_1	RXD1_DLY					RXD0_DLY	
R	R/W					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
RXD0_DLY			RXCLK_DLY				
R/W			R/W				
0h			0h				

Table 3-815. FSI_RX_CFG_RX_DLYLINE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED_1	R	0h	Reserved
14:10	RXD1_DLY	R/W	0h	Delay Line Tap Select for RXD1 This bitfield selects the number of delay elements inserted into the RXD1 path from the pin boundary to the receiver core. 0h[R/W] Zero delay elements are included in the RXD1 path. RXD1 is taken directly from the pin. 1h[R/W] One delay element is included in the RXD1 path. 2h[R/W] Two delay elements are included in the RXD1 path. ... 1Fh [R/W] 31 delay elements are included in the RXD1 path, the maximum.
9:5	RXD0_DLY	R/W	0h	Delay Line Tap Select for RXD0 This bitfield selects the number of delay elements inserted into the RXD0 path from the pin boundary to the receiver core. 0h[R/W] Zero delay elements are included in the RXD0 path. RXD0 is taken directly from the pin. 1h[R/W] One delay element is included in the RXD0 path. 2h[R/W] Two delay elements are included in the RXD0 path. ... 1Fh [R/W] 31 delay elements are included in the RXD0 path, the maximum.
4:0	RXCLK_DLY	R/W	0h	Delay Line Tap Select for RXCLK This bitfield selects the number of delay elements inserted into the RXCLK path from the pin boundary to the receiver core. 0h[R/W] Zero delay elements are included in the RXCLK path. RXCLK is taken directly from the pin. 1h[R/W] One delay element is included in the RXCLK path. 2h[R/W] Two delay elements are included in the RXCLK path. ... 1Fh [R/W] 31 delay elements are included in the RXCLK path, the maximum.

3.12.2.31 FSI_RX_CFG_RX_TRIG_CTRL_1 Register

3.12.2.31.1 FSI_RX_CFG_RX_TRIG_CTRL_1 Register (Offset = 64h) [reset = 0h]

Receive Trigger Control register 1

Return to [Summary Table](#)

Table 3-816. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0064h

Figure 3-482. FSI_RX_CFG_RX_TRIG_CTRL_1 Name Register

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W							
0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W							
0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			TRIG_SEL			TRIG_EN	
R			R/W			R/W	
0h			0h			0h	

Table 3-817. FSI_RX_CFG_RX_TRIG_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value.
7:5	RESERVED_1	R	0h	Reserved
4:1	TRIG_SEL	R/W	0h	This is the mux Select Value which selects which of the inputs will be used as the trigger source.
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module.

3.12.2.32 FSI_RX_CFG_RX_TRIG_CTRL_2 Register

3.12.2.32.1 FSI_RX_CFG_RX_TRIG_CTRL_2 Register (Offset = 68h) [reset = 0h]

Receive Trigger Control register 2

Return to [Summary Table](#)

Table 3-818. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0068h

Figure 3-483. FSI_RX_CFG_RX_TRIG_CTRL_2 Name Register

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W							
0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W							
0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			TRIG_SEL			TRIG_EN	
R			R/W			R/W	
0h			0h			0h	

Table 3-819. FSI_RX_CFG_RX_TRIG_CTRL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value.
7:5	RESERVED_1	R	0h	Reserved
4:1	TRIG_SEL	R/W	0h	This is the mux Select Value which selects which of the inputs will be used as the trigger source.
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module.

3.12.2.33 FSI_RX_CFG_RX_TRIG_CTRL_3 Register

3.12.2.33.1 FSI_RX_CFG_RX_TRIG_CTRL_3 Register (Offset = 6Ch) [reset = 0h]

Receive Trigger Control register 3

Return to [Summary Table](#)

Table 3-820. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 006Ch

Figure 3-484. FSI_RX_CFG_RX_TRIG_CTRL_3 Name Register

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W							
0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W							
0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1			TRIG_SEL			TRIG_EN	
R			R/W			R/W	
0h			0h			0h	

Table 3-821. FSI_RX_CFG_RX_TRIG_CTRL_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value.
7:5	RESERVED_1	R	0h	Reserved
4:1	TRIG_SEL	R/W	0h	This is the mux Select Value which selects which of the inputs will be used as the trigger source.
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module.

3.12.2.34 FSI_RX_CFG_RX_VIS_1 Register

3.12.2.34.1 FSI_RX_CFG_RX_VIS_1 Register (Offset = 70h) [reset = 0h]

Receive debug visibility register 1

Return to [Summary Table](#)

Table 3-822. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0070h

Figure 3-485. FSI_RX_CFG_RX_VIS_1 Name Register

31	30	29	28	27	26	25	24	
RESERVED_2								
R								
0h								
23	22	21	20	19	18	17	16	
RESERVED_2								
R								
0h								
15	14	13	12	11	10	9	8	
RESERVED_2								
R								
0h								
7	6	5	4	3	2	1	0	
RESERVED_2				RX_CORE_ST S	RESERVED_1			
R				R	R			
0h				0h	0h			

Table 3-823. FSI_RX_CFG_RX_VIS_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED_2	R	0h	Reserved
3	RX_CORE_STS	R	0h	Receiver Core Status bit This bit indicates the status of the receiver core. If this bit is set, the receiver should undergo a reset and subsequent resynchronization with the transmitter. This bit will be always be set when the receiver has detected and end of frame error or a frame type error. This bit can also be set if the receiver becomes corrupted due to noise on the signal lines. If the receiver has experienced a ping watchdog or frame watchdog timeout, this bit should be read to determine if the cause was due to a corrupt transaction, thus putting the receiver core into an unrecoverable state. Only a soft reset will reset the receiver core and thus reset this bit. 0h[R] The receiver core is operating normally. 1h[R] The receiver core has entered into an error state and should be reset.
2:0	RESERVED_1	R	0h	Reserved

3.12.2.35 FSI_RX_CFG_RX_UDATA_FILTER Register

3.12.2.35.1 FSI_RX_CFG_RX_UDATA_FILTER Register (Offset = 74h) [reset = 0h]

Receive User Data Filter Control register.

Return to [Summary Table](#)

Table 3-824. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0074h

Figure 3-486. FSI_RX_CFG_RX_UDATA_FILTER Name Register

15	14	13	12	11	10	9	8
UDATA_MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
UDATA_REG							
R/W							
0h							

Table 3-825. FSI_RX_CFG_RX_UDATA_FILTER Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	UDATA_MASK	R/W	0h	Bit Mask to be used for comparing the USERDATA field when filtering is enabled. Every bit that is '1' in this register will be masked for comparison. If a bit position is '1', then it will be considered a successful match for that bit position.
7:0	UDATA_REG	R/W	0h	Reference to be used for comparing the USERDATA field when filtering is enabled.

3.12.2.36 FSI_RX_CFG_RX_BUF_BASE_J Register

3.12.2.36.1 FSI_RX_CFG_RX_BUF_BASE_J Register (Offset = 80h) [reset = 0h]

Base address for receive data buffer.

Return to [Summary Table](#)

Table 3-826. Instance Table

Instance Name	Physical Address
FSI_RX0	5029 0080h + formula

Figure 3-487. FSI_RX_CFG_RX_BUF_BASE_J Name Register

15	14	13	12	11	10	9	8
BASE_ADDRESS							
R							
0h							
7	6	5	4	3	2	1	0
BASE_ADDRESS							
R							
0h							

Table 3-827. FSI_RX_CFG_RX_BUF_BASE_J Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	BASE_ADDRESS	R	0h	Receive Data Buffer Base Address This is the base address of the 16-word data buffer used by the receiver.

3.13 CONTROLSS_INTXBAR

CONTROLSS_INTXBAR

3.13.1 CONTROLSS_INTXBAR Summaries

CONTROLSS_INTXBAR Summaries

Table 3-828. CONTROLSS Registers, Base Address=502D 5000h, Length=2048

Offset	Length	Register Name	CONTROLSS_INTXBAR Physical Address
100h	32	CONTROLSS_INTXBAR0_G0	502D 5100h
104h	32	CONTROLSS_INTXBAR0_G1	502D 5104h
108h	32	CONTROLSS_INTXBAR0_G2	502D 5108h
10Ch	32	CONTROLSS_INTXBAR0_G3	502D 510Ch
110h	32	CONTROLSS_INTXBAR0_G4	502D 5110h
114h	32	CONTROLSS_INTXBAR0_G5	502D 5114h
118h	32	CONTROLSS_INTXBAR0_G6	502D 5118h
11Ch	32	CONTROLSS_INTXBAR0_G7	502D 511Ch
140h	32	CONTROLSS_INTXBAR1_G0	502D 5140h
144h	32	CONTROLSS_INTXBAR1_G1	502D 5144h
148h	32	CONTROLSS_INTXBAR1_G2	502D 5148h
14Ch	32	CONTROLSS_INTXBAR1_G3	502D 514Ch
150h	32	CONTROLSS_INTXBAR1_G4	502D 5150h
154h	32	CONTROLSS_INTXBAR1_G5	502D 5154h
158h	32	CONTROLSS_INTXBAR1_G6	502D 5158h
15Ch	32	CONTROLSS_INTXBAR1_G7	502D 515Ch
180h	32	CONTROLSS_INTXBAR2_G0	502D 5180h
184h	32	CONTROLSS_INTXBAR2_G1	502D 5184h
188h	32	CONTROLSS_INTXBAR2_G2	502D 5188h
18Ch	32	CONTROLSS_INTXBAR2_G3	502D 518Ch
190h	32	CONTROLSS_INTXBAR2_G4	502D 5190h
194h	32	CONTROLSS_INTXBAR2_G5	502D 5194h
198h	32	CONTROLSS_INTXBAR2_G6	502D 5198h
19Ch	32	CONTROLSS_INTXBAR2_G7	502D 519Ch
1C0h	32	CONTROLSS_INTXBAR3_G0	502D 51C0h
1C4h	32	CONTROLSS_INTXBAR3_G1	502D 51C4h
1C8h	32	CONTROLSS_INTXBAR3_G2	502D 51C8h
1CCh	32	CONTROLSS_INTXBAR3_G3	502D 51CCh
1D0h	32	CONTROLSS_INTXBAR3_G4	502D 51D0h
1D4h	32	CONTROLSS_INTXBAR3_G5	502D 51D4h
1D8h	32	CONTROLSS_INTXBAR3_G6	502D 51D8h
1DCh	32	CONTROLSS_INTXBAR3_G7	502D 51DCh
200h	32	CONTROLSS_INTXBAR4_G0	502D 5200h
204h	32	CONTROLSS_INTXBAR4_G1	502D 5204h
208h	32	CONTROLSS_INTXBAR4_G2	502D 5208h
20Ch	32	CONTROLSS_INTXBAR4_G3	502D 520Ch
210h	32	CONTROLSS_INTXBAR4_G4	502D 5210h
214h	32	CONTROLSS_INTXBAR4_G5	502D 5214h
218h	32	CONTROLSS_INTXBAR4_G6	502D 5218h

Table 3-828. CONTROLSS Registers, Base Address=502D 5000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_INTXBAR Physical Address
21Ch	32	CONTROLSS_INTXBAR4_G7	502D 521Ch
240h	32	CONTROLSS_INTXBAR5_G0	502D 5240h
244h	32	CONTROLSS_INTXBAR5_G1	502D 5244h
248h	32	CONTROLSS_INTXBAR5_G2	502D 5248h
24Ch	32	CONTROLSS_INTXBAR5_G3	502D 524Ch
250h	32	CONTROLSS_INTXBAR5_G4	502D 5250h
254h	32	CONTROLSS_INTXBAR5_G5	502D 5254h
258h	32	CONTROLSS_INTXBAR5_G6	502D 5258h
25Ch	32	CONTROLSS_INTXBAR5_G7	502D 525Ch
280h	32	CONTROLSS_INTXBAR6_G0	502D 5280h
284h	32	CONTROLSS_INTXBAR6_G1	502D 5284h
288h	32	CONTROLSS_INTXBAR6_G2	502D 5288h
28Ch	32	CONTROLSS_INTXBAR6_G3	502D 528Ch
290h	32	CONTROLSS_INTXBAR6_G4	502D 5290h
294h	32	CONTROLSS_INTXBAR6_G5	502D 5294h
298h	32	CONTROLSS_INTXBAR6_G6	502D 5298h
29Ch	32	CONTROLSS_INTXBAR6_G7	502D 529Ch
2C0h	32	CONTROLSS_INTXBAR7_G0	502D 52C0h
2C4h	32	CONTROLSS_INTXBAR7_G1	502D 52C4h
2C8h	32	CONTROLSS_INTXBAR7_G2	502D 52C8h
2CCh	32	CONTROLSS_INTXBAR7_G3	502D 52CCh
2D0h	32	CONTROLSS_INTXBAR7_G4	502D 52D0h
2D4h	32	CONTROLSS_INTXBAR7_G5	502D 52D4h
2D8h	32	CONTROLSS_INTXBAR7_G6	502D 52D8h
2DCh	32	CONTROLSS_INTXBAR7_G7	502D 52DCh
300h	32	CONTROLSS_INTXBAR8_G0	502D 5300h
304h	32	CONTROLSS_INTXBAR8_G1	502D 5304h
308h	32	CONTROLSS_INTXBAR8_G2	502D 5308h
30Ch	32	CONTROLSS_INTXBAR8_G3	502D 530Ch
310h	32	CONTROLSS_INTXBAR8_G4	502D 5310h
314h	32	CONTROLSS_INTXBAR8_G5	502D 5314h
318h	32	CONTROLSS_INTXBAR8_G6	502D 5318h
31Ch	32	CONTROLSS_INTXBAR8_G7	502D 531Ch
340h	32	CONTROLSS_INTXBAR9_G0	502D 5340h
344h	32	CONTROLSS_INTXBAR9_G1	502D 5344h
348h	32	CONTROLSS_INTXBAR9_G2	502D 5348h
34Ch	32	CONTROLSS_INTXBAR9_G3	502D 534Ch
350h	32	CONTROLSS_INTXBAR9_G4	502D 5350h
354h	32	CONTROLSS_INTXBAR9_G5	502D 5354h
358h	32	CONTROLSS_INTXBAR9_G6	502D 5358h
35Ch	32	CONTROLSS_INTXBAR9_G7	502D 535Ch
380h	32	CONTROLSS_INTXBAR10_G0	502D 5380h
384h	32	CONTROLSS_INTXBAR10_G1	502D 5384h
388h	32	CONTROLSS_INTXBAR10_G2	502D 5388h
38Ch	32	CONTROLSS_INTXBAR10_G3	502D 538Ch
390h	32	CONTROLSS_INTXBAR10_G4	502D 5390h

Table 3-828. CONTROLSS Registers, Base Address=502D 5000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_INTXBAR Physical Address
394h	32	CONTROLSS_INTXBAR10_G5	502D 5394h
398h	32	CONTROLSS_INTXBAR10_G6	502D 5398h
39Ch	32	CONTROLSS_INTXBAR10_G7	502D 539Ch
3C0h	32	CONTROLSS_INTXBAR11_G0	502D 53C0h
3C4h	32	CONTROLSS_INTXBAR11_G1	502D 53C4h
3C8h	32	CONTROLSS_INTXBAR11_G2	502D 53C8h
3CCh	32	CONTROLSS_INTXBAR11_G3	502D 53CCh
3D0h	32	CONTROLSS_INTXBAR11_G4	502D 53D0h
3D4h	32	CONTROLSS_INTXBAR11_G5	502D 53D4h
3D8h	32	CONTROLSS_INTXBAR11_G6	502D 53D8h
3DCh	32	CONTROLSS_INTXBAR11_G7	502D 53DCh
400h	32	CONTROLSS_INTXBAR12_G0	502D 5400h
404h	32	CONTROLSS_INTXBAR12_G1	502D 5404h
408h	32	CONTROLSS_INTXBAR12_G2	502D 5408h
40Ch	32	CONTROLSS_INTXBAR12_G3	502D 540Ch
410h	32	CONTROLSS_INTXBAR12_G4	502D 5410h
414h	32	CONTROLSS_INTXBAR12_G5	502D 5414h
418h	32	CONTROLSS_INTXBAR12_G6	502D 5418h
41Ch	32	CONTROLSS_INTXBAR12_G7	502D 541Ch
440h	32	CONTROLSS_INTXBAR13_G0	502D 5440h
444h	32	CONTROLSS_INTXBAR13_G1	502D 5444h
448h	32	CONTROLSS_INTXBAR13_G2	502D 5448h
44Ch	32	CONTROLSS_INTXBAR13_G3	502D 544Ch
450h	32	CONTROLSS_INTXBAR13_G4	502D 5450h
454h	32	CONTROLSS_INTXBAR13_G5	502D 5454h
458h	32	CONTROLSS_INTXBAR13_G6	502D 5458h
45Ch	32	CONTROLSS_INTXBAR13_G7	502D 545Ch
480h	32	CONTROLSS_INTXBAR14_G0	502D 5480h
484h	32	CONTROLSS_INTXBAR14_G1	502D 5484h
488h	32	CONTROLSS_INTXBAR14_G2	502D 5488h
48Ch	32	CONTROLSS_INTXBAR14_G3	502D 548Ch
490h	32	CONTROLSS_INTXBAR14_G4	502D 5490h
494h	32	CONTROLSS_INTXBAR14_G5	502D 5494h
498h	32	CONTROLSS_INTXBAR14_G6	502D 5498h
49Ch	32	CONTROLSS_INTXBAR14_G7	502D 549Ch
4C0h	32	CONTROLSS_INTXBAR15_G0	502D 54C0h
4C4h	32	CONTROLSS_INTXBAR15_G1	502D 54C4h
4C8h	32	CONTROLSS_INTXBAR15_G2	502D 54C8h
4CCh	32	CONTROLSS_INTXBAR15_G3	502D 54CCh
4D0h	32	CONTROLSS_INTXBAR15_G4	502D 54D0h
4D4h	32	CONTROLSS_INTXBAR15_G5	502D 54D4h
4D8h	32	CONTROLSS_INTXBAR15_G6	502D 54D8h
4DCh	32	CONTROLSS_INTXBAR15_G7	502D 54DCh
500h	32	CONTROLSS_INTXBAR16_G0	502D 5500h
504h	32	CONTROLSS_INTXBAR16_G1	502D 5504h
508h	32	CONTROLSS_INTXBAR16_G2	502D 5508h

Table 3-828. CONTROLSS Registers, Base Address=502D 5000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_INTXBAR Physical Address
50Ch	32	CONTROLSS_INTXBAR16_G3	502D 550Ch
510h	32	CONTROLSS_INTXBAR16_G4	502D 5510h
514h	32	CONTROLSS_INTXBAR16_G5	502D 5514h
518h	32	CONTROLSS_INTXBAR16_G6	502D 5518h
51Ch	32	CONTROLSS_INTXBAR16_G7	502D 551Ch
540h	32	CONTROLSS_INTXBAR17_G0	502D 5540h
544h	32	CONTROLSS_INTXBAR17_G1	502D 5544h
548h	32	CONTROLSS_INTXBAR17_G2	502D 5548h
54Ch	32	CONTROLSS_INTXBAR17_G3	502D 554Ch
550h	32	CONTROLSS_INTXBAR17_G4	502D 5550h
554h	32	CONTROLSS_INTXBAR17_G5	502D 5554h
558h	32	CONTROLSS_INTXBAR17_G6	502D 5558h
55Ch	32	CONTROLSS_INTXBAR17_G7	502D 555Ch
580h	32	CONTROLSS_INTXBAR18_G0	502D 5580h
584h	32	CONTROLSS_INTXBAR18_G1	502D 5584h
588h	32	CONTROLSS_INTXBAR18_G2	502D 5588h
58Ch	32	CONTROLSS_INTXBAR18_G3	502D 558Ch
590h	32	CONTROLSS_INTXBAR18_G4	502D 5590h
594h	32	CONTROLSS_INTXBAR18_G5	502D 5594h
598h	32	CONTROLSS_INTXBAR18_G6	502D 5598h
59Ch	32	CONTROLSS_INTXBAR18_G7	502D 559Ch
5C0h	32	CONTROLSS_INTXBAR19_G0	502D 55C0h
5C4h	32	CONTROLSS_INTXBAR19_G1	502D 55C4h
5C8h	32	CONTROLSS_INTXBAR19_G2	502D 55C8h
5CCh	32	CONTROLSS_INTXBAR19_G3	502D 55CCh
5D0h	32	CONTROLSS_INTXBAR19_G4	502D 55D0h
5D4h	32	CONTROLSS_INTXBAR19_G5	502D 55D4h
5D8h	32	CONTROLSS_INTXBAR19_G6	502D 55D8h
5DCh	32	CONTROLSS_INTXBAR19_G7	502D 55DCh
600h	32	CONTROLSS_INTXBAR20_G0	502D 5600h
604h	32	CONTROLSS_INTXBAR20_G1	502D 5604h
608h	32	CONTROLSS_INTXBAR20_G2	502D 5608h
60Ch	32	CONTROLSS_INTXBAR20_G3	502D 560Ch
610h	32	CONTROLSS_INTXBAR20_G4	502D 5610h
614h	32	CONTROLSS_INTXBAR20_G5	502D 5614h
618h	32	CONTROLSS_INTXBAR20_G6	502D 5618h
61Ch	32	CONTROLSS_INTXBAR20_G7	502D 561Ch
640h	32	CONTROLSS_INTXBAR21_G0	502D 5640h
644h	32	CONTROLSS_INTXBAR21_G1	502D 5644h
648h	32	CONTROLSS_INTXBAR21_G2	502D 5648h
64Ch	32	CONTROLSS_INTXBAR21_G3	502D 564Ch
650h	32	CONTROLSS_INTXBAR21_G4	502D 5650h
654h	32	CONTROLSS_INTXBAR21_G5	502D 5654h
658h	32	CONTROLSS_INTXBAR21_G6	502D 5658h
65Ch	32	CONTROLSS_INTXBAR21_G7	502D 565Ch
680h	32	CONTROLSS_INTXBAR22_G0	502D 5680h

Table 3-828. CONTROLSS Registers, Base Address=502D 5000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_INTXBAR Physical Address
684h	32	CONTROLSS_INTXBAR22_G1	502D 5684h
688h	32	CONTROLSS_INTXBAR22_G2	502D 5688h
68Ch	32	CONTROLSS_INTXBAR22_G3	502D 568Ch
690h	32	CONTROLSS_INTXBAR22_G4	502D 5690h
694h	32	CONTROLSS_INTXBAR22_G5	502D 5694h
698h	32	CONTROLSS_INTXBAR22_G6	502D 5698h
69Ch	32	CONTROLSS_INTXBAR22_G7	502D 569Ch
6C0h	32	CONTROLSS_INTXBAR23_G0	502D 56C0h
6C4h	32	CONTROLSS_INTXBAR23_G1	502D 56C4h
6C8h	32	CONTROLSS_INTXBAR23_G2	502D 56C8h
6CCh	32	CONTROLSS_INTXBAR23_G3	502D 56CCh
6D0h	32	CONTROLSS_INTXBAR23_G4	502D 56D0h
6D4h	32	CONTROLSS_INTXBAR23_G5	502D 56D4h
6D8h	32	CONTROLSS_INTXBAR23_G6	502D 56D8h
6DCh	32	CONTROLSS_INTXBAR23_G7	502D 56DCh
700h	32	CONTROLSS_INTXBAR24_G0	502D 5700h
704h	32	CONTROLSS_INTXBAR24_G1	502D 5704h
708h	32	CONTROLSS_INTXBAR24_G2	502D 5708h
70Ch	32	CONTROLSS_INTXBAR24_G3	502D 570Ch
710h	32	CONTROLSS_INTXBAR24_G4	502D 5710h
714h	32	CONTROLSS_INTXBAR24_G5	502D 5714h
718h	32	CONTROLSS_INTXBAR24_G6	502D 5718h
71Ch	32	CONTROLSS_INTXBAR24_G7	502D 571Ch
740h	32	CONTROLSS_INTXBAR25_G0	502D 5740h
744h	32	CONTROLSS_INTXBAR25_G1	502D 5744h
748h	32	CONTROLSS_INTXBAR25_G2	502D 5748h
74Ch	32	CONTROLSS_INTXBAR25_G3	502D 574Ch
750h	32	CONTROLSS_INTXBAR25_G4	502D 5750h
754h	32	CONTROLSS_INTXBAR25_G5	502D 5754h
758h	32	CONTROLSS_INTXBAR25_G6	502D 5758h
75Ch	32	CONTROLSS_INTXBAR25_G7	502D 575Ch
780h	32	CONTROLSS_INTXBAR26_G0	502D 5780h
784h	32	CONTROLSS_INTXBAR26_G1	502D 5784h
788h	32	CONTROLSS_INTXBAR26_G2	502D 5788h
78Ch	32	CONTROLSS_INTXBAR26_G3	502D 578Ch
790h	32	CONTROLSS_INTXBAR26_G4	502D 5790h
794h	32	CONTROLSS_INTXBAR26_G5	502D 5794h
798h	32	CONTROLSS_INTXBAR26_G6	502D 5798h
79Ch	32	CONTROLSS_INTXBAR26_G7	502D 579Ch
7C0h	32	CONTROLSS_INTXBAR27_G0	502D 57C0h
7C4h	32	CONTROLSS_INTXBAR27_G1	502D 57C4h
7C8h	32	CONTROLSS_INTXBAR27_G2	502D 57C8h
7CCh	32	CONTROLSS_INTXBAR27_G3	502D 57CCh
7D0h	32	CONTROLSS_INTXBAR27_G4	502D 57D0h
7D4h	32	CONTROLSS_INTXBAR27_G5	502D 57D4h
7D8h	32	CONTROLSS_INTXBAR27_G6	502D 57D8h

Table 3-828. CONTROLSS Registers, Base Address=502D 5000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_INTXBAR Physical Address
7DCh	32	CONTROLSS_INTXBAR27_G7	502D 57DCh
800h	32	CONTROLSS_INTXBAR28_G0	502D 5800h
804h	32	CONTROLSS_INTXBAR28_G1	502D 5804h
808h	32	CONTROLSS_INTXBAR28_G2	502D 5808h
80Ch	32	CONTROLSS_INTXBAR28_G3	502D 580Ch
810h	32	CONTROLSS_INTXBAR28_G4	502D 5810h
814h	32	CONTROLSS_INTXBAR28_G5	502D 5814h
818h	32	CONTROLSS_INTXBAR28_G6	502D 5818h
81Ch	32	CONTROLSS_INTXBAR28_G7	502D 581Ch
840h	32	CONTROLSS_INTXBAR29_G0	502D 5840h
844h	32	CONTROLSS_INTXBAR29_G1	502D 5844h
848h	32	CONTROLSS_INTXBAR29_G2	502D 5848h
84Ch	32	CONTROLSS_INTXBAR29_G3	502D 584Ch
850h	32	CONTROLSS_INTXBAR29_G4	502D 5850h
854h	32	CONTROLSS_INTXBAR29_G5	502D 5854h
858h	32	CONTROLSS_INTXBAR29_G6	502D 5858h
85Ch	32	CONTROLSS_INTXBAR29_G7	502D 585Ch
880h	32	CONTROLSS_INTXBAR30_G0	502D 5880h
884h	32	CONTROLSS_INTXBAR30_G1	502D 5884h
888h	32	CONTROLSS_INTXBAR30_G2	502D 5888h
88Ch	32	CONTROLSS_INTXBAR30_G3	502D 588Ch
890h	32	CONTROLSS_INTXBAR30_G4	502D 5890h
894h	32	CONTROLSS_INTXBAR30_G5	502D 5894h
898h	32	CONTROLSS_INTXBAR30_G6	502D 5898h
89Ch	32	CONTROLSS_INTXBAR30_G7	502D 589Ch
8C0h	32	CONTROLSS_INTXBAR31_G0	502D 58C0h
8C4h	32	CONTROLSS_INTXBAR31_G1	502D 58C4h
8C8h	32	CONTROLSS_INTXBAR31_G2	502D 58C8h
8CCh	32	CONTROLSS_INTXBAR31_G3	502D 58CCh
8D0h	32	CONTROLSS_INTXBAR31_G4	502D 58D0h
8D4h	32	CONTROLSS_INTXBAR31_G5	502D 58D4h
8D8h	32	CONTROLSS_INTXBAR31_G6	502D 58D8h
8DCh	32	CONTROLSS_INTXBAR31_G7	502D 58DCh

3.13.2 CONTROLSS_INTXBAR Registers

CONTROLSS_INTXBAR Registers

3.13.2.1 CONTROLSS_INTXBAR0_G0 Register

3.13.2.1.1 CONTROLSS_INTXBAR0_G0 Register (Offset = 100h) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-829. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5100h

Figure 3-488. CONTROLSS_INTXBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR0_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR0_G0_SEL							
R/W							
0h							

Table 3-830. CONTROLSS_INTXBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR0_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.2 CONTROLSS_INTXBAR0_G1 Register

3.13.2.2.1 CONTROLSS_INTXBAR0_G1 Register (Offset = 104h) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-831. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5104h

Figure 3-489. CONTROLSS_INTXBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR0_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR0_G1_SEL							
R/W							
0h							

Table 3-832. CONTROLSS_INTXBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR0_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.3 CONTROLSS_INTXBAR0_G2 Register

3.13.2.3.1 CONTROLSS_INTXBAR0_G2 Register (Offset = 108h) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-833. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5108h

Figure 3-490. CONTROLSS_INTXBAR0_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR0_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR0_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR0_G2_SEL_ADC							
R/W							
0h							

Table 3-834. CONTROLSS_INTXBAR0_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR0_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR0_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.4 CONTROLSS_INTXBAR0_G3 Register

3.13.2.4.1 CONTROLSS_INTXBAR0_G3 Register (Offset = 10Ch) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-835. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 510Ch

Figure 3-491. CONTROLSS_INTXBAR0_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR0_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR0_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-836. CONTROLSS_INTXBAR0_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR0_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR0_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.5 CONTROLSS_INTXBAR0_G4 Register

3.13.2.5.1 CONTROLSS_INTXBAR0_G4 Register (Offset = 110h) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-837. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5110h

Figure 3-492. CONTROLSS_INTXBAR0_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR0_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR0_G4_SEL							
R/W							
0h							

Table 3-838. CONTROLSS_INTXBAR0_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR0_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.6 CONTROLSS_INTXBAR0_G5 Register

3.13.2.6.1 CONTROLSS_INTXBAR0_G5 Register (Offset = 114h) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-839. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5114h

Figure 3-493. CONTROLSS_INTXBAR0_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR0_G5_SEL							
R/W							
0h							

Table 3-840. CONTROLSS_INTXBAR0_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR0_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.7 CONTROLSS_INTXBAR0_G6 Register

3.13.2.7.1 CONTROLSS_INTXBAR0_G6 Register (Offset = 118h) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-841. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5118h

Figure 3-494. CONTROLSS_INTXBAR0_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR0_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-842. CONTROLSS_INTXBAR0_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR0_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.8 CONTROLSS_INTXBAR0_G7 Register

3.13.2.8.1 CONTROLSS_INTXBAR0_G7 Register (Offset = 11Ch) [reset = 0h]

INT XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-843. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 511Ch

Figure 3-495. CONTROLSS_INTXBAR0_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR0_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR0_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR0_G7_SEL							
R/W							
0h							

Table 3-844. CONTROLSS_INTXBAR0_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR0_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.9 CONTROLSS_INTXBAR1_G0 Register

3.13.2.9.1 CONTROLSS_INTXBAR1_G0 Register (Offset = 140h) [reset = 0h]

INT XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-845. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5140h

Figure 3-496. CONTROLSS_INTXBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR1_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR1_G0_SEL							
R/W							
0h							

Table 3-846. CONTROLSS_INTXBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR1_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.10 CONTROLSS_INTXBAR1_G1 Register

3.13.2.10.1 CONTROLSS_INTXBAR1_G1 Register (Offset = 144h) [reset = 0h]

INT XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-847. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5144h

Figure 3-497. CONTROLSS_INTXBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR1_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR1_G1_SEL							
R/W							
0h							

Table 3-848. CONTROLSS_INTXBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR1_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.11 CONTROLSS_INTXBAR1_G2 Register

3.13.2.11.1 CONTROLSS_INTXBAR1_G2 Register (Offset = 148h) [reset = 0h]

INT XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-849. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5148h

Figure 3-498. CONTROLSS_INTXBAR1_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR1_G2_SEL_EVTAGG							
RESERVED							
R/W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
INTXBAR1_G2_SEL_ADC							
R/W							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR1_G2_SEL_ADC							
R/W							
0h							

Table 3-850. CONTROLSS_INTXBAR1_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR1_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR1_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.12 CONTROLSS_INTXBAR1_G3 Register

3.13.2.12.1 CONTROLSS_INTXBAR1_G3 Register (Offset = 14Ch) [reset = 0h]

INT XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-851. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 514Ch

Figure 3-499. CONTROLSS_INTXBAR1_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR1_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR1_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-852. CONTROLSS_INTXBAR1_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR1_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR1_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.13 CONTROLSS_INTXBAR1_G4 Register

3.13.2.13.1 CONTROLSS_INTXBAR1_G4 Register (Offset = 150h) [reset = 0h]

INT XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-853. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5150h

Figure 3-500. CONTROLSS_INTXBAR1_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR1_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR1_G4_SEL							
R/W							
0h							

Table 3-854. CONTROLSS_INTXBAR1_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR1_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.14 CONTROLSS_INTXBAR1_G5 Register

3.13.2.14.1 CONTROLSS_INTXBAR1_G5 Register (Offset = 154h) [reset = 0h]

INT XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-855. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5154h

Figure 3-501. CONTROLSS_INTXBAR1_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR1_G5_SEL							
R/W							
0h							

Table 3-856. CONTROLSS_INTXBAR1_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR1_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.15 CONTROLSS_INTXBAR1_G6 Register
3.13.2.15.1 CONTROLSS_INTXBAR1_G6 Register (Offset = 158h) [reset = 0h]

INT XBAR 1 Input Select.

 Return to [Summary Table](#)
Table 3-857. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5158h

Figure 3-502. CONTROLSS_INTXBAR1_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR1_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-858. CONTROLSS_INTXBAR1_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR1_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.16 CONTROLSS_INTXBAR1_G7 Register

3.13.2.16.1 CONTROLSS_INTXBAR1_G7 Register (Offset = 15Ch) [reset = 0h]

INT XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-859. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 515Ch

Figure 3-503. CONTROLSS_INTXBAR1_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR1_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR1_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR1_G7_SEL							
R/W							
0h							

Table 3-860. CONTROLSS_INTXBAR1_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR1_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.17 CONTROLSS_INTXBAR2_G0 Register

3.13.2.17.1 CONTROLSS_INTXBAR2_G0 Register (Offset = 180h) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-861. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5180h

Figure 3-504. CONTROLSS_INTXBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR2_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR2_G0_SEL							
R/W							
0h							

Table 3-862. CONTROLSS_INTXBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR2_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.18 CONTROLSS_INTXBAR2_G1 Register

3.13.2.18.1 CONTROLSS_INTXBAR2_G1 Register (Offset = 184h) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-863. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5184h

Figure 3-505. CONTROLSS_INTXBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR2_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR2_G1_SEL							
R/W							
0h							

Table 3-864. CONTROLSS_INTXBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR2_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.19 CONTROLSS_INTXBAR2_G2 Register

3.13.2.19.1 CONTROLSS_INTXBAR2_G2 Register (Offset = 188h) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-865. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5188h

Figure 3-506. CONTROLSS_INTXBAR2_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR2_G2_SEL_EVTAGG							
RESERVED							
R/W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
INTXBAR2_G2_SEL_ADC							
R/W							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR2_G2_SEL_ADC							
R/W							
0h							

Table 3-866. CONTROLSS_INTXBAR2_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR2_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR2_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.20 CONTROLSS_INTXBAR2_G3 Register

3.13.2.20.1 CONTROLSS_INTXBAR2_G3 Register (Offset = 18Ch) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-867. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 518Ch

Figure 3-507. CONTROLSS_INTXBAR2_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR2_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR2_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-868. CONTROLSS_INTXBAR2_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR2_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR2_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.21 CONTROLSS_INTXBAR2_G4 Register

3.13.2.21.1 CONTROLSS_INTXBAR2_G4 Register (Offset = 190h) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-869. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5190h

Figure 3-508. CONTROLSS_INTXBAR2_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR2_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR2_G4_SEL							
R/W							
0h							

Table 3-870. CONTROLSS_INTXBAR2_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR2_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.22 CONTROLSS_INTXBAR2_G5 Register

3.13.2.22.1 CONTROLSS_INTXBAR2_G5 Register (Offset = 194h) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-871. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5194h

Figure 3-509. CONTROLSS_INTXBAR2_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR2_G5_SEL							
R/W							
0h							

Table 3-872. CONTROLSS_INTXBAR2_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR2_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.23 CONTROLSS_INTXBAR2_G6 Register

3.13.2.23.1 CONTROLSS_INTXBAR2_G6 Register (Offset = 198h) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-873. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5198h

Figure 3-510. CONTROLSS_INTXBAR2_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR2_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-874. CONTROLSS_INTXBAR2_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR2_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.24 CONTROLSS_INTXBAR2_G7 Register

3.13.2.24.1 CONTROLSS_INTXBAR2_G7 Register (Offset = 19Ch) [reset = 0h]

INT XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-875. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 519Ch

Figure 3-511. CONTROLSS_INTXBAR2_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR2_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR2_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR2_G7_SEL							
R/W							
0h							

Table 3-876. CONTROLSS_INTXBAR2_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR2_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.25 CONTROLSS_INTXBAR3_G0 Register

3.13.2.25.1 CONTROLSS_INTXBAR3_G0 Register (Offset = 1C0h) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-877. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51C0h

Figure 3-512. CONTROLSS_INTXBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR3_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR3_G0_SEL							
R/W							
0h							

Table 3-878. CONTROLSS_INTXBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR3_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.26 CONTROLSS_INTXBAR3_G1 Register

3.13.2.26.1 CONTROLSS_INTXBAR3_G1 Register (Offset = 1C4h) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-879. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51C4h

Figure 3-513. CONTROLSS_INTXBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR3_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR3_G1_SEL							
R/W							
0h							

Table 3-880. CONTROLSS_INTXBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR3_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.27 CONTROLSS_INTXBAR3_G2 Register

3.13.2.27.1 CONTROLSS_INTXBAR3_G2 Register (Offset = 1C8h) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-881. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51C8h

Figure 3-514. CONTROLSS_INTXBAR3_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR3_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR3_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR3_G2_SEL_ADC							
R/W							
0h							

Table 3-882. CONTROLSS_INTXBAR3_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR3_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR3_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.28 CONTROLSS_INTXBAR3_G3 Register

3.13.2.28.1 CONTROLSS_INTXBAR3_G3 Register (Offset = 1CCh) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-883. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51CCh

Figure 3-515. CONTROLSS_INTXBAR3_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR3_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR3_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-884. CONTROLSS_INTXBAR3_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR3_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR3_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.29 CONTROLSS_INTXBAR3_G4 Register

3.13.2.29.1 CONTROLSS_INTXBAR3_G4 Register (Offset = 1D0h) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-885. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51D0h

Figure 3-516. CONTROLSS_INTXBAR3_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR3_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR3_G4_SEL							
R/W							
0h							

Table 3-886. CONTROLSS_INTXBAR3_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR3_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.30 CONTROLSS_INTXBAR3_G5 Register

3.13.2.30.1 CONTROLSS_INTXBAR3_G5 Register (Offset = 1D4h) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-887. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51D4h

Figure 3-517. CONTROLSS_INTXBAR3_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR3_G5_SEL							
R/W							
0h							

Table 3-888. CONTROLSS_INTXBAR3_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR3_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.31 CONTROLSS_INTXBAR3_G6 Register

3.13.2.31.1 CONTROLSS_INTXBAR3_G6 Register (Offset = 1D8h) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-889. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51D8h

Figure 3-518. CONTROLSS_INTXBAR3_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR3_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-890. CONTROLSS_INTXBAR3_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR3_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.32 CONTROLSS_INTXBAR3_G7 Register

3.13.2.32.1 CONTROLSS_INTXBAR3_G7 Register (Offset = 1DCh) [reset = 0h]

INT XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-891. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 51DCh

Figure 3-519. CONTROLSS_INTXBAR3_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR3_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR3_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR3_G7_SEL							
R/W							
0h							

Table 3-892. CONTROLSS_INTXBAR3_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR3_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.33 CONTROLSS_INTXBAR4_G0 Register

3.13.2.33.1 CONTROLSS_INTXBAR4_G0 Register (Offset = 200h) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-893. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5200h

Figure 3-520. CONTROLSS_INTXBAR4_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR4_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR4_G0_SEL							
R/W							
0h							

Table 3-894. CONTROLSS_INTXBAR4_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR4_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.34 CONTROLSS_INTXBAR4_G1 Register

3.13.2.34.1 CONTROLSS_INTXBAR4_G1 Register (Offset = 204h) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-895. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5204h

Figure 3-521. CONTROLSS_INTXBAR4_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR4_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR4_G1_SEL							
R/W							
0h							

Table 3-896. CONTROLSS_INTXBAR4_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR4_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.35 CONTROLSS_INTXBAR4_G2 Register

3.13.2.35.1 CONTROLSS_INTXBAR4_G2 Register (Offset = 208h) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-897. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5208h

Figure 3-522. CONTROLSS_INTXBAR4_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR4_G2_SEL_EVTAGG							
RESERVED							
R/W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
INTXBAR4_G2_SEL_ADC							
R/W							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR4_G2_SEL_ADC							
R/W							
0h							

Table 3-898. CONTROLSS_INTXBAR4_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR4_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR4_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.36 CONTROLSS_INTXBAR4_G3 Register

3.13.2.36.1 CONTROLSS_INTXBAR4_G3 Register (Offset = 20Ch) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-899. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 520Ch

Figure 3-523. CONTROLSS_INTXBAR4_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR4_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR4_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-900. CONTROLSS_INTXBAR4_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR4_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR4_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.37 CONTROLSS_INTXBAR4_G4 Register

3.13.2.37.1 CONTROLSS_INTXBAR4_G4 Register (Offset = 210h) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-901. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5210h

Figure 3-524. CONTROLSS_INTXBAR4_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR4_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR4_G4_SEL							
R/W							
0h							

Table 3-902. CONTROLSS_INTXBAR4_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR4_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.38 CONTROLSS_INTXBAR4_G5 Register

3.13.2.38.1 CONTROLSS_INTXBAR4_G5 Register (Offset = 214h) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-903. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5214h

Figure 3-525. CONTROLSS_INTXBAR4_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR4_G5_SEL							
R/W							
0h							

Table 3-904. CONTROLSS_INTXBAR4_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR4_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.39 CONTROLSS_INTXBAR4_G6 Register

3.13.2.39.1 CONTROLSS_INTXBAR4_G6 Register (Offset = 218h) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-905. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5218h

Figure 3-526. CONTROLSS_INTXBAR4_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR4_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-906. CONTROLSS_INTXBAR4_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR4_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.40 CONTROLSS_INTXBAR4_G7 Register

3.13.2.40.1 CONTROLSS_INTXBAR4_G7 Register (Offset = 21Ch) [reset = 0h]

INT XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-907. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 521Ch

Figure 3-527. CONTROLSS_INTXBAR4_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR4_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR4_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR4_G7_SEL							
R/W							
0h							

Table 3-908. CONTROLSS_INTXBAR4_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR4_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.41 CONTROLSS_INTXBAR5_G0 Register

3.13.2.41.1 CONTROLSS_INTXBAR5_G0 Register (Offset = 240h) [reset = 0h]

INT XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-909. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5240h

Figure 3-528. CONTROLSS_INTXBAR5_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR5_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR5_G0_SEL							
R/W							
0h							

Table 3-910. CONTROLSS_INTXBAR5_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR5_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.42 CONTROLSS_INTXBAR5_G1 Register

3.13.2.42.1 CONTROLSS_INTXBAR5_G1 Register (Offset = 244h) [reset = 0h]

INT XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-911. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5244h

Figure 3-529. CONTROLSS_INTXBAR5_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR5_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR5_G1_SEL							
R/W							
0h							

Table 3-912. CONTROLSS_INTXBAR5_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR5_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.43 CONTROLSS_INTXBAR5_G2 Register

3.13.2.43.1 CONTROLSS_INTXBAR5_G2 Register (Offset = 248h) [reset = 0h]

INT XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-913. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5248h

Figure 3-530. CONTROLSS_INTXBAR5_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR5_G2_SEL_EVTAGG		RESERVED					
R/W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		INTXBAR5_G2_SEL_ADC					
NONE		R/W					
0h		0h					
7	6	5	4	3	2	1	0
INTXBAR5_G2_SEL_ADC							
R/W							
0h							

Table 3-914. CONTROLSS_INTXBAR5_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR5_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR5_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.44 CONTROLSS_INTXBAR5_G3 Register

3.13.2.44.1 CONTROLSS_INTXBAR5_G3 Register (Offset = 24Ch) [reset = 0h]

INT XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-915. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 524Ch

Figure 3-531. CONTROLSS_INTXBAR5_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR5_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR5_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-916. CONTROLSS_INTXBAR5_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR5_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR5_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.45 CONTROLSS_INTXBAR5_G4 Register

3.13.2.45.1 CONTROLSS_INTXBAR5_G4 Register (Offset = 250h) [reset = 0h]

INT XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-917. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5250h

Figure 3-532. CONTROLSS_INTXBAR5_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR5_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR5_G4_SEL							
R/W							
0h							

Table 3-918. CONTROLSS_INTXBAR5_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR5_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.46 CONTROLSS_INTXBAR5_G5 Register

3.13.2.46.1 CONTROLSS_INTXBAR5_G5 Register (Offset = 254h) [reset = 0h]

INT XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-919. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5254h

Figure 3-533. CONTROLSS_INTXBAR5_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR5_G5_SEL							
R/W							
0h							

Table 3-920. CONTROLSS_INTXBAR5_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR5_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.47 CONTROLSS_INTXBAR5_G6 Register
3.13.2.47.1 CONTROLSS_INTXBAR5_G6 Register (Offset = 258h) [reset = 0h]

INT XBAR 5 Input Select.

 Return to [Summary Table](#)
Table 3-921. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5258h

Figure 3-534. CONTROLSS_INTXBAR5_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR5_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-922. CONTROLSS_INTXBAR5_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR5_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.48 CONTROLSS_INTXBAR5_G7 Register

3.13.2.48.1 CONTROLSS_INTXBAR5_G7 Register (Offset = 25Ch) [reset = 0h]

INT XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-923. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 525Ch

Figure 3-535. CONTROLSS_INTXBAR5_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR5_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR5_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR5_G7_SEL							
R/W							
0h							

Table 3-924. CONTROLSS_INTXBAR5_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR5_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.49 CONTROLSS_INTXBAR6_G0 Register
3.13.2.49.1 CONTROLSS_INTXBAR6_G0 Register (Offset = 280h) [reset = 0h]

INT XBAR 6 Input Select.

 Return to [Summary Table](#)
Table 3-925. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5280h

Figure 3-536. CONTROLSS_INTXBAR6_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR6_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR6_G0_SEL							
R/W							
0h							

Table 3-926. CONTROLSS_INTXBAR6_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR6_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.50 CONTROLSS_INTXBAR6_G1 Register

3.13.2.50.1 CONTROLSS_INTXBAR6_G1 Register (Offset = 284h) [reset = 0h]

INT XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-927. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5284h

Figure 3-537. CONTROLSS_INTXBAR6_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR6_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR6_G1_SEL							
R/W							
0h							

Table 3-928. CONTROLSS_INTXBAR6_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR6_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.51 CONTROLSS_INTXBAR6_G2 Register

3.13.2.51.1 CONTROLSS_INTXBAR6_G2 Register (Offset = 288h) [reset = 0h]

INT XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-929. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5288h

Figure 3-538. CONTROLSS_INTXBAR6_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR6_G2_SEL_EVTAGG		RESERVED					
R/W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		INTXBAR6_G2_SEL_ADC					
NONE		R/W					
0h		0h					
7	6	5	4	3	2	1	0
INTXBAR6_G2_SEL_ADC							
R/W							
0h							

Table 3-930. CONTROLSS_INTXBAR6_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR6_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR6_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.52 CONTROLSS_INTXBAR6_G3 Register

3.13.2.52.1 CONTROLSS_INTXBAR6_G3 Register (Offset = 28Ch) [reset = 0h]

INT XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-931. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 528Ch

Figure 3-539. CONTROLSS_INTXBAR6_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR6_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR6_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-932. CONTROLSS_INTXBAR6_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR6_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR6_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.53 CONTROLSS_INTXBAR6_G4 Register

3.13.2.53.1 CONTROLSS_INTXBAR6_G4 Register (Offset = 290h) [reset = 0h]

INT XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-933. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5290h

Figure 3-540. CONTROLSS_INTXBAR6_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR6_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR6_G4_SEL							
R/W							
0h							

Table 3-934. CONTROLSS_INTXBAR6_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR6_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.54 CONTROLSS_INTXBAR6_G5 Register

3.13.2.54.1 CONTROLSS_INTXBAR6_G5 Register (Offset = 294h) [reset = 0h]

INT XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-935. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5294h

Figure 3-541. CONTROLSS_INTXBAR6_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR6_G5_SEL							
R/W							
0h							

Table 3-936. CONTROLSS_INTXBAR6_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR6_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.55 CONTROLSS_INTXBAR6_G6 Register

3.13.2.55.1 CONTROLSS_INTXBAR6_G6 Register (Offset = 298h) [reset = 0h]

INT XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-937. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5298h

Figure 3-542. CONTROLSS_INTXBAR6_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR6_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-938. CONTROLSS_INTXBAR6_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR6_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.56 CONTROLSS_INTXBAR6_G7 Register

3.13.2.56.1 CONTROLSS_INTXBAR6_G7 Register (Offset = 29Ch) [reset = 0h]

INT XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-939. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 529Ch

Figure 3-543. CONTROLSS_INTXBAR6_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR6_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR6_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR6_G7_SEL							
R/W							
0h							

Table 3-940. CONTROLSS_INTXBAR6_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR6_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.57 CONTROLSS_INTXBAR7_G0 Register
3.13.2.57.1 CONTROLSS_INTXBAR7_G0 Register (Offset = 2C0h) [reset = 0h]

INT XBAR 7 Input Select.

 Return to [Summary Table](#)
Table 3-941. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52C0h

Figure 3-544. CONTROLSS_INTXBAR7_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR7_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR7_G0_SEL							
R/W							
0h							

Table 3-942. CONTROLSS_INTXBAR7_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR7_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.58 CONTROLSS_INTXBAR7_G1 Register

3.13.2.58.1 CONTROLSS_INTXBAR7_G1 Register (Offset = 2C4h) [reset = 0h]

INT XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-943. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52C4h

Figure 3-545. CONTROLSS_INTXBAR7_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR7_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR7_G1_SEL							
R/W							
0h							

Table 3-944. CONTROLSS_INTXBAR7_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR7_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.59 CONTROLSS_INTXBAR7_G2 Register

3.13.2.59.1 CONTROLSS_INTXBAR7_G2 Register (Offset = 2C8h) [reset = 0h]

INT XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-945. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52C8h

Figure 3-546. CONTROLSS_INTXBAR7_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR7_G2_SEL_EVTAGG		RESERVED					
R/W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		INTXBAR7_G2_SEL_ADC					
NONE		R/W					
0h		0h					
7	6	5	4	3	2	1	0
INTXBAR7_G2_SEL_ADC							
R/W							
0h							

Table 3-946. CONTROLSS_INTXBAR7_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR7_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR7_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.60 CONTROLSS_INTXBAR7_G3 Register

3.13.2.60.1 CONTROLSS_INTXBAR7_G3 Register (Offset = 2CCh) [reset = 0h]

INT XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-947. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52CCh

Figure 3-547. CONTROLSS_INTXBAR7_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR7_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR7_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-948. CONTROLSS_INTXBAR7_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR7_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR7_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.61 CONTROLSS_INTXBAR7_G4 Register

3.13.2.61.1 CONTROLSS_INTXBAR7_G4 Register (Offset = 2D0h) [reset = 0h]

INT XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-949. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52D0h

Figure 3-548. CONTROLSS_INTXBAR7_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR7_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR7_G4_SEL							
R/W							
0h							

Table 3-950. CONTROLSS_INTXBAR7_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR7_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.62 CONTROLSS_INTXBAR7_G5 Register

3.13.2.62.1 CONTROLSS_INTXBAR7_G5 Register (Offset = 2D4h) [reset = 0h]

INT XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-951. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52D4h

Figure 3-549. CONTROLSS_INTXBAR7_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR7_G5_SEL							
R/W							
0h							

Table 3-952. CONTROLSS_INTXBAR7_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR7_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.63 CONTROLSS_INTXBAR7_G6 Register

3.13.2.63.1 CONTROLSS_INTXBAR7_G6 Register (Offset = 2D8h) [reset = 0h]

INT XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-953. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52D8h

Figure 3-550. CONTROLSS_INTXBAR7_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR7_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-954. CONTROLSS_INTXBAR7_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR7_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.64 CONTROLSS_INTXBAR7_G7 Register

3.13.2.64.1 CONTROLSS_INTXBAR7_G7 Register (Offset = 2DCh) [reset = 0h]

INT XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-955. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 52DCh

Figure 3-551. CONTROLSS_INTXBAR7_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR7_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR7_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR7_G7_SEL							
R/W							
0h							

Table 3-956. CONTROLSS_INTXBAR7_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR7_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.65 CONTROLSS_INTXBAR8_G0 Register
3.13.2.65.1 CONTROLSS_INTXBAR8_G0 Register (Offset = 300h) [reset = 0h]

INT XBAR 8 Input Select.

 Return to [Summary Table](#)
Table 3-957. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5300h

Figure 3-552. CONTROLSS_INTXBAR8_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR8_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR8_G0_SEL							
R/W							
0h							

Table 3-958. CONTROLSS_INTXBAR8_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR8_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.66 CONTROLSS_INTXBAR8_G1 Register

3.13.2.66.1 CONTROLSS_INTXBAR8_G1 Register (Offset = 304h) [reset = 0h]

INT XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-959. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5304h

Figure 3-553. CONTROLSS_INTXBAR8_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR8_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR8_G1_SEL							
R/W							
0h							

Table 3-960. CONTROLSS_INTXBAR8_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR8_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.67 CONTROLSS_INTXBAR8_G2 Register

3.13.2.67.1 CONTROLSS_INTXBAR8_G2 Register (Offset = 308h) [reset = 0h]

INT XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-961. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5308h

Figure 3-554. CONTROLSS_INTXBAR8_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR8_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR8_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR8_G2_SEL_ADC							
R/W							
0h							

Table 3-962. CONTROLSS_INTXBAR8_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR8_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR8_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.68 CONTROLSS_INTXBAR8_G3 Register

3.13.2.68.1 CONTROLSS_INTXBAR8_G3 Register (Offset = 30Ch) [reset = 0h]

INT XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-963. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 530Ch

Figure 3-555. CONTROLSS_INTXBAR8_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR8_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR8_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-964. CONTROLSS_INTXBAR8_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR8_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR8_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.69 CONTROLSS_INTXBAR8_G4 Register

3.13.2.69.1 CONTROLSS_INTXBAR8_G4 Register (Offset = 310h) [reset = 0h]

INT XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-965. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5310h

Figure 3-556. CONTROLSS_INTXBAR8_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR8_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR8_G4_SEL							
R/W							
0h							

Table 3-966. CONTROLSS_INTXBAR8_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR8_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.70 CONTROLSS_INTXBAR8_G5 Register

3.13.2.70.1 CONTROLSS_INTXBAR8_G5 Register (Offset = 314h) [reset = 0h]

INT XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-967. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5314h

Figure 3-557. CONTROLSS_INTXBAR8_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR8_G5_SEL							
R/W							
0h							

Table 3-968. CONTROLSS_INTXBAR8_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR8_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.71 CONTROLSS_INTXBAR8_G6 Register

3.13.2.71.1 CONTROLSS_INTXBAR8_G6 Register (Offset = 318h) [reset = 0h]

INT XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-969. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5318h

Figure 3-558. CONTROLSS_INTXBAR8_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR8_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-970. CONTROLSS_INTXBAR8_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR8_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.72 CONTROLSS_INTXBAR8_G7 Register

3.13.2.72.1 CONTROLSS_INTXBAR8_G7 Register (Offset = 31Ch) [reset = 0h]

INT XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-971. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 531Ch

Figure 3-559. CONTROLSS_INTXBAR8_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR8_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR8_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR8_G7_SEL							
R/W							
0h							

Table 3-972. CONTROLSS_INTXBAR8_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR8_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.73 CONTROLSS_INTXBAR9_G0 Register

3.13.2.73.1 CONTROLSS_INTXBAR9_G0 Register (Offset = 340h) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-973. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5340h

Figure 3-560. CONTROLSS_INTXBAR9_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR9_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR9_G0_SEL							
R/W							
0h							

Table 3-974. CONTROLSS_INTXBAR9_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR9_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.74 CONTROLSS_INTXBAR9_G1 Register

3.13.2.74.1 CONTROLSS_INTXBAR9_G1 Register (Offset = 344h) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-975. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5344h

Figure 3-561. CONTROLSS_INTXBAR9_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR9_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR9_G1_SEL							
R/W							
0h							

Table 3-976. CONTROLSS_INTXBAR9_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR9_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.75 CONTROLSS_INTXBAR9_G2 Register

3.13.2.75.1 CONTROLSS_INTXBAR9_G2 Register (Offset = 348h) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-977. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5348h

Figure 3-562. CONTROLSS_INTXBAR9_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR9_G2_SEL_EVTAGG							
RESERVED							
R/W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
INTXBAR9_G2_SEL_ADC							
R/W							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR9_G2_SEL_ADC							
R/W							
0h							

Table 3-978. CONTROLSS_INTXBAR9_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR9_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR9_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.76 CONTROLSS_INTXBAR9_G3 Register

3.13.2.76.1 CONTROLSS_INTXBAR9_G3 Register (Offset = 34Ch) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-979. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 534Ch

Figure 3-563. CONTROLSS_INTXBAR9_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR9_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR9_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-980. CONTROLSS_INTXBAR9_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR9_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR9_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.77 CONTROLSS_INTXBAR9_G4 Register

3.13.2.77.1 CONTROLSS_INTXBAR9_G4 Register (Offset = 350h) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-981. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5350h

Figure 3-564. CONTROLSS_INTXBAR9_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR9_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR9_G4_SEL							
R/W							
0h							

Table 3-982. CONTROLSS_INTXBAR9_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR9_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.78 CONTROLSS_INTXBAR9_G5 Register

3.13.2.78.1 CONTROLSS_INTXBAR9_G5 Register (Offset = 354h) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-983. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5354h

Figure 3-565. CONTROLSS_INTXBAR9_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR9_G5_SEL							
R/W							
0h							

Table 3-984. CONTROLSS_INTXBAR9_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR9_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.79 CONTROLSS_INTXBAR9_G6 Register

3.13.2.79.1 CONTROLSS_INTXBAR9_G6 Register (Offset = 358h) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-985. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5358h

Figure 3-566. CONTROLSS_INTXBAR9_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR9_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-986. CONTROLSS_INTXBAR9_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR9_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.80 CONTROLSS_INTXBAR9_G7 Register

3.13.2.80.1 CONTROLSS_INTXBAR9_G7 Register (Offset = 35Ch) [reset = 0h]

INT XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-987. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 535Ch

Figure 3-567. CONTROLSS_INTXBAR9_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR9_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR9_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR9_G7_SEL							
R/W							
0h							

Table 3-988. CONTROLSS_INTXBAR9_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR9_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.81 CONTROLSS_INTXBAR10_G0 Register

3.13.2.81.1 CONTROLSS_INTXBAR10_G0 Register (Offset = 380h) [reset = 0h]

INT XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-989. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5380h

Figure 3-568. CONTROLSS_INTXBAR10_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR10_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR10_G0_SEL							
R/W							
0h							

Table 3-990. CONTROLSS_INTXBAR10_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR10_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.82 CONTROLSS_INTXBAR10_G1 Register

3.13.2.82.1 CONTROLSS_INTXBAR10_G1 Register (Offset = 384h) [reset = 0h]

INT XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-991. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5384h

Figure 3-569. CONTROLSS_INTXBAR10_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR10_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR10_G1_SEL							
R/W							
0h							

Table 3-992. CONTROLSS_INTXBAR10_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR10_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.83 CONTROLSS_INTXBAR10_G2 Register
3.13.2.83.1 CONTROLSS_INTXBAR10_G2 Register (Offset = 388h) [reset = 0h]

INT XBAR 10 Input Select.

 Return to [Summary Table](#)
Table 3-993. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5388h

Figure 3-570. CONTROLSS_INTXBAR10_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR10_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR10_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR10_G2_SEL_ADC							
R/W							
0h							

Table 3-994. CONTROLSS_INTXBAR10_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR10_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR10_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.84 CONTROLSS_INTXBAR10_G3 Register

3.13.2.84.1 CONTROLSS_INTXBAR10_G3 Register (Offset = 38Ch) [reset = 0h]

INT XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-995. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 538Ch

Figure 3-571. CONTROLSS_INTXBAR10_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR10_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR10_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-996. CONTROLSS_INTXBAR10_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR10_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR10_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.85 CONTROLSS_INTXBAR10_G4 Register

3.13.2.85.1 CONTROLSS_INTXBAR10_G4 Register (Offset = 390h) [reset = 0h]

INT XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-997. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5390h

Figure 3-572. CONTROLSS_INTXBAR10_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR10_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR10_G4_SEL							
R/W							
0h							

Table 3-998. CONTROLSS_INTXBAR10_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR10_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.86 CONTROLSS_INTXBAR10_G5 Register

3.13.2.86.1 CONTROLSS_INTXBAR10_G5 Register (Offset = 394h) [reset = 0h]

INT XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-999. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5394h

Figure 3-573. CONTROLSS_INTXBAR10_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR10_G5_SEL							
R/W							
0h							

Table 3-1000. CONTROLSS_INTXBAR10_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR10_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.87 CONTROLSS_INTXBAR10_G6 Register
3.13.2.87.1 CONTROLSS_INTXBAR10_G6 Register (Offset = 398h) [reset = 0h]

INT XBAR 10 Input Select.

 Return to [Summary Table](#)
Table 3-1001. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5398h

Figure 3-574. CONTROLSS_INTXBAR10_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR10_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1002. CONTROLSS_INTXBAR10_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR10_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.88 CONTROLSS_INTXBAR10_G7 Register

3.13.2.88.1 CONTROLSS_INTXBAR10_G7 Register (Offset = 39Ch) [reset = 0h]

INT XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-1003. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 539Ch

Figure 3-575. CONTROLSS_INTXBAR10_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR10_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR10_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR10_G7_SEL							
R/W							
0h							

Table 3-1004. CONTROLSS_INTXBAR10_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR10_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.89 CONTROLSS_INTXBAR11_G0 Register
3.13.2.89.1 CONTROLSS_INTXBAR11_G0 Register (Offset = 3C0h) [reset = 0h]

INT XBAR 11 Input Select.

 Return to [Summary Table](#)
Table 3-1005. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53C0h

Figure 3-576. CONTROLSS_INTXBAR11_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR11_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR11_G0_SEL							
R/W							
0h							

Table 3-1006. CONTROLSS_INTXBAR11_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR11_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.90 CONTROLSS_INTXBAR11_G1 Register

3.13.2.90.1 CONTROLSS_INTXBAR11_G1 Register (Offset = 3C4h) [reset = 0h]

INT XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1007. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53C4h

Figure 3-577. CONTROLSS_INTXBAR11_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR11_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR11_G1_SEL							
R/W							
0h							

Table 3-1008. CONTROLSS_INTXBAR11_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR11_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.91 CONTROLSS_INTXBAR11_G2 Register

3.13.2.91.1 CONTROLSS_INTXBAR11_G2 Register (Offset = 3C8h) [reset = 0h]

INT XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1009. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53C8h

Figure 3-578. CONTROLSS_INTXBAR11_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR11_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR11_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR11_G2_SEL_ADC							
R/W							
0h							

Table 3-1010. CONTROLSS_INTXBAR11_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR11_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR11_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.92 CONTROLSS_INTXBAR11_G3 Register

3.13.2.92.1 CONTROLSS_INTXBAR11_G3 Register (Offset = 3CCh) [reset = 0h]

INT XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1011. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53CCh

Figure 3-579. CONTROLSS_INTXBAR11_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR11_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR11_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1012. CONTROLSS_INTXBAR11_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR11_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR11_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.93 CONTROLSS_INTXBAR11_G4 Register

3.13.2.93.1 CONTROLSS_INTXBAR11_G4 Register (Offset = 3D0h) [reset = 0h]

INT XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1013. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53D0h

Figure 3-580. CONTROLSS_INTXBAR11_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR11_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR11_G4_SEL							
R/W							
0h							

Table 3-1014. CONTROLSS_INTXBAR11_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR11_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.94 CONTROLSS_INTXBAR11_G5 Register

3.13.2.94.1 CONTROLSS_INTXBAR11_G5 Register (Offset = 3D4h) [reset = 0h]

INT XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1015. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53D4h

Figure 3-581. CONTROLSS_INTXBAR11_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR11_G5_SEL							
R/W							
0h							

Table 3-1016. CONTROLSS_INTXBAR11_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR11_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.95 CONTROLSS_INTXBAR11_G6 Register

3.13.2.95.1 CONTROLSS_INTXBAR11_G6 Register (Offset = 3D8h) [reset = 0h]

INT XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1017. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53D8h

Figure 3-582. CONTROLSS_INTXBAR11_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR11_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1018. CONTROLSS_INTXBAR11_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR11_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.96 CONTROLSS_INTXBAR11_G7 Register

3.13.2.96.1 CONTROLSS_INTXBAR11_G7 Register (Offset = 3DCh) [reset = 0h]

INT XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1019. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 53DCh

Figure 3-583. CONTROLSS_INTXBAR11_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR11_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR11_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR11_G7_SEL							
R/W							
0h							

Table 3-1020. CONTROLSS_INTXBAR11_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR11_G7_SEL	R/W	0h	Corresponding INT XBAR G8 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.97 CONTROLSS_INTXBAR12_G0 Register
3.13.2.97.1 CONTROLSS_INTXBAR12_G0 Register (Offset = 400h) [reset = 0h]

INT XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-1021. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5400h

Figure 3-584. CONTROLSS_INTXBAR12_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR12_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR12_G0_SEL							
R/W							
0h							

Table 3-1022. CONTROLSS_INTXBAR12_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR12_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.98 CONTROLSS_INTXBAR12_G1 Register

3.13.2.98.1 CONTROLSS_INTXBAR12_G1 Register (Offset = 404h) [reset = 0h]

INT XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1023. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5404h

Figure 3-585. CONTROLSS_INTXBAR12_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR12_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR12_G1_SEL							
R/W							
0h							

Table 3-1024. CONTROLSS_INTXBAR12_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR12_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.99 CONTROLSS_INTXBAR12_G2 Register
3.13.2.99.1 CONTROLSS_INTXBAR12_G2 Register (Offset = 408h) [reset = 0h]

INT XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-1025. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5408h

Figure 3-586. CONTROLSS_INTXBAR12_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR12_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR12_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR12_G2_SEL_ADC							
R/W							
0h							

Table 3-1026. CONTROLSS_INTXBAR12_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR12_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR12_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.100 CONTROLSS_INTXBAR12_G3 Register

3.13.2.100.1 CONTROLSS_INTXBAR12_G3 Register (Offset = 40Ch) [reset = 0h]

INT XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1027. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 540Ch

Figure 3-587. CONTROLSS_INTXBAR12_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR12_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR12_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1028. CONTROLSS_INTXBAR12_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR12_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR12_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.101 CONTROLSS_INTXBAR12_G4 Register
3.13.2.101.1 CONTROLSS_INTXBAR12_G4 Register (Offset = 410h) [reset = 0h]

INT XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-1029. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5410h

Figure 3-588. CONTROLSS_INTXBAR12_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR12_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR12_G4_SEL							
R/W							
0h							

Table 3-1030. CONTROLSS_INTXBAR12_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR12_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.102 CONTROLSS_INTXBAR12_G5 Register

3.13.2.102.1 CONTROLSS_INTXBAR12_G5 Register (Offset = 414h) [reset = 0h]

INT XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1031. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5414h

Figure 3-589. CONTROLSS_INTXBAR12_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR12_G5_SEL							
R/W							
0h							

Table 3-1032. CONTROLSS_INTXBAR12_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR12_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.103 CONTROLSS_INTXBAR12_G6 Register
3.13.2.103.1 CONTROLSS_INTXBAR12_G6 Register (Offset = 418h) [reset = 0h]

INT XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-1033. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5418h

Figure 3-590. CONTROLSS_INTXBAR12_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR12_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1034. CONTROLSS_INTXBAR12_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR12_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.104 CONTROLSS_INTXBAR12_G7 Register

3.13.2.104.1 CONTROLSS_INTXBAR12_G7 Register (Offset = 41Ch) [reset = 0h]

INT XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1035. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 541Ch

Figure 3-591. CONTROLSS_INTXBAR12_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR12_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR12_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR12_G7_SEL							
R/W							
0h							

Table 3-1036. CONTROLSS_INTXBAR12_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR12_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.105 CONTROLSS_INTXBAR13_G0 Register
3.13.2.105.1 CONTROLSS_INTXBAR13_G0 Register (Offset = 440h) [reset = 0h]

INT XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-1037. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5440h

Figure 3-592. CONTROLSS_INTXBAR13_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR13_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR13_G0_SEL							
R/W							
0h							

Table 3-1038. CONTROLSS_INTXBAR13_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR13_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.106 CONTROLSS_INTXBAR13_G1 Register
3.13.2.106.1 CONTROLSS_INTXBAR13_G1 Register (Offset = 444h) [reset = 0h]

INT XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-1039. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5444h

Figure 3-593. CONTROLSS_INTXBAR13_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR13_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR13_G1_SEL							
R/W							
0h							

Table 3-1040. CONTROLSS_INTXBAR13_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR13_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.107 CONTROLSS_INTXBAR13_G2 Register
3.13.2.107.1 CONTROLSS_INTXBAR13_G2 Register (Offset = 448h) [reset = 0h]

INT XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-1041. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5448h

Figure 3-594. CONTROLSS_INTXBAR13_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR13_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR13_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR13_G2_SEL_ADC							
R/W							
0h							

Table 3-1042. CONTROLSS_INTXBAR13_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR13_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR13_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.108 CONTROLSS_INTXBAR13_G3 Register

3.13.2.108.1 CONTROLSS_INTXBAR13_G3 Register (Offset = 44Ch) [reset = 0h]

INT XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1043. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 544Ch

Figure 3-595. CONTROLSS_INTXBAR13_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR13_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR13_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1044. CONTROLSS_INTXBAR13_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR13_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR13_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.109 CONTROLSS_INTXBAR13_G4 Register
3.13.2.109.1 CONTROLSS_INTXBAR13_G4 Register (Offset = 450h) [reset = 0h]

INT XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-1045. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5450h

Figure 3-596. CONTROLSS_INTXBAR13_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR13_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR13_G4_SEL							
R/W							
0h							

Table 3-1046. CONTROLSS_INTXBAR13_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR13_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.110 CONTROLSS_INTXBAR13_G5 Register

3.13.2.110.1 CONTROLSS_INTXBAR13_G5 Register (Offset = 454h) [reset = 0h]

INT XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1047. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5454h

Figure 3-597. CONTROLSS_INTXBAR13_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR13_G5_SEL							
R/W							
0h							

Table 3-1048. CONTROLSS_INTXBAR13_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR13_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.111 CONTROLSS_INTXBAR13_G6 Register
3.13.2.111.1 CONTROLSS_INTXBAR13_G6 Register (Offset = 458h) [reset = 0h]

INT XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-1049. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5458h

Figure 3-598. CONTROLSS_INTXBAR13_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR13_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1050. CONTROLSS_INTXBAR13_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR13_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.112 CONTROLSS_INTXBAR13_G7 Register

3.13.2.112.1 CONTROLSS_INTXBAR13_G7 Register (Offset = 45Ch) [reset = 0h]

INT XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1051. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 545Ch

Figure 3-599. CONTROLSS_INTXBAR13_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR13_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR13_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR13_G7_SEL							
R/W							
0h							

Table 3-1052. CONTROLSS_INTXBAR13_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR13_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.113 CONTROLSS_INTXBAR14_G0 Register
3.13.2.113.1 CONTROLSS_INTXBAR14_G0 Register (Offset = 480h) [reset = 0h]

INT XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-1053. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5480h

Figure 3-600. CONTROLSS_INTXBAR14_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR14_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR14_G0_SEL							
R/W							
0h							

Table 3-1054. CONTROLSS_INTXBAR14_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR14_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.114 CONTROLSS_INTXBAR14_G1 Register

3.13.2.114.1 CONTROLSS_INTXBAR14_G1 Register (Offset = 484h) [reset = 0h]

INT XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1055. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5484h

Figure 3-601. CONTROLSS_INTXBAR14_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR14_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR14_G1_SEL							
R/W							
0h							

Table 3-1056. CONTROLSS_INTXBAR14_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR14_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.115 CONTROLSS_INTXBAR14_G2 Register
3.13.2.115.1 CONTROLSS_INTXBAR14_G2 Register (Offset = 488h) [reset = 0h]

INT XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-1057. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5488h

Figure 3-602. CONTROLSS_INTXBAR14_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR14_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR14_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR14_G2_SEL_ADC							
R/W							
0h							

Table 3-1058. CONTROLSS_INTXBAR14_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR14_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR14_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.116 CONTROLSS_INTXBAR14_G3 Register

3.13.2.116.1 CONTROLSS_INTXBAR14_G3 Register (Offset = 48Ch) [reset = 0h]

INT XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1059. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 548Ch

Figure 3-603. CONTROLSS_INTXBAR14_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR14_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR14_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1060. CONTROLSS_INTXBAR14_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR14_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR14_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.117 CONTROLSS_INTXBAR14_G4 Register
3.13.2.117.1 CONTROLSS_INTXBAR14_G4 Register (Offset = 490h) [reset = 0h]

INT XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-1061. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5490h

Figure 3-604. CONTROLSS_INTXBAR14_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR14_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR14_G4_SEL							
R/W							
0h							

Table 3-1062. CONTROLSS_INTXBAR14_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR14_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.118 CONTROLSS_INTXBAR14_G5 Register

3.13.2.118.1 CONTROLSS_INTXBAR14_G5 Register (Offset = 494h) [reset = 0h]

INT XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1063. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5494h

Figure 3-605. CONTROLSS_INTXBAR14_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR14_G5_SEL							
R/W							
0h							

Table 3-1064. CONTROLSS_INTXBAR14_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR14_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.119 CONTROLSS_INTXBAR14_G6 Register
3.13.2.119.1 CONTROLSS_INTXBAR14_G6 Register (Offset = 498h) [reset = 0h]

INT XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-1065. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5498h

Figure 3-606. CONTROLSS_INTXBAR14_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR14_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1066. CONTROLSS_INTXBAR14_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR14_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.120 CONTROLSS_INTXBAR14_G7 Register

3.13.2.120.1 CONTROLSS_INTXBAR14_G7 Register (Offset = 49Ch) [reset = 0h]

INT XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1067. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 549Ch

Figure 3-607. CONTROLSS_INTXBAR14_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR14_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR14_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR14_G7_SEL							
R/W							
0h							

Table 3-1068. CONTROLSS_INTXBAR14_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR14_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.121 CONTROLSS_INTXBAR15_G0 Register
3.13.2.121.1 CONTROLSS_INTXBAR15_G0 Register (Offset = 4C0h) [reset = 0h]

INT XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-1069. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54C0h

Figure 3-608. CONTROLSS_INTXBAR15_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR15_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR15_G0_SEL							
R/W							
0h							

Table 3-1070. CONTROLSS_INTXBAR15_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR15_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.122 CONTROLSS_INTXBAR15_G1 Register
3.13.2.122.1 CONTROLSS_INTXBAR15_G1 Register (Offset = 4C4h) [reset = 0h]

INT XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-1071. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54C4h

Figure 3-609. CONTROLSS_INTXBAR15_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR15_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR15_G1_SEL							
R/W							
0h							

Table 3-1072. CONTROLSS_INTXBAR15_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR15_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.123 CONTROLSS_INTXBAR15_G2 Register
3.13.2.123.1 CONTROLSS_INTXBAR15_G2 Register (Offset = 4C8h) [reset = 0h]

INT XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-1073. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54C8h

Figure 3-610. CONTROLSS_INTXBAR15_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR15_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR15_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR15_G2_SEL_ADC							
R/W							
0h							

Table 3-1074. CONTROLSS_INTXBAR15_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR15_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR15_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.124 CONTROLSS_INTXBAR15_G3 Register

3.13.2.124.1 CONTROLSS_INTXBAR15_G3 Register (Offset = 4CCh) [reset = 0h]

INT XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-1075. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54CCh

Figure 3-611. CONTROLSS_INTXBAR15_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR15_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR15_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1076. CONTROLSS_INTXBAR15_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR15_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR15_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.125 CONTROLSS_INTXBAR15_G4 Register
3.13.2.125.1 CONTROLSS_INTXBAR15_G4 Register (Offset = 4D0h) [reset = 0h]

INT XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-1077. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54D0h

Figure 3-612. CONTROLSS_INTXBAR15_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR15_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR15_G4_SEL							
R/W							
0h							

Table 3-1078. CONTROLSS_INTXBAR15_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR15_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.126 CONTROLSS_INTXBAR15_G5 Register

3.13.2.126.1 CONTROLSS_INTXBAR15_G5 Register (Offset = 4D4h) [reset = 0h]

INT XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-1079. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54D4h

Figure 3-613. CONTROLSS_INTXBAR15_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR15_G5_SEL							
R/W							
0h							

Table 3-1080. CONTROLSS_INTXBAR15_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR15_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.127 CONTROLSS_INTXBAR15_G6 Register
3.13.2.127.1 CONTROLSS_INTXBAR15_G6 Register (Offset = 4D8h) [reset = 0h]

INT XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-1081. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54D8h

Figure 3-614. CONTROLSS_INTXBAR15_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR15_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1082. CONTROLSS_INTXBAR15_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR15_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.128 CONTROLSS_INTXBAR15_G7 Register

3.13.2.128.1 CONTROLSS_INTXBAR15_G7 Register (Offset = 4DCh) [reset = 0h]

INT XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-1083. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 54DCh

Figure 3-615. CONTROLSS_INTXBAR15_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR15_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR15_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR15_G7_SEL							
R/W							
0h							

Table 3-1084. CONTROLSS_INTXBAR15_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR15_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.129 CONTROLSS_INTXBAR16_G0 Register
3.13.2.129.1 CONTROLSS_INTXBAR16_G0 Register (Offset = 500h) [reset = 0h]

INT XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-1085. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5500h

Figure 3-616. CONTROLSS_INTXBAR16_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR16_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR16_G0_SEL							
R/W							
0h							

Table 3-1086. CONTROLSS_INTXBAR16_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR16_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.130 CONTROLSS_INTXBAR16_G1 Register
3.13.2.130.1 CONTROLSS_INTXBAR16_G1 Register (Offset = 504h) [reset = 0h]

INT XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-1087. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5504h

Figure 3-617. CONTROLSS_INTXBAR16_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR16_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR16_G1_SEL							
R/W							
0h							

Table 3-1088. CONTROLSS_INTXBAR16_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR16_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.131 CONTROLSS_INTXBAR16_G2 Register
3.13.2.131.1 CONTROLSS_INTXBAR16_G2 Register (Offset = 508h) [reset = 0h]

INT XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-1089. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5508h

Figure 3-618. CONTROLSS_INTXBAR16_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR16_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR16_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR16_G2_SEL_ADC							
R/W							
0h							

Table 3-1090. CONTROLSS_INTXBAR16_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR16_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR16_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.132 CONTROLSS_INTXBAR16_G3 Register

3.13.2.132.1 CONTROLSS_INTXBAR16_G3 Register (Offset = 50Ch) [reset = 0h]

INT XBAR 16 Input Select.

Return to [Summary Table](#)

Table 3-1091. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 550Ch

Figure 3-619. CONTROLSS_INTXBAR16_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR16_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR16_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1092. CONTROLSS_INTXBAR16_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR16_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR16_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.133 CONTROLSS_INTXBAR16_G4 Register
3.13.2.133.1 CONTROLSS_INTXBAR16_G4 Register (Offset = 510h) [reset = 0h]

INT XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-1093. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5510h

Figure 3-620. CONTROLSS_INTXBAR16_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR16_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR16_G4_SEL							
R/W							
0h							

Table 3-1094. CONTROLSS_INTXBAR16_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR16_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.134 CONTROLSS_INTXBAR16_G5 Register

3.13.2.134.1 CONTROLSS_INTXBAR16_G5 Register (Offset = 514h) [reset = 0h]

INT XBAR 16 Input Select.

Return to [Summary Table](#)

Table 3-1095. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5514h

Figure 3-621. CONTROLSS_INTXBAR16_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR16_G5_SEL							
R/W							
0h							

Table 3-1096. CONTROLSS_INTXBAR16_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR16_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.135 CONTROLSS_INTXBAR16_G6 Register
3.13.2.135.1 CONTROLSS_INTXBAR16_G6 Register (Offset = 518h) [reset = 0h]

INT XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-1097. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5518h

Figure 3-622. CONTROLSS_INTXBAR16_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR16_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1098. CONTROLSS_INTXBAR16_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR16_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.136 CONTROLSS_INTXBAR16_G7 Register

3.13.2.136.1 CONTROLSS_INTXBAR16_G7 Register (Offset = 51Ch) [reset = 0h]

INT XBAR 16 Input Select.

Return to [Summary Table](#)

Table 3-1099. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 551Ch

Figure 3-623. CONTROLSS_INTXBAR16_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR16_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR16_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR16_G7_SEL							
R/W							
0h							

Table 3-1100. CONTROLSS_INTXBAR16_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR16_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.137 CONTROLSS_INTXBAR17_G0 Register
3.13.2.137.1 CONTROLSS_INTXBAR17_G0 Register (Offset = 540h) [reset = 0h]

INT XBAR 17 Input Select.

 Return to [Summary Table](#)
Table 3-1101. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5540h

Figure 3-624. CONTROLSS_INTXBAR17_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR17_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR17_G0_SEL							
R/W							
0h							

Table 3-1102. CONTROLSS_INTXBAR17_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR17_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.138 CONTROLSS_INTXBAR17_G1 Register

3.13.2.138.1 CONTROLSS_INTXBAR17_G1 Register (Offset = 544h) [reset = 0h]

INT XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-1103. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5544h

Figure 3-625. CONTROLSS_INTXBAR17_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR17_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR17_G1_SEL							
R/W							
0h							

Table 3-1104. CONTROLSS_INTXBAR17_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR17_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.139 CONTROLSS_INTXBAR17_G2 Register
3.13.2.139.1 CONTROLSS_INTXBAR17_G2 Register (Offset = 548h) [reset = 0h]

INT XBAR 17 Input Select.

 Return to [Summary Table](#)
Table 3-1105. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5548h

Figure 3-626. CONTROLSS_INTXBAR17_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR17_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR17_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR17_G2_SEL_ADC							
R/W							
0h							

Table 3-1106. CONTROLSS_INTXBAR17_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR17_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR17_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.140 CONTROLSS_INTXBAR17_G3 Register

3.13.2.140.1 CONTROLSS_INTXBAR17_G3 Register (Offset = 54Ch) [reset = 0h]

INT XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-1107. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 554Ch

Figure 3-627. CONTROLSS_INTXBAR17_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR17_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR17_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1108. CONTROLSS_INTXBAR17_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR17_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR17_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.141 CONTROLSS_INTXBAR17_G4 Register
3.13.2.141.1 CONTROLSS_INTXBAR17_G4 Register (Offset = 550h) [reset = 0h]

INT XBAR 17 Input Select.

 Return to [Summary Table](#)
Table 3-1109. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5550h

Figure 3-628. CONTROLSS_INTXBAR17_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR17_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR17_G4_SEL							
R/W							
0h							

Table 3-1110. CONTROLSS_INTXBAR17_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR17_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.142 CONTROLSS_INTXBAR17_G5 Register

3.13.2.142.1 CONTROLSS_INTXBAR17_G5 Register (Offset = 554h) [reset = 0h]

INT XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-1111. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5554h

Figure 3-629. CONTROLSS_INTXBAR17_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR17_G5_SEL							
R/W							
0h							

Table 3-1112. CONTROLSS_INTXBAR17_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR17_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.143 CONTROLSS_INTXBAR17_G6 Register
3.13.2.143.1 CONTROLSS_INTXBAR17_G6 Register (Offset = 558h) [reset = 0h]

INT XBAR 17 Input Select.

 Return to [Summary Table](#)
Table 3-1113. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5558h

Figure 3-630. CONTROLSS_INTXBAR17_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR17_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1114. CONTROLSS_INTXBAR17_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR17_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.144 CONTROLSS_INTXBAR17_G7 Register

3.13.2.144.1 CONTROLSS_INTXBAR17_G7 Register (Offset = 55Ch) [reset = 0h]

INT XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-1115. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 555Ch

Figure 3-631. CONTROLSS_INTXBAR17_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR17_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR17_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR17_G7_SEL							
R/W							
0h							

Table 3-1116. CONTROLSS_INTXBAR17_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR17_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.145 CONTROLSS_INTXBAR18_G0 Register
3.13.2.145.1 CONTROLSS_INTXBAR18_G0 Register (Offset = 580h) [reset = 0h]

INT XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-1117. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5580h

Figure 3-632. CONTROLSS_INTXBAR18_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR18_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR18_G0_SEL							
R/W							
0h							

Table 3-1118. CONTROLSS_INTXBAR18_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR18_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.146 CONTROLSS_INTXBAR18_G1 Register
3.13.2.146.1 CONTROLSS_INTXBAR18_G1 Register (Offset = 584h) [reset = 0h]

INT XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-1119. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5584h

Figure 3-633. CONTROLSS_INTXBAR18_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR18_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR18_G1_SEL							
R/W							
0h							

Table 3-1120. CONTROLSS_INTXBAR18_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR18_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.147 CONTROLSS_INTXBAR18_G2 Register
3.13.2.147.1 CONTROLSS_INTXBAR18_G2 Register (Offset = 588h) [reset = 0h]

INT XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-1121. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5588h

Figure 3-634. CONTROLSS_INTXBAR18_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR18_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR18_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR18_G2_SEL_ADC							
R/W							
0h							

Table 3-1122. CONTROLSS_INTXBAR18_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR18_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR18_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.148 CONTROLSS_INTXBAR18_G3 Register
3.13.2.148.1 CONTROLSS_INTXBAR18_G3 Register (Offset = 58Ch) [reset = 0h]

INT XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-1123. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 558Ch

Figure 3-635. CONTROLSS_INTXBAR18_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR18_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR18_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1124. CONTROLSS_INTXBAR18_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR18_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR18_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.149 CONTROLSS_INTXBAR18_G4 Register
3.13.2.149.1 CONTROLSS_INTXBAR18_G4 Register (Offset = 590h) [reset = 0h]

INT XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-1125. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5590h

Figure 3-636. CONTROLSS_INTXBAR18_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR18_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR18_G4_SEL							
R/W							
0h							

Table 3-1126. CONTROLSS_INTXBAR18_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR18_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.150 CONTROLSS_INTXBAR18_G5 Register

3.13.2.150.1 CONTROLSS_INTXBAR18_G5 Register (Offset = 594h) [reset = 0h]

INT XBAR 18 Input Select.

Return to [Summary Table](#)

Table 3-1127. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5594h

Figure 3-637. CONTROLSS_INTXBAR18_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR18_G5_SEL							
R/W							
0h							

Table 3-1128. CONTROLSS_INTXBAR18_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR18_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.151 CONTROLSS_INTXBAR18_G6 Register
3.13.2.151.1 CONTROLSS_INTXBAR18_G6 Register (Offset = 598h) [reset = 0h]

INT XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-1129. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5598h

Figure 3-638. CONTROLSS_INTXBAR18_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR18_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1130. CONTROLSS_INTXBAR18_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR18_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.152 CONTROLSS_INTXBAR18_G7 Register

3.13.2.152.1 CONTROLSS_INTXBAR18_G7 Register (Offset = 59Ch) [reset = 0h]

INT XBAR 18 Input Select.

Return to [Summary Table](#)

Table 3-1131. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 559Ch

Figure 3-639. CONTROLSS_INTXBAR18_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR18_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR18_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR18_G7_SEL							
R/W							
0h							

Table 3-1132. CONTROLSS_INTXBAR18_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR18_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.153 CONTROLSS_INTXBAR19_G0 Register
3.13.2.153.1 CONTROLSS_INTXBAR19_G0 Register (Offset = 5C0h) [reset = 0h]

INT XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-1133. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55C0h

Figure 3-640. CONTROLSS_INTXBAR19_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR19_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR19_G0_SEL							
R/W							
0h							

Table 3-1134. CONTROLSS_INTXBAR19_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR19_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.154 CONTROLSS_INTXBAR19_G1 Register
3.13.2.154.1 CONTROLSS_INTXBAR19_G1 Register (Offset = 5C4h) [reset = 0h]

INT XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-1135. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55C4h

Figure 3-641. CONTROLSS_INTXBAR19_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR19_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR19_G1_SEL							
R/W							
0h							

Table 3-1136. CONTROLSS_INTXBAR19_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR19_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.155 CONTROLSS_INTXBAR19_G2 Register
3.13.2.155.1 CONTROLSS_INTXBAR19_G2 Register (Offset = 5C8h) [reset = 0h]

INT XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-1137. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55C8h

Figure 3-642. CONTROLSS_INTXBAR19_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR19_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR19_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR19_G2_SEL_ADC							
R/W							
0h							

Table 3-1138. CONTROLSS_INTXBAR19_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR19_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR19_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.156 CONTROLSS_INTXBAR19_G3 Register

3.13.2.156.1 CONTROLSS_INTXBAR19_G3 Register (Offset = 5CCh) [reset = 0h]

INT XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-1139. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55CCh

Figure 3-643. CONTROLSS_INTXBAR19_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR19_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR19_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1140. CONTROLSS_INTXBAR19_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR19_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR19_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.157 CONTROLSS_INTXBAR19_G4 Register
3.13.2.157.1 CONTROLSS_INTXBAR19_G4 Register (Offset = 5D0h) [reset = 0h]

INT XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-1141. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55D0h

Figure 3-644. CONTROLSS_INTXBAR19_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR19_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR19_G4_SEL							
R/W							
0h							

Table 3-1142. CONTROLSS_INTXBAR19_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR19_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.158 CONTROLSS_INTXBAR19_G5 Register

3.13.2.158.1 CONTROLSS_INTXBAR19_G5 Register (Offset = 5D4h) [reset = 0h]

INT XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-1143. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55D4h

Figure 3-645. CONTROLSS_INTXBAR19_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR19_G5_SEL							
R/W							
0h							

Table 3-1144. CONTROLSS_INTXBAR19_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR19_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.159 CONTROLSS_INTXBAR19_G6 Register
3.13.2.159.1 CONTROLSS_INTXBAR19_G6 Register (Offset = 5D8h) [reset = 0h]

INT XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-1145. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55D8h

Figure 3-646. CONTROLSS_INTXBAR19_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR19_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1146. CONTROLSS_INTXBAR19_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR19_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.160 CONTROLSS_INTXBAR19_G7 Register

3.13.2.160.1 CONTROLSS_INTXBAR19_G7 Register (Offset = 5DCh) [reset = 0h]

INT XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-1147. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 55DCh

Figure 3-647. CONTROLSS_INTXBAR19_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR19_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR19_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR19_G7_SEL							
R/W							
0h							

Table 3-1148. CONTROLSS_INTXBAR19_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR19_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.161 CONTROLSS_INTXBAR20_G0 Register
3.13.2.161.1 CONTROLSS_INTXBAR20_G0 Register (Offset = 600h) [reset = 0h]

INT XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-1149. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5600h

Figure 3-648. CONTROLSS_INTXBAR20_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR20_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR20_G0_SEL							
R/W							
0h							

Table 3-1150. CONTROLSS_INTXBAR20_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR20_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.162 CONTROLSS_INTXBAR20_G1 Register

3.13.2.162.1 CONTROLSS_INTXBAR20_G1 Register (Offset = 604h) [reset = 0h]

INT XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-1151. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5604h

Figure 3-649. CONTROLSS_INTXBAR20_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR20_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR20_G1_SEL							
R/W							
0h							

Table 3-1152. CONTROLSS_INTXBAR20_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR20_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.163 CONTROLSS_INTXBAR20_G2 Register
3.13.2.163.1 CONTROLSS_INTXBAR20_G2 Register (Offset = 608h) [reset = 0h]

INT XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-1153. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5608h

Figure 3-650. CONTROLSS_INTXBAR20_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR20_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR20_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR20_G2_SEL_ADC							
R/W							
0h							

Table 3-1154. CONTROLSS_INTXBAR20_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR20_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR20_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.164 CONTROLSS_INTXBAR20_G3 Register

3.13.2.164.1 CONTROLSS_INTXBAR20_G3 Register (Offset = 60Ch) [reset = 0h]

INT XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-1155. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 560Ch

Figure 3-651. CONTROLSS_INTXBAR20_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR20_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR20_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1156. CONTROLSS_INTXBAR20_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR20_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR20_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.165 CONTROLSS_INTXBAR20_G4 Register
3.13.2.165.1 CONTROLSS_INTXBAR20_G4 Register (Offset = 610h) [reset = 0h]

INT XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-1157. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5610h

Figure 3-652. CONTROLSS_INTXBAR20_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR20_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR20_G4_SEL							
R/W							
0h							

Table 3-1158. CONTROLSS_INTXBAR20_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR20_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.166 CONTROLSS_INTXBAR20_G5 Register

3.13.2.166.1 CONTROLSS_INTXBAR20_G5 Register (Offset = 614h) [reset = 0h]

INT XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-1159. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5614h

Figure 3-653. CONTROLSS_INTXBAR20_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR20_G5_SEL							
R/W							
0h							

Table 3-1160. CONTROLSS_INTXBAR20_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR20_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.167 CONTROLSS_INTXBAR20_G6 Register
3.13.2.167.1 CONTROLSS_INTXBAR20_G6 Register (Offset = 618h) [reset = 0h]

INT XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-1161. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5618h

Figure 3-654. CONTROLSS_INTXBAR20_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR20_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1162. CONTROLSS_INTXBAR20_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR20_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.168 CONTROLSS_INTXBAR20_G7 Register

3.13.2.168.1 CONTROLSS_INTXBAR20_G7 Register (Offset = 61Ch) [reset = 0h]

INT XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-1163. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 561Ch

Figure 3-655. CONTROLSS_INTXBAR20_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR20_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR20_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR20_G7_SEL							
R/W							
0h							

Table 3-1164. CONTROLSS_INTXBAR20_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR20_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.169 CONTROLSS_INTXBAR21_G0 Register
3.13.2.169.1 CONTROLSS_INTXBAR21_G0 Register (Offset = 640h) [reset = 0h]

INT XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-1165. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5640h

Figure 3-656. CONTROLSS_INTXBAR21_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR21_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR21_G0_SEL							
R/W							
0h							

Table 3-1166. CONTROLSS_INTXBAR21_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR21_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.170 CONTROLSS_INTXBAR21_G1 Register

3.13.2.170.1 CONTROLSS_INTXBAR21_G1 Register (Offset = 644h) [reset = 0h]

INT XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-1167. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5644h

Figure 3-657. CONTROLSS_INTXBAR21_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR21_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR21_G1_SEL							
R/W							
0h							

Table 3-1168. CONTROLSS_INTXBAR21_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR21_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.171 CONTROLSS_INTXBAR21_G2 Register
3.13.2.171.1 CONTROLSS_INTXBAR21_G2 Register (Offset = 648h) [reset = 0h]

INT XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-1169. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5648h

Figure 3-658. CONTROLSS_INTXBAR21_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR21_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR21_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR21_G2_SEL_ADC							
R/W							
0h							

Table 3-1170. CONTROLSS_INTXBAR21_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR21_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR21_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.172 CONTROLSS_INTXBAR21_G3 Register
3.13.2.172.1 CONTROLSS_INTXBAR21_G3 Register (Offset = 64Ch) [reset = 0h]

INT XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-1171. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 564Ch

Figure 3-659. CONTROLSS_INTXBAR21_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR21_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR21_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1172. CONTROLSS_INTXBAR21_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR21_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR21_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.173 CONTROLSS_INTXBAR21_G4 Register
3.13.2.173.1 CONTROLSS_INTXBAR21_G4 Register (Offset = 650h) [reset = 0h]

INT XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-1173. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5650h

Figure 3-660. CONTROLSS_INTXBAR21_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR21_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR21_G4_SEL							
R/W							
0h							

Table 3-1174. CONTROLSS_INTXBAR21_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR21_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.174 CONTROLSS_INTXBAR21_G5 Register

3.13.2.174.1 CONTROLSS_INTXBAR21_G5 Register (Offset = 654h) [reset = 0h]

INT XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-1175. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5654h

Figure 3-661. CONTROLSS_INTXBAR21_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR21_G5_SEL							
R/W							
0h							

Table 3-1176. CONTROLSS_INTXBAR21_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR21_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.175 CONTROLSS_INTXBAR21_G6 Register
3.13.2.175.1 CONTROLSS_INTXBAR21_G6 Register (Offset = 658h) [reset = 0h]

INT XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-1177. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5658h

Figure 3-662. CONTROLSS_INTXBAR21_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR21_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1178. CONTROLSS_INTXBAR21_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR21_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.176 CONTROLSS_INTXBAR21_G7 Register

3.13.2.176.1 CONTROLSS_INTXBAR21_G7 Register (Offset = 65Ch) [reset = 0h]

INT XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-1179. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 565Ch

Figure 3-663. CONTROLSS_INTXBAR21_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR21_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR21_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR21_G7_SEL							
R/W							
0h							

Table 3-1180. CONTROLSS_INTXBAR21_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR21_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.177 CONTROLSS_INTXBAR22_G0 Register
3.13.2.177.1 CONTROLSS_INTXBAR22_G0 Register (Offset = 680h) [reset = 0h]

INT XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-1181. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5680h

Figure 3-664. CONTROLSS_INTXBAR22_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR22_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR22_G0_SEL							
R/W							
0h							

Table 3-1182. CONTROLSS_INTXBAR22_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR22_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.178 CONTROLSS_INTXBAR22_G1 Register
3.13.2.178.1 CONTROLSS_INTXBAR22_G1 Register (Offset = 684h) [reset = 0h]

INT XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-1183. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5684h

Figure 3-665. CONTROLSS_INTXBAR22_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR22_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR22_G1_SEL							
R/W							
0h							

Table 3-1184. CONTROLSS_INTXBAR22_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR22_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.179 CONTROLSS_INTXBAR22_G2 Register
3.13.2.179.1 CONTROLSS_INTXBAR22_G2 Register (Offset = 688h) [reset = 0h]

INT XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-1185. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5688h

Figure 3-666. CONTROLSS_INTXBAR22_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR22_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR22_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR22_G2_SEL_ADC							
R/W							
0h							

Table 3-1186. CONTROLSS_INTXBAR22_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR22_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR22_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.180 CONTROLSS_INTXBAR22_G3 Register

3.13.2.180.1 CONTROLSS_INTXBAR22_G3 Register (Offset = 68Ch) [reset = 0h]

INT XBAR 22 Input Select.

Return to [Summary Table](#)

Table 3-1187. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 568Ch

Figure 3-667. CONTROLSS_INTXBAR22_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR22_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR22_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1188. CONTROLSS_INTXBAR22_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR22_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR22_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.181 CONTROLSS_INTXBAR22_G4 Register
3.13.2.181.1 CONTROLSS_INTXBAR22_G4 Register (Offset = 690h) [reset = 0h]

INT XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-1189. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5690h

Figure 3-668. CONTROLSS_INTXBAR22_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR22_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR22_G4_SEL							
R/W							
0h							

Table 3-1190. CONTROLSS_INTXBAR22_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR22_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.182 CONTROLSS_INTXBAR22_G5 Register

3.13.2.182.1 CONTROLSS_INTXBAR22_G5 Register (Offset = 694h) [reset = 0h]

INT XBAR 22 Input Select.

Return to [Summary Table](#)

Table 3-1191. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5694h

Figure 3-669. CONTROLSS_INTXBAR22_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR22_G5_SEL							
R/W							
0h							

Table 3-1192. CONTROLSS_INTXBAR22_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR22_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.183 CONTROLSS_INTXBAR22_G6 Register
3.13.2.183.1 CONTROLSS_INTXBAR22_G6 Register (Offset = 698h) [reset = 0h]

INT XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-1193. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5698h

Figure 3-670. CONTROLSS_INTXBAR22_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR22_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1194. CONTROLSS_INTXBAR22_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR22_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.184 CONTROLSS_INTXBAR22_G7 Register

3.13.2.184.1 CONTROLSS_INTXBAR22_G7 Register (Offset = 69Ch) [reset = 0h]

INT XBAR 22 Input Select.

Return to [Summary Table](#)

Table 3-1195. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 569Ch

Figure 3-671. CONTROLSS_INTXBAR22_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR22_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR22_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR22_G7_SEL							
R/W							
0h							

Table 3-1196. CONTROLSS_INTXBAR22_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR22_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.185 CONTROLSS_INTXBAR23_G0 Register
3.13.2.185.1 CONTROLSS_INTXBAR23_G0 Register (Offset = 6C0h) [reset = 0h]

INT XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-1197. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56C0h

Figure 3-672. CONTROLSS_INTXBAR23_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR23_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR23_G0_SEL							
R/W							
0h							

Table 3-1198. CONTROLSS_INTXBAR23_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR23_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.186 CONTROLSS_INTXBAR23_G1 Register
3.13.2.186.1 CONTROLSS_INTXBAR23_G1 Register (Offset = 6C4h) [reset = 0h]

INT XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-1199. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56C4h

Figure 3-673. CONTROLSS_INTXBAR23_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR23_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR23_G1_SEL							
R/W							
0h							

Table 3-1200. CONTROLSS_INTXBAR23_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR23_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.187 CONTROLSS_INTXBAR23_G2 Register
3.13.2.187.1 CONTROLSS_INTXBAR23_G2 Register (Offset = 6C8h) [reset = 0h]

INT XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-1201. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56C8h

Figure 3-674. CONTROLSS_INTXBAR23_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR23_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR23_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR23_G2_SEL_ADC							
R/W							
0h							

Table 3-1202. CONTROLSS_INTXBAR23_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR23_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR23_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.188 CONTROLSS_INTXBAR23_G3 Register

3.13.2.188.1 CONTROLSS_INTXBAR23_G3 Register (Offset = 6CCh) [reset = 0h]

INT XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-1203. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56CCh

Figure 3-675. CONTROLSS_INTXBAR23_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR23_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR23_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1204. CONTROLSS_INTXBAR23_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR23_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR23_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.189 CONTROLSS_INTXBAR23_G4 Register
3.13.2.189.1 CONTROLSS_INTXBAR23_G4 Register (Offset = 6D0h) [reset = 0h]

INT XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-1205. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56D0h

Figure 3-676. CONTROLSS_INTXBAR23_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR23_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR23_G4_SEL							
R/W							
0h							

Table 3-1206. CONTROLSS_INTXBAR23_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR23_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.190 CONTROLSS_INTXBAR23_G5 Register

3.13.2.190.1 CONTROLSS_INTXBAR23_G5 Register (Offset = 6D4h) [reset = 0h]

INT XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-1207. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56D4h

Figure 3-677. CONTROLSS_INTXBAR23_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR23_G5_SEL							
R/W							
0h							

Table 3-1208. CONTROLSS_INTXBAR23_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR23_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.191 CONTROLSS_INTXBAR23_G6 Register
3.13.2.191.1 CONTROLSS_INTXBAR23_G6 Register (Offset = 6D8h) [reset = 0h]

INT XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-1209. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56D8h

Figure 3-678. CONTROLSS_INTXBAR23_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR23_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1210. CONTROLSS_INTXBAR23_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR23_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.192 CONTROLSS_INTXBAR23_G7 Register

3.13.2.192.1 CONTROLSS_INTXBAR23_G7 Register (Offset = 6DCh) [reset = 0h]

INT XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-1211. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 56DCh

Figure 3-679. CONTROLSS_INTXBAR23_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR23_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR23_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR23_G7_SEL							
R/W							
0h							

Table 3-1212. CONTROLSS_INTXBAR23_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR23_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.193 CONTROLSS_INTXBAR24_G0 Register
3.13.2.193.1 CONTROLSS_INTXBAR24_G0 Register (Offset = 700h) [reset = 0h]

INT XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-1213. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5700h

Figure 3-680. CONTROLSS_INTXBAR24_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR24_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR24_G0_SEL							
R/W							
0h							

Table 3-1214. CONTROLSS_INTXBAR24_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR24_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.194 CONTROLSS_INTXBAR24_G1 Register
3.13.2.194.1 CONTROLSS_INTXBAR24_G1 Register (Offset = 704h) [reset = 0h]

INT XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-1215. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5704h

Figure 3-681. CONTROLSS_INTXBAR24_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR24_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR24_G1_SEL							
R/W							
0h							

Table 3-1216. CONTROLSS_INTXBAR24_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR24_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.195 CONTROLSS_INTXBAR24_G2 Register

3.13.2.195.1 CONTROLSS_INTXBAR24_G2 Register (Offset = 708h) [reset = 0h]

INT XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-1217. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5708h

Figure 3-682. CONTROLSS_INTXBAR24_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR24_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR24_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR24_G2_SEL_ADC							
R/W							
0h							

Table 3-1218. CONTROLSS_INTXBAR24_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR24_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR24_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.196 CONTROLSS_INTXBAR24_G3 Register

3.13.2.196.1 CONTROLSS_INTXBAR24_G3 Register (Offset = 70Ch) [reset = 0h]

INT XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-1219. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 570Ch

Figure 3-683. CONTROLSS_INTXBAR24_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR24_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR24_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1220. CONTROLSS_INTXBAR24_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR24_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR24_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.197 CONTROLSS_INTXBAR24_G4 Register
3.13.2.197.1 CONTROLSS_INTXBAR24_G4 Register (Offset = 710h) [reset = 0h]

INT XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-1221. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5710h

Figure 3-684. CONTROLSS_INTXBAR24_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR24_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR24_G4_SEL							
R/W							
0h							

Table 3-1222. CONTROLSS_INTXBAR24_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR24_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.198 CONTROLSS_INTXBAR24_G5 Register

3.13.2.198.1 CONTROLSS_INTXBAR24_G5 Register (Offset = 714h) [reset = 0h]

INT XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-1223. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5714h

Figure 3-685. CONTROLSS_INTXBAR24_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR24_G5_SEL							
R/W							
0h							

Table 3-1224. CONTROLSS_INTXBAR24_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR24_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.199 CONTROLSS_INTXBAR24_G6 Register
3.13.2.199.1 CONTROLSS_INTXBAR24_G6 Register (Offset = 718h) [reset = 0h]

INT XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-1225. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5718h

Figure 3-686. CONTROLSS_INTXBAR24_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR24_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1226. CONTROLSS_INTXBAR24_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR24_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.200 CONTROLSS_INTXBAR24_G7 Register

3.13.2.200.1 CONTROLSS_INTXBAR24_G7 Register (Offset = 71Ch) [reset = 0h]

INT XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-1227. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 571Ch

Figure 3-687. CONTROLSS_INTXBAR24_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR24_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR24_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR24_G7_SEL							
R/W							
0h							

Table 3-1228. CONTROLSS_INTXBAR24_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR24_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.201 CONTROLSS_INTXBAR25_G0 Register
3.13.2.201.1 CONTROLSS_INTXBAR25_G0 Register (Offset = 740h) [reset = 0h]

INT XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-1229. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5740h

Figure 3-688. CONTROLSS_INTXBAR25_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR25_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR25_G0_SEL							
R/W							
0h							

Table 3-1230. CONTROLSS_INTXBAR25_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR25_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.202 CONTROLSS_INTXBAR25_G1 Register
3.13.2.202.1 CONTROLSS_INTXBAR25_G1 Register (Offset = 744h) [reset = 0h]

INT XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-1231. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5744h

Figure 3-689. CONTROLSS_INTXBAR25_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR25_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR25_G1_SEL							
R/W							
0h							

Table 3-1232. CONTROLSS_INTXBAR25_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR25_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.203 CONTROLSS_INTXBAR25_G2 Register
3.13.2.203.1 CONTROLSS_INTXBAR25_G2 Register (Offset = 748h) [reset = 0h]

INT XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-1233. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5748h

Figure 3-690. CONTROLSS_INTXBAR25_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR25_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR25_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR25_G2_SEL_ADC							
R/W							
0h							

Table 3-1234. CONTROLSS_INTXBAR25_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR25_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR25_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.204 CONTROLSS_INTXBAR25_G3 Register

3.13.2.204.1 CONTROLSS_INTXBAR25_G3 Register (Offset = 74Ch) [reset = 0h]

INT XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-1235. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 574Ch

Figure 3-691. CONTROLSS_INTXBAR25_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR25_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR25_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1236. CONTROLSS_INTXBAR25_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR25_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR25_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.205 CONTROLSS_INTXBAR25_G4 Register
3.13.2.205.1 CONTROLSS_INTXBAR25_G4 Register (Offset = 750h) [reset = 0h]

INT XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-1237. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5750h

Figure 3-692. CONTROLSS_INTXBAR25_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR25_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR25_G4_SEL							
R/W							
0h							

Table 3-1238. CONTROLSS_INTXBAR25_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR25_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.206 CONTROLSS_INTXBAR25_G5 Register

3.13.2.206.1 CONTROLSS_INTXBAR25_G5 Register (Offset = 754h) [reset = 0h]

INT XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-1239. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5754h

Figure 3-693. CONTROLSS_INTXBAR25_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR25_G5_SEL							
R/W							
0h							

Table 3-1240. CONTROLSS_INTXBAR25_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR25_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.207 CONTROLSS_INTXBAR25_G6 Register
3.13.2.207.1 CONTROLSS_INTXBAR25_G6 Register (Offset = 758h) [reset = 0h]

INT XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-1241. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5758h

Figure 3-694. CONTROLSS_INTXBAR25_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR25_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1242. CONTROLSS_INTXBAR25_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR25_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.208 CONTROLSS_INTXBAR25_G7 Register

3.13.2.208.1 CONTROLSS_INTXBAR25_G7 Register (Offset = 75Ch) [reset = 0h]

INT XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-1243. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 575Ch

Figure 3-695. CONTROLSS_INTXBAR25_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR25_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR25_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR25_G7_SEL							
R/W							
0h							

Table 3-1244. CONTROLSS_INTXBAR25_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR25_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.209 CONTROLSS_INTXBAR26_G0 Register
3.13.2.209.1 CONTROLSS_INTXBAR26_G0 Register (Offset = 780h) [reset = 0h]

INT XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-1245. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5780h

Figure 3-696. CONTROLSS_INTXBAR26_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR26_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR26_G0_SEL							
R/W							
0h							

Table 3-1246. CONTROLSS_INTXBAR26_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR26_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.210 CONTROLSS_INTXBAR26_G1 Register
3.13.2.210.1 CONTROLSS_INTXBAR26_G1 Register (Offset = 784h) [reset = 0h]

INT XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-1247. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5784h

Figure 3-697. CONTROLSS_INTXBAR26_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR26_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR26_G1_SEL							
R/W							
0h							

Table 3-1248. CONTROLSS_INTXBAR26_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR26_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.211 CONTROLSS_INTXBAR26_G2 Register
3.13.2.211.1 CONTROLSS_INTXBAR26_G2 Register (Offset = 788h) [reset = 0h]

INT XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-1249. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5788h

Figure 3-698. CONTROLSS_INTXBAR26_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR26_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR26_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR26_G2_SEL_ADC							
R/W							
0h							

Table 3-1250. CONTROLSS_INTXBAR26_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR26_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR26_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.212 CONTROLSS_INTXBAR26_G3 Register

3.13.2.212.1 CONTROLSS_INTXBAR26_G3 Register (Offset = 78Ch) [reset = 0h]

INT XBAR 26 Input Select.

Return to [Summary Table](#)

Table 3-1251. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 578Ch

Figure 3-699. CONTROLSS_INTXBAR26_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR26_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR26_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1252. CONTROLSS_INTXBAR26_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR26_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR26_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.213 CONTROLSS_INTXBAR26_G4 Register
3.13.2.213.1 CONTROLSS_INTXBAR26_G4 Register (Offset = 790h) [reset = 0h]

INT XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-1253. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5790h

Figure 3-700. CONTROLSS_INTXBAR26_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR26_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR26_G4_SEL							
R/W							
0h							

Table 3-1254. CONTROLSS_INTXBAR26_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR26_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.214 CONTROLSS_INTXBAR26_G5 Register

3.13.2.214.1 CONTROLSS_INTXBAR26_G5 Register (Offset = 794h) [reset = 0h]

INT XBAR 26 Input Select.

Return to [Summary Table](#)

Table 3-1255. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5794h

Figure 3-701. CONTROLSS_INTXBAR26_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR26_G5_SEL							
R/W							
0h							

Table 3-1256. CONTROLSS_INTXBAR26_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR26_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.215 CONTROLSS_INTXBAR26_G6 Register
3.13.2.215.1 CONTROLSS_INTXBAR26_G6 Register (Offset = 798h) [reset = 0h]

INT XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-1257. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5798h

Figure 3-702. CONTROLSS_INTXBAR26_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR26_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1258. CONTROLSS_INTXBAR26_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR26_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.216 CONTROLSS_INTXBAR26_G7 Register

3.13.2.216.1 CONTROLSS_INTXBAR26_G7 Register (Offset = 79Ch) [reset = 0h]

INT XBAR 26 Input Select.

Return to [Summary Table](#)

Table 3-1259. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 579Ch

Figure 3-703. CONTROLSS_INTXBAR26_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR26_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR26_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR26_G7_SEL							
R/W							
0h							

Table 3-1260. CONTROLSS_INTXBAR26_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR26_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.217 CONTROLSS_INTXBAR27_G0 Register
3.13.2.217.1 CONTROLSS_INTXBAR27_G0 Register (Offset = 7C0h) [reset = 0h]

INT XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-1261. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57C0h

Figure 3-704. CONTROLSS_INTXBAR27_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR27_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR27_G0_SEL							
R/W							
0h							

Table 3-1262. CONTROLSS_INTXBAR27_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR27_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.218 CONTROLSS_INTXBAR27_G1 Register

3.13.2.218.1 CONTROLSS_INTXBAR27_G1 Register (Offset = 7C4h) [reset = 0h]

INT XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-1263. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57C4h

Figure 3-705. CONTROLSS_INTXBAR27_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR27_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR27_G1_SEL							
R/W							
0h							

Table 3-1264. CONTROLSS_INTXBAR27_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR27_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.219 CONTROLSS_INTXBAR27_G2 Register
3.13.2.219.1 CONTROLSS_INTXBAR27_G2 Register (Offset = 7C8h) [reset = 0h]

INT XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-1265. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57C8h

Figure 3-706. CONTROLSS_INTXBAR27_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR27_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR27_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR27_G2_SEL_ADC							
R/W							
0h							

Table 3-1266. CONTROLSS_INTXBAR27_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR27_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR27_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.220 CONTROLSS_INTXBAR27_G3 Register

3.13.2.220.1 CONTROLSS_INTXBAR27_G3 Register (Offset = 7CCh) [reset = 0h]

INT XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-1267. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57CCh

Figure 3-707. CONTROLSS_INTXBAR27_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR27_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR27_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1268. CONTROLSS_INTXBAR27_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR27_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR27_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.221 CONTROLSS_INTXBAR27_G4 Register
3.13.2.221.1 CONTROLSS_INTXBAR27_G4 Register (Offset = 7D0h) [reset = 0h]

INT XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-1269. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57D0h

Figure 3-708. CONTROLSS_INTXBAR27_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR27_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR27_G4_SEL							
R/W							
0h							

Table 3-1270. CONTROLSS_INTXBAR27_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR27_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.222 CONTROLSS_INTXBAR27_G5 Register

3.13.2.222.1 CONTROLSS_INTXBAR27_G5 Register (Offset = 7D4h) [reset = 0h]

INT XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-1271. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57D4h

Figure 3-709. CONTROLSS_INTXBAR27_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR27_G5_SEL							
R/W							
0h							

Table 3-1272. CONTROLSS_INTXBAR27_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR27_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.223 CONTROLSS_INTXBAR27_G6 Register
3.13.2.223.1 CONTROLSS_INTXBAR27_G6 Register (Offset = 7D8h) [reset = 0h]

INT XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-1273. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57D8h

Figure 3-710. CONTROLSS_INTXBAR27_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR27_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1274. CONTROLSS_INTXBAR27_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR27_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.224 CONTROLSS_INTXBAR27_G7 Register

3.13.2.224.1 CONTROLSS_INTXBAR27_G7 Register (Offset = 7DCh) [reset = 0h]

INT XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-1275. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 57DCh

Figure 3-711. CONTROLSS_INTXBAR27_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR27_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR27_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR27_G7_SEL							
R/W							
0h							

Table 3-1276. CONTROLSS_INTXBAR27_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR27_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.225 CONTROLSS_INTXBAR28_G0 Register
3.13.2.225.1 CONTROLSS_INTXBAR28_G0 Register (Offset = 800h) [reset = 0h]

INT XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-1277. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5800h

Figure 3-712. CONTROLSS_INTXBAR28_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR28_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR28_G0_SEL							
R/W							
0h							

Table 3-1278. CONTROLSS_INTXBAR28_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR28_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.226 CONTROLSS_INTXBAR28_G1 Register

3.13.2.226.1 CONTROLSS_INTXBAR28_G1 Register (Offset = 804h) [reset = 0h]

INT XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-1279. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5804h

Figure 3-713. CONTROLSS_INTXBAR28_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR28_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR28_G1_SEL							
R/W							
0h							

Table 3-1280. CONTROLSS_INTXBAR28_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR28_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.227 CONTROLSS_INTXBAR28_G2 Register
3.13.2.227.1 CONTROLSS_INTXBAR28_G2 Register (Offset = 808h) [reset = 0h]

INT XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-1281. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5808h

Figure 3-714. CONTROLSS_INTXBAR28_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR28_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR28_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR28_G2_SEL_ADC							
R/W							
0h							

Table 3-1282. CONTROLSS_INTXBAR28_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR28_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR28_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.228 CONTROLSS_INTXBAR28_G3 Register

3.13.2.228.1 CONTROLSS_INTXBAR28_G3 Register (Offset = 80Ch) [reset = 0h]

INT XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-1283. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 580Ch

Figure 3-715. CONTROLSS_INTXBAR28_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR28_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR28_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1284. CONTROLSS_INTXBAR28_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR28_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR28_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.229 CONTROLSS_INTXBAR28_G4 Register
3.13.2.229.1 CONTROLSS_INTXBAR28_G4 Register (Offset = 810h) [reset = 0h]

INT XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-1285. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5810h

Figure 3-716. CONTROLSS_INTXBAR28_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR28_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR28_G4_SEL							
R/W							
0h							

Table 3-1286. CONTROLSS_INTXBAR28_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR28_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.230 CONTROLSS_INTXBAR28_G5 Register

3.13.2.230.1 CONTROLSS_INTXBAR28_G5 Register (Offset = 814h) [reset = 0h]

INT XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-1287. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5814h

Figure 3-717. CONTROLSS_INTXBAR28_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR28_G5_SEL							
R/W							
0h							

Table 3-1288. CONTROLSS_INTXBAR28_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR28_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.231 CONTROLSS_INTXBAR28_G6 Register
3.13.2.231.1 CONTROLSS_INTXBAR28_G6 Register (Offset = 818h) [reset = 0h]

INT XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-1289. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5818h

Figure 3-718. CONTROLSS_INTXBAR28_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR28_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1290. CONTROLSS_INTXBAR28_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR28_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.232 CONTROLSS_INTXBAR28_G7 Register

3.13.2.232.1 CONTROLSS_INTXBAR28_G7 Register (Offset = 81Ch) [reset = 0h]

INT XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-1291. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 581Ch

Figure 3-719. CONTROLSS_INTXBAR28_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR28_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR28_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR28_G7_SEL							
R/W							
0h							

Table 3-1292. CONTROLSS_INTXBAR28_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR28_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.233 CONTROLSS_INTXBAR29_G0 Register
3.13.2.233.1 CONTROLSS_INTXBAR29_G0 Register (Offset = 840h) [reset = 0h]

INT XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-1293. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5840h

Figure 3-720. CONTROLSS_INTXBAR29_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR29_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR29_G0_SEL							
R/W							
0h							

Table 3-1294. CONTROLSS_INTXBAR29_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR29_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.234 CONTROLSS_INTXBAR29_G1 Register
3.13.2.234.1 CONTROLSS_INTXBAR29_G1 Register (Offset = 844h) [reset = 0h]

INT XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-1295. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5844h

Figure 3-721. CONTROLSS_INTXBAR29_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR29_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR29_G1_SEL							
R/W							
0h							

Table 3-1296. CONTROLSS_INTXBAR29_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR29_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.235 CONTROLSS_INTXBAR29_G2 Register

3.13.2.235.1 CONTROLSS_INTXBAR29_G2 Register (Offset = 848h) [reset = 0h]

INT XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-1297. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5848h

Figure 3-722. CONTROLSS_INTXBAR29_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR29_G2_SEL_EVTAGG							
RESERVED							
R/W							
NONE							
0h							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
0h							
15	14	13	12	11	10	9	8
RESERVED							
INTXBAR29_G2_SEL_ADC							
R/W							
NONE							
0h							
0h							
7	6	5	4	3	2	1	0
INTXBAR29_G2_SEL_ADC							
R/W							
0h							
0h							

Table 3-1298. CONTROLSS_INTXBAR29_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR29_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR29_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.236 CONTROLSS_INTXBAR29_G3 Register

3.13.2.236.1 CONTROLSS_INTXBAR29_G3 Register (Offset = 84Ch) [reset = 0h]

INT XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-1299. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 584Ch

Figure 3-723. CONTROLSS_INTXBAR29_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR29_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR29_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1300. CONTROLSS_INTXBAR29_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR29_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR29_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.237 CONTROLSS_INTXBAR29_G4 Register
3.13.2.237.1 CONTROLSS_INTXBAR29_G4 Register (Offset = 850h) [reset = 0h]

INT XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-1301. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5850h

Figure 3-724. CONTROLSS_INTXBAR29_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR29_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR29_G4_SEL							
R/W							
0h							

Table 3-1302. CONTROLSS_INTXBAR29_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR29_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.238 CONTROLSS_INTXBAR29_G5 Register

3.13.2.238.1 CONTROLSS_INTXBAR29_G5 Register (Offset = 854h) [reset = 0h]

INT XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-1303. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5854h

Figure 3-725. CONTROLSS_INTXBAR29_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR29_G5_SEL							
R/W							
0h							

Table 3-1304. CONTROLSS_INTXBAR29_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR29_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.239 CONTROLSS_INTXBAR29_G6 Register
3.13.2.239.1 CONTROLSS_INTXBAR29_G6 Register (Offset = 858h) [reset = 0h]

INT XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-1305. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5858h

Figure 3-726. CONTROLSS_INTXBAR29_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR29_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1306. CONTROLSS_INTXBAR29_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR29_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.240 CONTROLSS_INTXBAR29_G7 Register

3.13.2.240.1 CONTROLSS_INTXBAR29_G7 Register (Offset = 85Ch) [reset = 0h]

INT XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-1307. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 585Ch

Figure 3-727. CONTROLSS_INTXBAR29_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR29_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR29_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR29_G7_SEL							
R/W							
0h							

Table 3-1308. CONTROLSS_INTXBAR29_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR29_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.241 CONTROLSS_INTXBAR30_G0 Register
3.13.2.241.1 CONTROLSS_INTXBAR30_G0 Register (Offset = 880h) [reset = 0h]

INT XBAR 30 Input Select.

 Return to [Summary Table](#)
Table 3-1309. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5880h

Figure 3-728. CONTROLSS_INTXBAR30_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR30_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR30_G0_SEL							
R/W							
0h							

Table 3-1310. CONTROLSS_INTXBAR30_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR30_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.242 CONTROLSS_INTXBAR30_G1 Register

3.13.2.242.1 CONTROLSS_INTXBAR30_G1 Register (Offset = 884h) [reset = 0h]

INT XBAR 30 Input Select.

Return to [Summary Table](#)

Table 3-1311. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5884h

Figure 3-729. CONTROLSS_INTXBAR30_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR30_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR30_G1_SEL							
R/W							
0h							

Table 3-1312. CONTROLSS_INTXBAR30_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR30_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.243 CONTROLSS_INTXBAR30_G2 Register
3.13.2.243.1 CONTROLSS_INTXBAR30_G2 Register (Offset = 888h) [reset = 0h]

INT XBAR 30 Input Select.

 Return to [Summary Table](#)
Table 3-1313. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5888h

Figure 3-730. CONTROLSS_INTXBAR30_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR30_G2_SEL_EVTAGG							
RESERVED							
R/W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
INTXBAR30_G2_SEL_ADC							
R/W							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR30_G2_SEL_ADC							
R/W							
0h							

Table 3-1314. CONTROLSS_INTXBAR30_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR30_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR30_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.244 CONTROLSS_INTXBAR30_G3 Register

3.13.2.244.1 CONTROLSS_INTXBAR30_G3 Register (Offset = 88Ch) [reset = 0h]

INT XBAR 30 Input Select.

Return to [Summary Table](#)

Table 3-1315. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 588Ch

Figure 3-731. CONTROLSS_INTXBAR30_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR30_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR30_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1316. CONTROLSS_INTXBAR30_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR30_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR30_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.245 CONTROLSS_INTXBAR30_G4 Register
3.13.2.245.1 CONTROLSS_INTXBAR30_G4 Register (Offset = 890h) [reset = 0h]

INT XBAR 30 Input Select.

 Return to [Summary Table](#)
Table 3-1317. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5890h

Figure 3-732. CONTROLSS_INTXBAR30_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR30_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR30_G4_SEL							
R/W							
0h							

Table 3-1318. CONTROLSS_INTXBAR30_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR30_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.246 CONTROLSS_INTXBAR30_G5 Register

3.13.2.246.1 CONTROLSS_INTXBAR30_G5 Register (Offset = 894h) [reset = 0h]

INT XBAR 30 Input Select.

Return to [Summary Table](#)

Table 3-1319. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5894h

Figure 3-733. CONTROLSS_INTXBAR30_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR30_G5_SEL							
R/W							
0h							

Table 3-1320. CONTROLSS_INTXBAR30_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR30_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.247 CONTROLSS_INTXBAR30_G6 Register
3.13.2.247.1 CONTROLSS_INTXBAR30_G6 Register (Offset = 898h) [reset = 0h]

INT XBAR 30 Input Select.

 Return to [Summary Table](#)
Table 3-1321. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 5898h

Figure 3-734. CONTROLSS_INTXBAR30_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR30_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1322. CONTROLSS_INTXBAR30_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR30_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.248 CONTROLSS_INTXBAR30_G7 Register

3.13.2.248.1 CONTROLSS_INTXBAR30_G7 Register (Offset = 89Ch) [reset = 0h]

INT XBAR 30 Input Select.

Return to [Summary Table](#)

Table 3-1323. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 589Ch

Figure 3-735. CONTROLSS_INTXBAR30_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR30_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR30_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR30_G7_SEL							
R/W							
0h							

Table 3-1324. CONTROLSS_INTXBAR30_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR30_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.13.2.249 CONTROLSS_INTXBAR31_G0 Register
3.13.2.249.1 CONTROLSS_INTXBAR31_G0 Register (Offset = 8C0h) [reset = 0h]

INT XBAR 31 Input Select.

 Return to [Summary Table](#)
Table 3-1325. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58C0h

Figure 3-736. CONTROLSS_INTXBAR31_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR31_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR31_G0_SEL							
R/W							
0h							

Table 3-1326. CONTROLSS_INTXBAR31_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR31_G0_SEL	R/W	0h	EPWM INT interrupt to corresponding XBAR 1:PWMx.INT is selected 0:PWMx.INT is de-selected

3.13.2.250 CONTROLSS_INTXBAR31_G1 Register

3.13.2.250.1 CONTROLSS_INTXBAR31_G1 Register (Offset = 8C4h) [reset = 0h]

INT XBAR 31 Input Select.

Return to [Summary Table](#)

Table 3-1327. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58C4h

Figure 3-737. CONTROLSS_INTXBAR31_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR31_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR31_G1_SEL							
R/W							
0h							

Table 3-1328. CONTROLSS_INTXBAR31_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR31_G1_SEL	R/W	0h	EPWM TZINT interrupt to corresponding XBAR 1:PWMx.TZINT is selected 0:PWMx.TZINT is de-selected

3.13.2.251 CONTROLSS_INTXBAR31_G2 Register
3.13.2.251.1 CONTROLSS_INTXBAR31_G2 Register (Offset = 8C8h) [reset = 0h]

INT XBAR 31 Input Select.

 Return to [Summary Table](#)
Table 3-1329. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58C8h

Figure 3-738. CONTROLSS_INTXBAR31_G2 Name Register

31	30	29	28	27	26	25	24
INTXBAR31_G2_SEL_EVTAGG	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	INTXBAR31_G2_SEL_ADC						
NONE	R/W						
0h	0h						
7	6	5	4	3	2	1	0
INTXBAR31_G2_SEL_ADC							
R/W							
0h							

Table 3-1330. CONTROLSS_INTXBAR31_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INTXBAR31_G2_SEL_EVTAGG	R/W	0h	Corresponding INT XBAR G2 Input Select 31:ASC_AGG0.INT
30:15	RESERVED	NONE	0h	Reserved
14:0	INTXBAR31_G2_SEL_ADC	R/W	0h	Corresponding INT XBAR G2 Input Select 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

3.13.2.252 CONTROLSS_INTXBAR31_G3 Register

3.13.2.252.1 CONTROLSS_INTXBAR31_G3 Register (Offset = 8CCh) [reset = 0h]

INT XBAR 31 Input Select.

Return to [Summary Table](#)

Table 3-1331. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58CCh

Figure 3-739. CONTROLSS_INTXBAR31_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR31_G3_SEL_FSITX	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						INTXBAR31_G3_SEL_FSIRX	
NONE						R/W	
0h						0h	

Table 3-1332. CONTROLSS_INTXBAR31_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	INTXBAR31_G3_SEL_FSITX	R/W	0h	Corresponding INT XBAR G3 Input Select 8:FSITX0.INT1N 9:FSITX0.INT2N
7:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR31_G3_SEL_FSIRX	R/W	0h	Corresponding INT XBAR G3 Input Select 0:FSIRX0.INT1N 1:FSIRX0.INT2N

3.13.2.253 CONTROLSS_INTXBAR31_G4 Register
3.13.2.253.1 CONTROLSS_INTXBAR31_G4 Register (Offset = 8D0h) [reset = 0h]

INT XBAR 31 Input Select.

 Return to [Summary Table](#)
Table 3-1333. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58D0h

Figure 3-740. CONTROLSS_INTXBAR31_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						INTXBAR31_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
INTXBAR31_G4_SEL							
R/W							
0h							

Table 3-1334. CONTROLSS_INTXBAR31_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	INTXBAR31_G4_SEL	R/W	0h	Corresponding INT XBAR G4 Input Select 0:SD0.ERR 1:SD0.FILT1.DRINT 2:SD0.FILT2.DRINT 3:SD0.FILT3.DRINT 4:SD0.FILT4.DRINT 5:SD1.ERR 6:SD1.FILT1.DRINT 7:SD1.FILT2.DRINT 8:SD1.FILT3.DRINT 9:SD1.FILT4.DRINT

3.13.2.254 CONTROLSS_INTXBAR31_G5 Register

3.13.2.254.1 CONTROLSS_INTXBAR31_G5 Register (Offset = 8D4h) [reset = 0h]

INT XBAR 31 Input Select.

Return to [Summary Table](#)

Table 3-1335. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58D4h

Figure 3-741. CONTROLSS_INTXBAR31_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INTXBAR31_G5_SEL							
R/W							
0h							

Table 3-1336. CONTROLSS_INTXBAR31_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INTXBAR31_G5_SEL	R/W	0h	Corresponding INT XBAR G5 Input Select 0:ECAP0.INT 1:ECAP1.INT 2:ECAP2.INT 3:ECAP3.INT 4:ECAP4.INT 5:ECAP5.INT 6:ECAP6.INT 7:ECAP7.INT

3.13.2.255 CONTROLSS_INTXBAR31_G6 Register
3.13.2.255.1 CONTROLSS_INTXBAR31_G6 Register (Offset = 8D8h) [reset = 0h]

INT XBAR 31 Input Select.

 Return to [Summary Table](#)
Table 3-1337. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58D8h

Figure 3-742. CONTROLSS_INTXBAR31_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INTXBAR31_G6_SEL	
NONE						R/W	
0h						0h	

Table 3-1338. CONTROLSS_INTXBAR31_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INTXBAR31_G6_SEL	R/W	0h	Corresponding INT XBAR G6 Input Select 0:EQEP0.INT 1:EQEP1.INT

3.13.2.256 CONTROLSS_INTXBAR31_G7 Register

3.13.2.256.1 CONTROLSS_INTXBAR31_G7 Register (Offset = 8DCh) [reset = 0h]

INT XBAR 31 Input Select.

Return to [Summary Table](#)

Table 3-1339. Instance Table

Instance Name	Physical Address
CONTROLSS_INTXBAR	502D 58DCh

Figure 3-743. CONTROLSS_INTXBAR31_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						INTXBAR31_G7_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
INTXBAR31_G7_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
INTXBAR31_G7_SEL							
R/W							
0h							

Table 3-1340. CONTROLSS_INTXBAR31_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	INTXBAR31_G7_SEL	R/W	0h	Corresponding INT XBAR G7 Input Select 0: CMP12SSA0.CTRIPL 1: CMP12SSA0.CTRIPH 2: CMP12SSA1.CTRIPL 3: CMP12SSA1.CTRIPH 4: CMP12SSA2.CTRIPL 5: CMP12SSA2.CTRIPH 6: CMP12SSA3.CTRIPL 7: CMP12SSA3.CTRIPH 8: CMP12SSA4.CTRIPL 9: CMP12SSA4.CTRIPH 10: CMP12SSA5.CTRIPL 11: CMP12SSA5.CTRIPH 12: CMP12SSA6.CTRIPL 13: CMP12SSA6.CTRIPH 14: CMP12SSA7.CTRIPL 15: CMP12SSA7.CTRIPH 16: CMP12SSA8.CTRIPL 17: CMP12SSA8.CTRIPH

3.14 CONTROLSS_INPUTXBAR

CONTROLSS_INPUTXBAR

3.14.1 CONTROLSS_INPUTXBAR Summaries

CONTROLSS_INPUTXBAR Summaries

Table 3-1341. CONTROLSS Registers, Base Address=502D 0000h, Length=2048

Offset	Length	Register Name	CONTROLSS_INPUTXBAR Physical Address
100h	32	CONTROLSS_INPUTXBAR0_GSEL	502D 0100h
104h	32	CONTROLSS_INPUTXBAR0_G0	502D 0104h
108h	32	CONTROLSS_INPUTXBAR0_G1	502D 0108h
10Ch	32	CONTROLSS_INPUTXBAR0_G2	502D 010Ch
140h	32	CONTROLSS_INPUTXBAR1_GSEL	502D 0140h
144h	32	CONTROLSS_INPUTXBAR1_G0	502D 0144h
148h	32	CONTROLSS_INPUTXBAR1_G1	502D 0148h
14Ch	32	CONTROLSS_INPUTXBAR1_G2	502D 014Ch
180h	32	CONTROLSS_INPUTXBAR2_GSEL	502D 0180h
184h	32	CONTROLSS_INPUTXBAR2_G0	502D 0184h
188h	32	CONTROLSS_INPUTXBAR2_G1	502D 0188h
18Ch	32	CONTROLSS_INPUTXBAR2_G2	502D 018Ch
1C0h	32	CONTROLSS_INPUTXBAR3_GSEL	502D 01C0h
1C4h	32	CONTROLSS_INPUTXBAR3_G0	502D 01C4h
1C8h	32	CONTROLSS_INPUTXBAR3_G1	502D 01C8h
1CCh	32	CONTROLSS_INPUTXBAR3_G2	502D 01CCh
200h	32	CONTROLSS_INPUTXBAR4_GSEL	502D 0200h
204h	32	CONTROLSS_INPUTXBAR4_G0	502D 0204h
208h	32	CONTROLSS_INPUTXBAR4_G1	502D 0208h
20Ch	32	CONTROLSS_INPUTXBAR4_G2	502D 020Ch
240h	32	CONTROLSS_INPUTXBAR5_GSEL	502D 0240h
244h	32	CONTROLSS_INPUTXBAR5_G0	502D 0244h
248h	32	CONTROLSS_INPUTXBAR5_G1	502D 0248h
24Ch	32	CONTROLSS_INPUTXBAR5_G2	502D 024Ch
280h	32	CONTROLSS_INPUTXBAR6_GSEL	502D 0280h
284h	32	CONTROLSS_INPUTXBAR6_G0	502D 0284h
288h	32	CONTROLSS_INPUTXBAR6_G1	502D 0288h
28Ch	32	CONTROLSS_INPUTXBAR6_G2	502D 028Ch
2C0h	32	CONTROLSS_INPUTXBAR7_GSEL	502D 02C0h
2C4h	32	CONTROLSS_INPUTXBAR7_G0	502D 02C4h
2C8h	32	CONTROLSS_INPUTXBAR7_G1	502D 02C8h
2CCh	32	CONTROLSS_INPUTXBAR7_G2	502D 02CCh
300h	32	CONTROLSS_INPUTXBAR8_GSEL	502D 0300h
304h	32	CONTROLSS_INPUTXBAR8_G0	502D 0304h
308h	32	CONTROLSS_INPUTXBAR8_G1	502D 0308h
30Ch	32	CONTROLSS_INPUTXBAR8_G2	502D 030Ch
340h	32	CONTROLSS_INPUTXBAR9_GSEL	502D 0340h
344h	32	CONTROLSS_INPUTXBAR9_G0	502D 0344h
348h	32	CONTROLSS_INPUTXBAR9_G1	502D 0348h

Table 3-1341. CONTROLSS Registers, Base Address=502D 0000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_INPUTXBAR Physical Address
34Ch	32	CONTROLSS_INPUTXBAR9_G2	502D 034Ch
380h	32	CONTROLSS_INPUTXBAR10_GSEL	502D 0380h
384h	32	CONTROLSS_INPUTXBAR10_G0	502D 0384h
388h	32	CONTROLSS_INPUTXBAR10_G1	502D 0388h
38Ch	32	CONTROLSS_INPUTXBAR10_G2	502D 038Ch
3C0h	32	CONTROLSS_INPUTXBAR11_GSEL	502D 03C0h
3C4h	32	CONTROLSS_INPUTXBAR11_G0	502D 03C4h
3C8h	32	CONTROLSS_INPUTXBAR11_G1	502D 03C8h
3CCh	32	CONTROLSS_INPUTXBAR11_G2	502D 03CCh
400h	32	CONTROLSS_INPUTXBAR12_GSEL	502D 0400h
404h	32	CONTROLSS_INPUTXBAR12_G0	502D 0404h
408h	32	CONTROLSS_INPUTXBAR12_G1	502D 0408h
40Ch	32	CONTROLSS_INPUTXBAR12_G2	502D 040Ch
440h	32	CONTROLSS_INPUTXBAR13_GSEL	502D 0440h
444h	32	CONTROLSS_INPUTXBAR13_G0	502D 0444h
448h	32	CONTROLSS_INPUTXBAR13_G1	502D 0448h
44Ch	32	CONTROLSS_INPUTXBAR13_G2	502D 044Ch
480h	32	CONTROLSS_INPUTXBAR14_GSEL	502D 0480h
484h	32	CONTROLSS_INPUTXBAR14_G0	502D 0484h
488h	32	CONTROLSS_INPUTXBAR14_G1	502D 0488h
48Ch	32	CONTROLSS_INPUTXBAR14_G2	502D 048Ch
4C0h	32	CONTROLSS_INPUTXBAR15_GSEL	502D 04C0h
4C4h	32	CONTROLSS_INPUTXBAR15_G0	502D 04C4h
4C8h	32	CONTROLSS_INPUTXBAR15_G1	502D 04C8h
4CCh	32	CONTROLSS_INPUTXBAR15_G2	502D 04CCh
500h	32	CONTROLSS_INPUTXBAR16_GSEL	502D 0500h
504h	32	CONTROLSS_INPUTXBAR16_G0	502D 0504h
508h	32	CONTROLSS_INPUTXBAR16_G1	502D 0508h
50Ch	32	CONTROLSS_INPUTXBAR16_G2	502D 050Ch
540h	32	CONTROLSS_INPUTXBAR17_GSEL	502D 0540h
544h	32	CONTROLSS_INPUTXBAR17_G0	502D 0544h
548h	32	CONTROLSS_INPUTXBAR17_G1	502D 0548h
54Ch	32	CONTROLSS_INPUTXBAR17_G2	502D 054Ch
580h	32	CONTROLSS_INPUTXBAR18_GSEL	502D 0580h
584h	32	CONTROLSS_INPUTXBAR18_G0	502D 0584h
588h	32	CONTROLSS_INPUTXBAR18_G1	502D 0588h
58Ch	32	CONTROLSS_INPUTXBAR18_G2	502D 058Ch
5C0h	32	CONTROLSS_INPUTXBAR19_GSEL	502D 05C0h
5C4h	32	CONTROLSS_INPUTXBAR19_G0	502D 05C4h
5C8h	32	CONTROLSS_INPUTXBAR19_G1	502D 05C8h
5CCh	32	CONTROLSS_INPUTXBAR19_G2	502D 05CCh
600h	32	CONTROLSS_INPUTXBAR20_GSEL	502D 0600h
604h	32	CONTROLSS_INPUTXBAR20_G0	502D 0604h
608h	32	CONTROLSS_INPUTXBAR20_G1	502D 0608h
60Ch	32	CONTROLSS_INPUTXBAR20_G2	502D 060Ch
640h	32	CONTROLSS_INPUTXBAR21_GSEL	502D 0640h

Table 3-1341. CONTROLSS Registers, Base Address=502D 0000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_INPUTXBAR Physical Address
644h	32	CONTROLSS_INPUTXBAR21_G0	502D 0644h
648h	32	CONTROLSS_INPUTXBAR21_G1	502D 0648h
64Ch	32	CONTROLSS_INPUTXBAR21_G2	502D 064Ch
680h	32	CONTROLSS_INPUTXBAR22_GSEL	502D 0680h
684h	32	CONTROLSS_INPUTXBAR22_G0	502D 0684h
688h	32	CONTROLSS_INPUTXBAR22_G1	502D 0688h
68Ch	32	CONTROLSS_INPUTXBAR22_G2	502D 068Ch
6C0h	32	CONTROLSS_INPUTXBAR23_GSEL	502D 06C0h
6C4h	32	CONTROLSS_INPUTXBAR23_G0	502D 06C4h
6C8h	32	CONTROLSS_INPUTXBAR23_G1	502D 06C8h
6CCh	32	CONTROLSS_INPUTXBAR23_G2	502D 06CCh
700h	32	CONTROLSS_INPUTXBAR24_GSEL	502D 0700h
704h	32	CONTROLSS_INPUTXBAR24_G0	502D 0704h
708h	32	CONTROLSS_INPUTXBAR24_G1	502D 0708h
70Ch	32	CONTROLSS_INPUTXBAR24_G2	502D 070Ch
740h	32	CONTROLSS_INPUTXBAR25_GSEL	502D 0740h
744h	32	CONTROLSS_INPUTXBAR25_G0	502D 0744h
748h	32	CONTROLSS_INPUTXBAR25_G1	502D 0748h
74Ch	32	CONTROLSS_INPUTXBAR25_G2	502D 074Ch
780h	32	CONTROLSS_INPUTXBAR26_GSEL	502D 0780h
784h	32	CONTROLSS_INPUTXBAR26_G0	502D 0784h
788h	32	CONTROLSS_INPUTXBAR26_G1	502D 0788h
78Ch	32	CONTROLSS_INPUTXBAR26_G2	502D 078Ch
7C0h	32	CONTROLSS_INPUTXBAR27_GSEL	502D 07C0h
7C4h	32	CONTROLSS_INPUTXBAR27_G0	502D 07C4h
7C8h	32	CONTROLSS_INPUTXBAR27_G1	502D 07C8h
7CCh	32	CONTROLSS_INPUTXBAR27_G2	502D 07CCh
800h	32	CONTROLSS_INPUTXBAR28_GSEL	502D 0800h
804h	32	CONTROLSS_INPUTXBAR28_G0	502D 0804h
808h	32	CONTROLSS_INPUTXBAR28_G1	502D 0808h
80Ch	32	CONTROLSS_INPUTXBAR28_G2	502D 080Ch
840h	32	CONTROLSS_INPUTXBAR29_GSEL	502D 0840h
844h	32	CONTROLSS_INPUTXBAR29_G0	502D 0844h
848h	32	CONTROLSS_INPUTXBAR29_G1	502D 0848h
84Ch	32	CONTROLSS_INPUTXBAR29_G2	502D 084Ch
880h	32	CONTROLSS_INPUTXBAR30_GSEL	502D 0880h
884h	32	CONTROLSS_INPUTXBAR30_G0	502D 0884h
888h	32	CONTROLSS_INPUTXBAR30_G1	502D 0888h
88Ch	32	CONTROLSS_INPUTXBAR30_G2	502D 088Ch
8C0h	32	CONTROLSS_INPUTXBAR31_GSEL	502D 08C0h
8C4h	32	CONTROLSS_INPUTXBAR31_G0	502D 08C4h
8C8h	32	CONTROLSS_INPUTXBAR31_G1	502D 08C8h
8CCh	32	CONTROLSS_INPUTXBAR31_G2	502D 08CCh

3.14.2 CONTROLSS_INPUTXBAR Registers

CONTROLSS_INPUTXBAR Registers

3.14.2.1 CONTROLSS_INPUTXBAR0_GSEL Register

3.14.2.1.1 CONTROLSS_INPUTXBAR0_GSEL Register (Offset = 100h) [reset = 0h]

INPUT XBAR0 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1342. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0100h

Figure 3-744. CONTROLSS_INPUTXBAR0_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR0_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1343. CONTROLSS_INPUTXBAR0_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR0_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.2 CONTROLSS_INPUTXBAR0_G0 Register

3.14.2.2.1 CONTROLSS_INPUTXBAR0_G0 Register (Offset = 104h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1344. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0104h

Figure 3-745. CONTROLSS_INPUTXBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR0_G0_SEL							
R/W							
0h							

Table 3-1345. CONTROLSS_INPUTXBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR0_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.3 CONTROLSS_INPUTXBAR0_G1 Register

3.14.2.3.1 CONTROLSS_INPUTXBAR0_G1 Register (Offset = 108h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1346. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0108h

Figure 3-746. CONTROLSS_INPUTXBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR0_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1347. CONTROLSS_INPUTXBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR0_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.4 CONTROLSS_INPUTXBAR0_G2 Register

3.14.2.4.1 CONTROLSS_INPUTXBAR0_G2 Register (Offset = 10Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1348. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 010Ch

Figure 3-747. CONTROLSS_INPUTXBAR0_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR0_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1349. CONTROLSS_INPUTXBAR0_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR0_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.5 CONTROLSS_INPUTXBAR1_GSEL Register

3.14.2.5.1 CONTROLSS_INPUTXBAR1_GSEL Register (Offset = 140h) [reset = 0h]

INPUT XBAR1 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1350. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0140h

Figure 3-748. CONTROLSS_INPUTXBAR1_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR1_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1351. CONTROLSS_INPUTXBAR1_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR1_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.6 CONTROLSS_INPUTXBAR1_G0 Register

3.14.2.6.1 CONTROLSS_INPUTXBAR1_G0 Register (Offset = 144h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1352. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0144h

Figure 3-749. CONTROLSS_INPUTXBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR1_G0_SEL							
R/W							
0h							

Table 3-1353. CONTROLSS_INPUTXBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR1_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.7 CONTROLSS_INPUTXBAR1_G1 Register

3.14.2.7.1 CONTROLSS_INPUTXBAR1_G1 Register (Offset = 148h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1354. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0148h

Figure 3-750. CONTROLSS_INPUTXBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR1_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1355. CONTROLSS_INPUTXBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR1_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.8 CONTROLSS_INPUTXBAR1_G2 Register

3.14.2.8.1 CONTROLSS_INPUTXBAR1_G2 Register (Offset = 14Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1356. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 014Ch

Figure 3-751. CONTROLSS_INPUTXBAR1_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR1_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1357. CONTROLSS_INPUTXBAR1_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR1_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.9 CONTROLSS_INPUTXBAR2_GSEL Register

3.14.2.9.1 CONTROLSS_INPUTXBAR2_GSEL Register (Offset = 180h) [reset = 0h]

INPUT XBAR2 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1358. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0180h

Figure 3-752. CONTROLSS_INPUTXBAR2_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR2_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1359. CONTROLSS_INPUTXBAR2_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR2_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.10 CONTROLSS_INPUTXBAR2_G0 Register

3.14.2.10.1 CONTROLSS_INPUTXBAR2_G0 Register (Offset = 184h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1360. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0184h

Figure 3-753. CONTROLSS_INPUTXBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR2_G0_SEL							
R/W							
0h							

Table 3-1361. CONTROLSS_INPUTXBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR2_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.11 CONTROLSS_INPUTXBAR2_G1 Register

3.14.2.11.1 CONTROLSS_INPUTXBAR2_G1 Register (Offset = 188h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1362. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0188h

Figure 3-754. CONTROLSS_INPUTXBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR2_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1363. CONTROLSS_INPUTXBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR2_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.12 CONTROLSS_INPUTXBAR2_G2 Register

3.14.2.12.1 CONTROLSS_INPUTXBAR2_G2 Register (Offset = 18Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1364. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 018Ch

Figure 3-755. CONTROLSS_INPUTXBAR2_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR2_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1365. CONTROLSS_INPUTXBAR2_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR2_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.13 CONTROLSS_INPUTXBAR3_GSEL Register

3.14.2.13.1 CONTROLSS_INPUTXBAR3_GSEL Register (Offset = 1C0h) [reset = 0h]

INPUT XBAR3 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1366. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 01C0h

Figure 3-756. CONTROLSS_INPUTXBAR3_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR3_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1367. CONTROLSS_INPUTXBAR3_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR3_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.14 CONTROLSS_INPUTXBAR3_G0 Register

3.14.2.14.1 CONTROLSS_INPUTXBAR3_G0 Register (Offset = 1C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1368. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 01C4h

Figure 3-757. CONTROLSS_INPUTXBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR3_G0_SEL							
R/W							
0h							

Table 3-1369. CONTROLSS_INPUTXBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR3_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.15 CONTROLSS_INPUTXBAR3_G1 Register
3.14.2.15.1 CONTROLSS_INPUTXBAR3_G1 Register (Offset = 1C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1370. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 01C8h

Figure 3-758. CONTROLSS_INPUTXBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR3_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1371. CONTROLSS_INPUTXBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR3_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.16 CONTROLSS_INPUTXBAR3_G2 Register

3.14.2.16.1 CONTROLSS_INPUTXBAR3_G2 Register (Offset = 1CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1372. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 01CCh

Figure 3-759. CONTROLSS_INPUTXBAR3_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR3_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1373. CONTROLSS_INPUTXBAR3_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR3_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.17 CONTROLSS_INPUTXBAR4_GSEL Register

3.14.2.17.1 CONTROLSS_INPUTXBAR4_GSEL Register (Offset = 200h) [reset = 0h]

INPUT XBAR4 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1374. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0200h

Figure 3-760. CONTROLSS_INPUTXBAR4_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR4_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1375. CONTROLSS_INPUTXBAR4_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR4_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.18 CONTROLSS_INPUTXBAR4_G0 Register

3.14.2.18.1 CONTROLSS_INPUTXBAR4_G0 Register (Offset = 204h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1376. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0204h

Figure 3-761. CONTROLSS_INPUTXBAR4_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR4_G0_SEL							
R/W							
0h							

Table 3-1377. CONTROLSS_INPUTXBAR4_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR4_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.19 CONTROLSS_INPUTXBAR4_G1 Register

3.14.2.19.1 CONTROLSS_INPUTXBAR4_G1 Register (Offset = 208h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1378. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0208h

Figure 3-762. CONTROLSS_INPUTXBAR4_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR4_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1379. CONTROLSS_INPUTXBAR4_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR4_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.20 CONTROLSS_INPUTXBAR4_G2 Register

3.14.2.20.1 CONTROLSS_INPUTXBAR4_G2 Register (Offset = 20Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1380. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 020Ch

Figure 3-763. CONTROLSS_INPUTXBAR4_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR4_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1381. CONTROLSS_INPUTXBAR4_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR4_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.21 CONTROLSS_INPUTXBAR5_GSEL Register

3.14.2.21.1 CONTROLSS_INPUTXBAR5_GSEL Register (Offset = 240h) [reset = 0h]

INPUT XBAR5 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1382. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0240h

Figure 3-764. CONTROLSS_INPUTXBAR5_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR5_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1383. CONTROLSS_INPUTXBAR5_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR5_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.22 CONTROLSS_INPUTXBAR5_G0 Register

3.14.2.22.1 CONTROLSS_INPUTXBAR5_G0 Register (Offset = 244h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1384. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0244h

Figure 3-765. CONTROLSS_INPUTXBAR5_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR5_G0_SEL							
R/W							
0h							

Table 3-1385. CONTROLSS_INPUTXBAR5_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR5_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.23 CONTROLSS_INPUTXBAR5_G1 Register

3.14.2.23.1 CONTROLSS_INPUTXBAR5_G1 Register (Offset = 248h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1386. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0248h

Figure 3-766. CONTROLSS_INPUTXBAR5_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR5_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1387. CONTROLSS_INPUTXBAR5_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR5_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.24 CONTROLSS_INPUTXBAR5_G2 Register

3.14.2.24.1 CONTROLSS_INPUTXBAR5_G2 Register (Offset = 24Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1388. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 024Ch

Figure 3-767. CONTROLSS_INPUTXBAR5_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR5_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1389. CONTROLSS_INPUTXBAR5_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR5_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.25 CONTROLSS_INPUTXBAR6_GSEL Register

3.14.2.25.1 CONTROLSS_INPUTXBAR6_GSEL Register (Offset = 280h) [reset = 0h]

INPUT XBAR6 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1390. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0280h

Figure 3-768. CONTROLSS_INPUTXBAR6_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR6_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1391. CONTROLSS_INPUTXBAR6_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR6_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.26 CONTROLSS_INPUTXBAR6_G0 Register

3.14.2.26.1 CONTROLSS_INPUTXBAR6_G0 Register (Offset = 284h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1392. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0284h

Figure 3-769. CONTROLSS_INPUTXBAR6_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR6_G0_SEL							
R/W							
0h							

Table 3-1393. CONTROLSS_INPUTXBAR6_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR6_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.27 CONTROLSS_INPUTXBAR6_G1 Register
3.14.2.27.1 CONTROLSS_INPUTXBAR6_G1 Register (Offset = 288h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1394. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0288h

Figure 3-770. CONTROLSS_INPUTXBAR6_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR6_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1395. CONTROLSS_INPUTXBAR6_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR6_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.28 CONTROLSS_INPUTXBAR6_G2 Register

3.14.2.28.1 CONTROLSS_INPUTXBAR6_G2 Register (Offset = 28Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1396. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 028Ch

Figure 3-771. CONTROLSS_INPUTXBAR6_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR6_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1397. CONTROLSS_INPUTXBAR6_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR6_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.29 CONTROLSS_INPUTXBAR7_GSEL Register

3.14.2.29.1 CONTROLSS_INPUTXBAR7_GSEL Register (Offset = 2C0h) [reset = 0h]

INPUT XBAR7 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1398. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 02C0h

Figure 3-772. CONTROLSS_INPUTXBAR7_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR7_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1399. CONTROLSS_INPUTXBAR7_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR7_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.30 CONTROLSS_INPUTXBAR7_G0 Register

3.14.2.30.1 CONTROLSS_INPUTXBAR7_G0 Register (Offset = 2C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1400. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 02C4h

Figure 3-773. CONTROLSS_INPUTXBAR7_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR7_G0_SEL							
R/W							
0h							

Table 3-1401. CONTROLSS_INPUTXBAR7_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR7_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.31 CONTROLSS_INPUTXBAR7_G1 Register

3.14.2.31.1 CONTROLSS_INPUTXBAR7_G1 Register (Offset = 2C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1402. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 02C8h

Figure 3-774. CONTROLSS_INPUTXBAR7_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR7_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1403. CONTROLSS_INPUTXBAR7_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR7_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.32 CONTROLSS_INPUTXBAR7_G2 Register

3.14.2.32.1 CONTROLSS_INPUTXBAR7_G2 Register (Offset = 2CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1404. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 02CCh

Figure 3-775. CONTROLSS_INPUTXBAR7_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR7_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1405. CONTROLSS_INPUTXBAR7_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR7_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.33 CONTROLSS_INPUTXBAR8_GSEL Register

3.14.2.33.1 CONTROLSS_INPUTXBAR8_GSEL Register (Offset = 300h) [reset = 0h]

INPUT XBAR8 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1406. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0300h

Figure 3-776. CONTROLSS_INPUTXBAR8_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR8_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1407. CONTROLSS_INPUTXBAR8_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR8_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.34 CONTROLSS_INPUTXBAR8_G0 Register

3.14.2.34.1 CONTROLSS_INPUTXBAR8_G0 Register (Offset = 304h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1408. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0304h

Figure 3-777. CONTROLSS_INPUTXBAR8_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR8_G0_SEL							
R/W							
0h							

Table 3-1409. CONTROLSS_INPUTXBAR8_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR8_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.35 CONTROLSS_INPUTXBAR8_G1 Register
3.14.2.35.1 CONTROLSS_INPUTXBAR8_G1 Register (Offset = 308h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1410. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0308h

Figure 3-778. CONTROLSS_INPUTXBAR8_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR8_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1411. CONTROLSS_INPUTXBAR8_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR8_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.36 CONTROLSS_INPUTXBAR8_G2 Register

3.14.2.36.1 CONTROLSS_INPUTXBAR8_G2 Register (Offset = 30Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1412. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 030Ch

Figure 3-779. CONTROLSS_INPUTXBAR8_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR8_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1413. CONTROLSS_INPUTXBAR8_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR8_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.37 CONTROLSS_INPUTXBAR9_GSEL Register

3.14.2.37.1 CONTROLSS_INPUTXBAR9_GSEL Register (Offset = 340h) [reset = 0h]

INPUT XBAR9 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1414. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0340h

Figure 3-780. CONTROLSS_INPUTXBAR9_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR9_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1415. CONTROLSS_INPUTXBAR9_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR9_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.38 CONTROLSS_INPUTXBAR9_G0 Register

3.14.2.38.1 CONTROLSS_INPUTXBAR9_G0 Register (Offset = 344h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1416. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0344h

Figure 3-781. CONTROLSS_INPUTXBAR9_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR9_G0_SEL							
R/W							
0h							

Table 3-1417. CONTROLSS_INPUTXBAR9_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR9_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.39 CONTROLSS_INPUTXBAR9_G1 Register
3.14.2.39.1 CONTROLSS_INPUTXBAR9_G1 Register (Offset = 348h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1418. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0348h

Figure 3-782. CONTROLSS_INPUTXBAR9_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR9_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1419. CONTROLSS_INPUTXBAR9_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR9_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.40 CONTROLSS_INPUTXBAR9_G2 Register

3.14.2.40.1 CONTROLSS_INPUTXBAR9_G2 Register (Offset = 34Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1420. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 034Ch

Figure 3-783. CONTROLSS_INPUTXBAR9_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR9_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1421. CONTROLSS_INPUTXBAR9_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR9_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.41 CONTROLSS_INPUTXBAR10_GSEL Register

3.14.2.41.1 CONTROLSS_INPUTXBAR10_GSEL Register (Offset = 380h) [reset = 0h]

INPUT XBAR10 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1422. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0380h

Figure 3-784. CONTROLSS_INPUTXBAR10_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR10_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1423. CONTROLSS_INPUTXBAR10_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR10_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.42 CONTROLSS_INPUTXBAR10_G0 Register

3.14.2.42.1 CONTROLSS_INPUTXBAR10_G0 Register (Offset = 384h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1424. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0384h

Figure 3-785. CONTROLSS_INPUTXBAR10_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR10_G0_SEL							
R/W							
0h							

Table 3-1425. CONTROLSS_INPUTXBAR10_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR10_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.43 CONTROLSS_INPUTXBAR10_G1 Register

3.14.2.43.1 CONTROLSS_INPUTXBAR10_G1 Register (Offset = 388h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1426. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0388h

Figure 3-786. CONTROLSS_INPUTXBAR10_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR10_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1427. CONTROLSS_INPUTXBAR10_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR10_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.44 CONTROLSS_INPUTXBAR10_G2 Register

3.14.2.44.1 CONTROLSS_INPUTXBAR10_G2 Register (Offset = 38Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1428. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 038Ch

Figure 3-787. CONTROLSS_INPUTXBAR10_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR10_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1429. CONTROLSS_INPUTXBAR10_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR10_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.45 CONTROLSS_INPUTXBAR11_GSEL Register

3.14.2.45.1 CONTROLSS_INPUTXBAR11_GSEL Register (Offset = 3C0h) [reset = 0h]

INPUT XBAR11 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1430. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 03C0h

Figure 3-788. CONTROLSS_INPUTXBAR11_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR11_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1431. CONTROLSS_INPUTXBAR11_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR11_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.46 CONTROLSS_INPUTXBAR11_G0 Register

3.14.2.46.1 CONTROLSS_INPUTXBAR11_G0 Register (Offset = 3C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1432. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 03C4h

Figure 3-789. CONTROLSS_INPUTXBAR11_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR11_G0_SEL							
R/W							
0h							

Table 3-1433. CONTROLSS_INPUTXBAR11_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR11_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.47 CONTROLSS_INPUTXBAR11_G1 Register

3.14.2.47.1 CONTROLSS_INPUTXBAR11_G1 Register (Offset = 3C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1434. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 03C8h

Figure 3-790. CONTROLSS_INPUTXBAR11_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR11_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1435. CONTROLSS_INPUTXBAR11_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR11_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.48 CONTROLSS_INPUTXBAR11_G2 Register

3.14.2.48.1 CONTROLSS_INPUTXBAR11_G2 Register (Offset = 3CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1436. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 03CCh

Figure 3-791. CONTROLSS_INPUTXBAR11_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR11_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1437. CONTROLSS_INPUTXBAR11_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR11_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.49 CONTROLSS_INPUTXBAR12_GSEL Register

3.14.2.49.1 CONTROLSS_INPUTXBAR12_GSEL Register (Offset = 400h) [reset = 0h]

INPUT XBAR12 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1438. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0400h

Figure 3-792. CONTROLSS_INPUTXBAR12_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR12_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1439. CONTROLSS_INPUTXBAR12_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR12_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.50 CONTROLSS_INPUTXBAR12_G0 Register

3.14.2.50.1 CONTROLSS_INPUTXBAR12_G0 Register (Offset = 404h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1440. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0404h

Figure 3-793. CONTROLSS_INPUTXBAR12_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR12_G0_SEL							
R/W							
0h							

Table 3-1441. CONTROLSS_INPUTXBAR12_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR12_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.51 CONTROLSS_INPUTXBAR12_G1 Register

3.14.2.51.1 CONTROLSS_INPUTXBAR12_G1 Register (Offset = 408h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1442. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0408h

Figure 3-794. CONTROLSS_INPUTXBAR12_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR12_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1443. CONTROLSS_INPUTXBAR12_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR12_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.52 CONTROLSS_INPUTXBAR12_G2 Register

3.14.2.52.1 CONTROLSS_INPUTXBAR12_G2 Register (Offset = 40Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1444. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 040Ch

Figure 3-795. CONTROLSS_INPUTXBAR12_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR12_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1445. CONTROLSS_INPUTXBAR12_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR12_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.53 CONTROLSS_INPUTXBAR13_GSEL Register

3.14.2.53.1 CONTROLSS_INPUTXBAR13_GSEL Register (Offset = 440h) [reset = 0h]

INPUT XBAR13 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1446. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0440h

Figure 3-796. CONTROLSS_INPUTXBAR13_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR13_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1447. CONTROLSS_INPUTXBAR13_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR13_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.54 CONTROLSS_INPUTXBAR13_G0 Register

3.14.2.54.1 CONTROLSS_INPUTXBAR13_G0 Register (Offset = 444h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1448. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0444h

Figure 3-797. CONTROLSS_INPUTXBAR13_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR13_G0_SEL							
R/W							
0h							

Table 3-1449. CONTROLSS_INPUTXBAR13_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR13_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.55 CONTROLSS_INPUTXBAR13_G1 Register

3.14.2.55.1 CONTROLSS_INPUTXBAR13_G1 Register (Offset = 448h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1450. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0448h

Figure 3-798. CONTROLSS_INPUTXBAR13_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR13_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1451. CONTROLSS_INPUTXBAR13_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR13_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.56 CONTROLSS_INPUTXBAR13_G2 Register

3.14.2.56.1 CONTROLSS_INPUTXBAR13_G2 Register (Offset = 44Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1452. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 044Ch

Figure 3-799. CONTROLSS_INPUTXBAR13_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR13_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1453. CONTROLSS_INPUTXBAR13_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR13_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.57 CONTROLSS_INPUTXBAR14_GSEL Register

3.14.2.57.1 CONTROLSS_INPUTXBAR14_GSEL Register (Offset = 480h) [reset = 0h]

INPUT XBAR14 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1454. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0480h

Figure 3-800. CONTROLSS_INPUTXBAR14_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR14_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1455. CONTROLSS_INPUTXBAR14_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR14_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.58 CONTROLSS_INPUTXBAR14_G0 Register

3.14.2.58.1 CONTROLSS_INPUTXBAR14_G0 Register (Offset = 484h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1456. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0484h

Figure 3-801. CONTROLSS_INPUTXBAR14_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR14_G0_SEL							
R/W							
0h							

Table 3-1457. CONTROLSS_INPUTXBAR14_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR14_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.59 CONTROLSS_INPUTXBAR14_G1 Register

3.14.2.59.1 CONTROLSS_INPUTXBAR14_G1 Register (Offset = 488h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1458. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0488h

Figure 3-802. CONTROLSS_INPUTXBAR14_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR14_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1459. CONTROLSS_INPUTXBAR14_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR14_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.60 CONTROLSS_INPUTXBAR14_G2 Register

3.14.2.60.1 CONTROLSS_INPUTXBAR14_G2 Register (Offset = 48Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1460. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 048Ch

Figure 3-803. CONTROLSS_INPUTXBAR14_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR14_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1461. CONTROLSS_INPUTXBAR14_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR14_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.61 CONTROLSS_INPUTXBAR15_GSEL Register

3.14.2.61.1 CONTROLSS_INPUTXBAR15_GSEL Register (Offset = 4C0h) [reset = 0h]

INPUT XBAR15 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1462. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 04C0h

Figure 3-804. CONTROLSS_INPUTXBAR15_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR15_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1463. CONTROLSS_INPUTXBAR15_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR15_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.62 CONTROLSS_INPUTXBAR15_G0 Register

3.14.2.62.1 CONTROLSS_INPUTXBAR15_G0 Register (Offset = 4C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1464. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 04C4h

Figure 3-805. CONTROLSS_INPUTXBAR15_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR15_G0_SEL							
R/W							
0h							

Table 3-1465. CONTROLSS_INPUTXBAR15_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR15_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.63 CONTROLSS_INPUTXBAR15_G1 Register
3.14.2.63.1 CONTROLSS_INPUTXBAR15_G1 Register (Offset = 4C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1466. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 04C8h

Figure 3-806. CONTROLSS_INPUTXBAR15_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR15_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1467. CONTROLSS_INPUTXBAR15_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR15_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.64 CONTROLSS_INPUTXBAR15_G2 Register

3.14.2.64.1 CONTROLSS_INPUTXBAR15_G2 Register (Offset = 4CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1468. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 04CCh

Figure 3-807. CONTROLSS_INPUTXBAR15_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR15_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1469. CONTROLSS_INPUTXBAR15_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR15_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.65 CONTROLSS_INPUTXBAR16_GSEL Register

3.14.2.65.1 CONTROLSS_INPUTXBAR16_GSEL Register (Offset = 500h) [reset = 0h]

INPUT XBAR16 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1470. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0500h

Figure 3-808. CONTROLSS_INPUTXBAR16_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR16_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1471. CONTROLSS_INPUTXBAR16_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR16_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.66 CONTROLSS_INPUTXBAR16_G0 Register

3.14.2.66.1 CONTROLSS_INPUTXBAR16_G0 Register (Offset = 504h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1472. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0504h

Figure 3-809. CONTROLSS_INPUTXBAR16_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR16_G0_SEL							
R/W							
0h							

Table 3-1473. CONTROLSS_INPUTXBAR16_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR16_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.67 CONTROLSS_INPUTXBAR16_G1 Register

3.14.2.67.1 CONTROLSS_INPUTXBAR16_G1 Register (Offset = 508h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1474. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0508h

Figure 3-810. CONTROLSS_INPUTXBAR16_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR16_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1475. CONTROLSS_INPUTXBAR16_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR16_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.68 CONTROLSS_INPUTXBAR16_G2 Register

3.14.2.68.1 CONTROLSS_INPUTXBAR16_G2 Register (Offset = 50Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1476. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 050Ch

Figure 3-811. CONTROLSS_INPUTXBAR16_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR16_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1477. CONTROLSS_INPUTXBAR16_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR16_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.69 CONTROLSS_INPUTXBAR17_GSEL Register

3.14.2.69.1 CONTROLSS_INPUTXBAR17_GSEL Register (Offset = 540h) [reset = 0h]

INPUT XBAR17 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1478. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0540h

Figure 3-812. CONTROLSS_INPUTXBAR17_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR17_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1479. CONTROLSS_INPUTXBAR17_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR17_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.70 CONTROLSS_INPUTXBAR17_G0 Register

3.14.2.70.1 CONTROLSS_INPUTXBAR17_G0 Register (Offset = 544h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1480. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0544h

Figure 3-813. CONTROLSS_INPUTXBAR17_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR17_G0_SEL							
R/W							
0h							

Table 3-1481. CONTROLSS_INPUTXBAR17_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR17_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.71 CONTROLSS_INPUTXBAR17_G1 Register

3.14.2.71.1 CONTROLSS_INPUTXBAR17_G1 Register (Offset = 548h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1482. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0548h

Figure 3-814. CONTROLSS_INPUTXBAR17_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR17_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1483. CONTROLSS_INPUTXBAR17_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR17_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.72 CONTROLSS_INPUTXBAR17_G2 Register

3.14.2.72.1 CONTROLSS_INPUTXBAR17_G2 Register (Offset = 54Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1484. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 054Ch

Figure 3-815. CONTROLSS_INPUTXBAR17_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR17_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1485. CONTROLSS_INPUTXBAR17_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR17_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.73 CONTROLSS_INPUTXBAR18_GSEL Register

3.14.2.73.1 CONTROLSS_INPUTXBAR18_GSEL Register (Offset = 580h) [reset = 0h]

INPUT XBAR18 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1486. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0580h

Figure 3-816. CONTROLSS_INPUTXBAR18_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR18_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1487. CONTROLSS_INPUTXBAR18_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR18_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.74 CONTROLSS_INPUTXBAR18_G0 Register

3.14.2.74.1 CONTROLSS_INPUTXBAR18_G0 Register (Offset = 584h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1488. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0584h

Figure 3-817. CONTROLSS_INPUTXBAR18_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR18_G0_SEL							
R/W							
0h							

Table 3-1489. CONTROLSS_INPUTXBAR18_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR18_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.75 CONTROLSS_INPUTXBAR18_G1 Register

3.14.2.75.1 CONTROLSS_INPUTXBAR18_G1 Register (Offset = 588h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1490. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0588h

Figure 3-818. CONTROLSS_INPUTXBAR18_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR18_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1491. CONTROLSS_INPUTXBAR18_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR18_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.76 CONTROLSS_INPUTXBAR18_G2 Register

3.14.2.76.1 CONTROLSS_INPUTXBAR18_G2 Register (Offset = 58Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1492. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 058Ch

Figure 3-819. CONTROLSS_INPUTXBAR18_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR18_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1493. CONTROLSS_INPUTXBAR18_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR18_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.77 CONTROLSS_INPUTXBAR19_GSEL Register

3.14.2.77.1 CONTROLSS_INPUTXBAR19_GSEL Register (Offset = 5C0h) [reset = 0h]

INPUT XBAR19 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1494. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 05C0h

Figure 3-820. CONTROLSS_INPUTXBAR19_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR19_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1495. CONTROLSS_INPUTXBAR19_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR19_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.78 CONTROLSS_INPUTXBAR19_G0 Register

3.14.2.78.1 CONTROLSS_INPUTXBAR19_G0 Register (Offset = 5C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1496. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 05C4h

Figure 3-821. CONTROLSS_INPUTXBAR19_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR19_G0_SEL							
R/W							
0h							

Table 3-1497. CONTROLSS_INPUTXBAR19_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR19_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.79 CONTROLSS_INPUTXBAR19_G1 Register

3.14.2.79.1 CONTROLSS_INPUTXBAR19_G1 Register (Offset = 5C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1498. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 05C8h

Figure 3-822. CONTROLSS_INPUTXBAR19_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR19_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1499. CONTROLSS_INPUTXBAR19_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR19_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.80 CONTROLSS_INPUTXBAR19_G2 Register

3.14.2.80.1 CONTROLSS_INPUTXBAR19_G2 Register (Offset = 5CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1500. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 05CCh

Figure 3-823. CONTROLSS_INPUTXBAR19_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR19_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1501. CONTROLSS_INPUTXBAR19_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR19_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.81 CONTROLSS_INPUTXBAR20_GSEL Register

3.14.2.81.1 CONTROLSS_INPUTXBAR20_GSEL Register (Offset = 600h) [reset = 0h]

INPUT XBAR20 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1502. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0600h

Figure 3-824. CONTROLSS_INPUTXBAR20_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR20_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1503. CONTROLSS_INPUTXBAR20_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR20_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.82 CONTROLSS_INPUTXBAR20_G0 Register

3.14.2.82.1 CONTROLSS_INPUTXBAR20_G0 Register (Offset = 604h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1504. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0604h

Figure 3-825. CONTROLSS_INPUTXBAR20_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR20_G0_SEL							
R/W							
0h							

Table 3-1505. CONTROLSS_INPUTXBAR20_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR20_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.83 CONTROLSS_INPUTXBAR20_G1 Register
3.14.2.83.1 CONTROLSS_INPUTXBAR20_G1 Register (Offset = 608h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1506. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0608h

Figure 3-826. CONTROLSS_INPUTXBAR20_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR20_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1507. CONTROLSS_INPUTXBAR20_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR20_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.84 CONTROLSS_INPUTXBAR20_G2 Register

3.14.2.84.1 CONTROLSS_INPUTXBAR20_G2 Register (Offset = 60Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1508. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 060Ch

Figure 3-827. CONTROLSS_INPUTXBAR20_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR20_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1509. CONTROLSS_INPUTXBAR20_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR20_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.85 CONTROLSS_INPUTXBAR21_GSEL Register

3.14.2.85.1 CONTROLSS_INPUTXBAR21_GSEL Register (Offset = 640h) [reset = 0h]

INPUT XBAR21 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1510. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0640h

Figure 3-828. CONTROLSS_INPUTXBAR21_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR21_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1511. CONTROLSS_INPUTXBAR21_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR21_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.86 CONTROLSS_INPUTXBAR21_G0 Register

3.14.2.86.1 CONTROLSS_INPUTXBAR21_G0 Register (Offset = 644h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1512. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0644h

Figure 3-829. CONTROLSS_INPUTXBAR21_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR21_G0_SEL							
R/W							
0h							

Table 3-1513. CONTROLSS_INPUTXBAR21_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR21_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.87 CONTROLSS_INPUTXBAR21_G1 Register
3.14.2.87.1 CONTROLSS_INPUTXBAR21_G1 Register (Offset = 648h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1514. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0648h

Figure 3-830. CONTROLSS_INPUTXBAR21_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR21_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1515. CONTROLSS_INPUTXBAR21_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR21_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.88 CONTROLSS_INPUTXBAR21_G2 Register

3.14.2.88.1 CONTROLSS_INPUTXBAR21_G2 Register (Offset = 64Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1516. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 064Ch

Figure 3-831. CONTROLSS_INPUTXBAR21_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR21_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1517. CONTROLSS_INPUTXBAR21_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR21_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.89 CONTROLSS_INPUTXBAR22_GSEL Register

3.14.2.89.1 CONTROLSS_INPUTXBAR22_GSEL Register (Offset = 680h) [reset = 0h]

INPUT XBAR22 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1518. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0680h

Figure 3-832. CONTROLSS_INPUTXBAR22_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR22_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1519. CONTROLSS_INPUTXBAR22_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR22_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.90 CONTROLSS_INPUTXBAR22_G0 Register

3.14.2.90.1 CONTROLSS_INPUTXBAR22_G0 Register (Offset = 684h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1520. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0684h

Figure 3-833. CONTROLSS_INPUTXBAR22_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR22_G0_SEL							
R/W							
0h							

Table 3-1521. CONTROLSS_INPUTXBAR22_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR22_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.91 CONTROLSS_INPUTXBAR22_G1 Register

3.14.2.91.1 CONTROLSS_INPUTXBAR22_G1 Register (Offset = 688h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1522. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0688h

Figure 3-834. CONTROLSS_INPUTXBAR22_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR22_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1523. CONTROLSS_INPUTXBAR22_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR22_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.92 CONTROLSS_INPUTXBAR22_G2 Register

3.14.2.92.1 CONTROLSS_INPUTXBAR22_G2 Register (Offset = 68Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1524. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 068Ch

Figure 3-835. CONTROLSS_INPUTXBAR22_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR22_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1525. CONTROLSS_INPUTXBAR22_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR22_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.93 CONTROLSS_INPUTXBAR23_GSEL Register

3.14.2.93.1 CONTROLSS_INPUTXBAR23_GSEL Register (Offset = 6C0h) [reset = 0h]

INPUT XBAR23 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1526. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 06C0h

Figure 3-836. CONTROLSS_INPUTXBAR23_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR23_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1527. CONTROLSS_INPUTXBAR23_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR23_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.94 CONTROLSS_INPUTXBAR23_G0 Register

3.14.2.94.1 CONTROLSS_INPUTXBAR23_G0 Register (Offset = 6C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1528. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 06C4h

Figure 3-837. CONTROLSS_INPUTXBAR23_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR23_G0_SEL							
R/W							
0h							

Table 3-1529. CONTROLSS_INPUTXBAR23_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR23_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.95 CONTROLSS_INPUTXBAR23_G1 Register

3.14.2.95.1 CONTROLSS_INPUTXBAR23_G1 Register (Offset = 6C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1530. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 06C8h

Figure 3-838. CONTROLSS_INPUTXBAR23_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR23_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1531. CONTROLSS_INPUTXBAR23_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR23_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.96 CONTROLSS_INPUTXBAR23_G2 Register

3.14.2.96.1 CONTROLSS_INPUTXBAR23_G2 Register (Offset = 6CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1532. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 06CCh

Figure 3-839. CONTROLSS_INPUTXBAR23_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR23_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1533. CONTROLSS_INPUTXBAR23_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR23_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.97 CONTROLSS_INPUTXBAR24_GSEL Register

3.14.2.97.1 CONTROLSS_INPUTXBAR24_GSEL Register (Offset = 700h) [reset = 0h]

INPUT XBAR24 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1534. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0700h

Figure 3-840. CONTROLSS_INPUTXBAR24_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR24_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1535. CONTROLSS_INPUTXBAR24_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR24_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.98 CONTROLSS_INPUTXBAR24_G0 Register

3.14.2.98.1 CONTROLSS_INPUTXBAR24_G0 Register (Offset = 704h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1536. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0704h

Figure 3-841. CONTROLSS_INPUTXBAR24_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR24_G0_SEL							
R/W							
0h							

Table 3-1537. CONTROLSS_INPUTXBAR24_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR24_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.99 CONTROLSS_INPUTXBAR24_G1 Register

3.14.2.99.1 CONTROLSS_INPUTXBAR24_G1 Register (Offset = 708h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

Return to [Summary Table](#)

Table 3-1538. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0708h

Figure 3-842. CONTROLSS_INPUTXBAR24_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR24_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1539. CONTROLSS_INPUTXBAR24_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR24_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.100 CONTROLSS_INPUTXBAR24_G2 Register

3.14.2.100.1 CONTROLSS_INPUTXBAR24_G2 Register (Offset = 70Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1540. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 070Ch

Figure 3-843. CONTROLSS_INPUTXBAR24_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR24_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1541. CONTROLSS_INPUTXBAR24_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR24_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.101 CONTROLSS_INPUTXBAR25_GSEL Register

3.14.2.101.1 CONTROLSS_INPUTXBAR25_GSEL Register (Offset = 740h) [reset = 0h]

INPUT XBAR25 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1542. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0740h

Figure 3-844. CONTROLSS_INPUTXBAR25_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR25_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1543. CONTROLSS_INPUTXBAR25_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR25_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.102 CONTROLSS_INPUTXBAR25_G0 Register

3.14.2.102.1 CONTROLSS_INPUTXBAR25_G0 Register (Offset = 744h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1544. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0744h

Figure 3-845. CONTROLSS_INPUTXBAR25_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR25_G0_SEL							
R/W							
0h							

Table 3-1545. CONTROLSS_INPUTXBAR25_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR25_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.103 CONTROLSS_INPUTXBAR25_G1 Register
3.14.2.103.1 CONTROLSS_INPUTXBAR25_G1 Register (Offset = 748h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1546. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0748h

Figure 3-846. CONTROLSS_INPUTXBAR25_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR25_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1547. CONTROLSS_INPUTXBAR25_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR25_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.104 CONTROLSS_INPUTXBAR25_G2 Register

3.14.2.104.1 CONTROLSS_INPUTXBAR25_G2 Register (Offset = 74Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1548. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 074Ch

Figure 3-847. CONTROLSS_INPUTXBAR25_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR25_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1549. CONTROLSS_INPUTXBAR25_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR25_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.105 CONTROLSS_INPUTXBAR26_GSEL Register
3.14.2.105.1 CONTROLSS_INPUTXBAR26_GSEL Register (Offset = 780h) [reset = 0h]

INPUT XBAR26 Input Select

0 : GPI

1: ICSS GPO port.

 Return to [Summary Table](#)
Table 3-1550. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0780h

Figure 3-848. CONTROLSS_INPUTXBAR26_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR26_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1551. CONTROLSS_INPUTXBAR26_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR26_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.106 CONTROLSS_INPUTXBAR26_G0 Register

3.14.2.106.1 CONTROLSS_INPUTXBAR26_G0 Register (Offset = 784h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1552. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0784h

Figure 3-849. CONTROLSS_INPUTXBAR26_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR26_G0_SEL							
R/W							
0h							

Table 3-1553. CONTROLSS_INPUTXBAR26_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR26_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.107 CONTROLSS_INPUTXBAR26_G1 Register
3.14.2.107.1 CONTROLSS_INPUTXBAR26_G1 Register (Offset = 788h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1554. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0788h

Figure 3-850. CONTROLSS_INPUTXBAR26_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR26_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1555. CONTROLSS_INPUTXBAR26_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR26_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.108 CONTROLSS_INPUTXBAR26_G2 Register

3.14.2.108.1 CONTROLSS_INPUTXBAR26_G2 Register (Offset = 78Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1556. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 078Ch

Figure 3-851. CONTROLSS_INPUTXBAR26_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR26_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1557. CONTROLSS_INPUTXBAR26_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR26_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.109 CONTROLSS_INPUTXBAR27_GSEL Register
3.14.2.109.1 CONTROLSS_INPUTXBAR27_GSEL Register (Offset = 7C0h) [reset = 0h]

INPUT XBAR27 Input Select

0 : GPI

1: ICSS GPO port.

 Return to [Summary Table](#)
Table 3-1558. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 07C0h

Figure 3-852. CONTROLSS_INPUTXBAR27_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR27_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1559. CONTROLSS_INPUTXBAR27_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR27_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.110 CONTROLSS_INPUTXBAR27_G0 Register

3.14.2.110.1 CONTROLSS_INPUTXBAR27_G0 Register (Offset = 7C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1560. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 07C4h

Figure 3-853. CONTROLSS_INPUTXBAR27_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR27_G0_SEL							
R/W							
0h							

Table 3-1561. CONTROLSS_INPUTXBAR27_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR27_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.111 CONTROLSS_INPUTXBAR27_G1 Register
3.14.2.111.1 CONTROLSS_INPUTXBAR27_G1 Register (Offset = 7C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1562. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 07C8h

Figure 3-854. CONTROLSS_INPUTXBAR27_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR27_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1563. CONTROLSS_INPUTXBAR27_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR27_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.112 CONTROLSS_INPUTXBAR27_G2 Register

3.14.2.112.1 CONTROLSS_INPUTXBAR27_G2 Register (Offset = 7CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1564. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 07CCh

Figure 3-855. CONTROLSS_INPUTXBAR27_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR27_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1565. CONTROLSS_INPUTXBAR27_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR27_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.113 CONTROLSS_INPUTXBAR28_GSEL Register
3.14.2.113.1 CONTROLSS_INPUTXBAR28_GSEL Register (Offset = 800h) [reset = 0h]

INPUT XBAR28 Input Select

0 : GPI

1: ICSS GPO port.

 Return to [Summary Table](#)
Table 3-1566. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0800h

Figure 3-856. CONTROLSS_INPUTXBAR28_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR28_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1567. CONTROLSS_INPUTXBAR28_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR28_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.114 CONTROLSS_INPUTXBAR28_G0 Register

3.14.2.114.1 CONTROLSS_INPUTXBAR28_G0 Register (Offset = 804h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1568. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0804h

Figure 3-857. CONTROLSS_INPUTXBAR28_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR28_G0_SEL							
R/W							
0h							

Table 3-1569. CONTROLSS_INPUTXBAR28_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR28_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.115 CONTROLSS_INPUTXBAR28_G1 Register
3.14.2.115.1 CONTROLSS_INPUTXBAR28_G1 Register (Offset = 808h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1570. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0808h

Figure 3-858. CONTROLSS_INPUTXBAR28_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR28_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1571. CONTROLSS_INPUTXBAR28_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR28_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.116 CONTROLSS_INPUTXBAR28_G2 Register

3.14.2.116.1 CONTROLSS_INPUTXBAR28_G2 Register (Offset = 80Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1572. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 080Ch

Figure 3-859. CONTROLSS_INPUTXBAR28_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR28_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1573. CONTROLSS_INPUTXBAR28_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR28_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.117 CONTROLSS_INPUTXBAR29_GSEL Register
3.14.2.117.1 CONTROLSS_INPUTXBAR29_GSEL Register (Offset = 840h) [reset = 0h]

INPUT XBAR29 Input Select

0 : GPI

1: ICSS GPO port.

 Return to [Summary Table](#)
Table 3-1574. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0840h

Figure 3-860. CONTROLSS_INPUTXBAR29_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR29_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1575. CONTROLSS_INPUTXBAR29_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR29_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.118 CONTROLSS_INPUTXBAR29_G0 Register

3.14.2.118.1 CONTROLSS_INPUTXBAR29_G0 Register (Offset = 844h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1576. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0844h

Figure 3-861. CONTROLSS_INPUTXBAR29_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR29_G0_SEL							
R/W							
0h							

Table 3-1577. CONTROLSS_INPUTXBAR29_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR29_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.119 CONTROLSS_INPUTXBAR29_G1 Register
3.14.2.119.1 CONTROLSS_INPUTXBAR29_G1 Register (Offset = 848h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1578. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0848h

Figure 3-862. CONTROLSS_INPUTXBAR29_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR29_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1579. CONTROLSS_INPUTXBAR29_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR29_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.120 CONTROLSS_INPUTXBAR29_G2 Register

3.14.2.120.1 CONTROLSS_INPUTXBAR29_G2 Register (Offset = 84Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1580. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 084Ch

Figure 3-863. CONTROLSS_INPUTXBAR29_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR29_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1581. CONTROLSS_INPUTXBAR29_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR29_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.121 CONTROLSS_INPUTXBAR30_GSEL Register
3.14.2.121.1 CONTROLSS_INPUTXBAR30_GSEL Register (Offset = 880h) [reset = 0h]

INPUT XBAR30 Input Select

0 : GPI

1: ICSS GPO port.

 Return to [Summary Table](#)
Table 3-1582. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0880h

Figure 3-864. CONTROLSS_INPUTXBAR30_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR30_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1583. CONTROLSS_INPUTXBAR30_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR30_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.122 CONTROLSS_INPUTXBAR30_G0 Register

3.14.2.122.1 CONTROLSS_INPUTXBAR30_G0 Register (Offset = 884h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1584. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0884h

Figure 3-865. CONTROLSS_INPUTXBAR30_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR30_G0_SEL							
R/W							
0h							

Table 3-1585. CONTROLSS_INPUTXBAR30_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR30_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.123 CONTROLSS_INPUTXBAR30_G1 Register
3.14.2.123.1 CONTROLSS_INPUTXBAR30_G1 Register (Offset = 888h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1586. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 0888h

Figure 3-866. CONTROLSS_INPUTXBAR30_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR30_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1587. CONTROLSS_INPUTXBAR30_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR30_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.124 CONTROLSS_INPUTXBAR30_G2 Register

3.14.2.124.1 CONTROLSS_INPUTXBAR30_G2 Register (Offset = 88Ch) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1588. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 088Ch

Figure 3-867. CONTROLSS_INPUTXBAR30_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR30_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1589. CONTROLSS_INPUTXBAR30_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR30_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.14.2.125 CONTROLSS_INPUTXBAR31_GSEL Register

3.14.2.125.1 CONTROLSS_INPUTXBAR31_GSEL Register (Offset = 8C0h) [reset = 0h]

INPUT XBAR31 Input Select

0 : GPI

1: ICSS GPO port.

Return to [Summary Table](#)

Table 3-1590. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 08C0h

Figure 3-868. CONTROLSS_INPUTXBAR31_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						INPUTXBAR31_GSEL_GSEL	
NONE						R/W	
0h						0h	

Table 3-1591. CONTROLSS_INPUTXBAR31_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	INPUTXBAR31_GSEL_GSEL	R/W	0h	Select input source Group: 0 G0 selected 1 G1 selected 2 G2 selected

3.14.2.126 CONTROLSS_INPUTXBAR31_G0 Register

3.14.2.126.1 CONTROLSS_INPUTXBAR31_G0 Register (Offset = 8C4h) [reset = 0h]

Input GPI XBAR selection - valid inputs are GPI[143:0].

Return to [Summary Table](#)

Table 3-1592. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 08C4h

Figure 3-869. CONTROLSS_INPUTXBAR31_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
INPUTXBAR31_G0_SEL							
R/W							
0h							

Table 3-1593. CONTROLSS_INPUTXBAR31_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	INPUTXBAR31_G0_SEL	R/W	0h	Select input source: 0 G0.0 selected .. x G0.x selected

3.14.2.127 CONTROLSS_INPUTXBAR31_G1 Register
3.14.2.127.1 CONTROLSS_INPUTXBAR31_G1 Register (Offset = 8C8h) [reset = 0h]

ICSS GPO port selection - ICSS GPO[31:0].

 Return to [Summary Table](#)
Table 3-1594. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 08C8h

Figure 3-870. CONTROLSS_INPUTXBAR31_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR31_G1_SEL			
NONE				R/W			
0h				0h			

Table 3-1595. CONTROLSS_INPUTXBAR31_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	INPUTXBAR31_G1_SEL	R/W	0h	Select input source: 0 G1.0 selected .. 31 G1.31 selected

3.14.2.128 CONTROLSS_INPUTXBAR31_G2 Register

3.14.2.128.1 CONTROLSS_INPUTXBAR31_G2 Register (Offset = 8CCh) [reset = 0h]

OUTPUTXBAR port selection - OUTPUTXBAR[15:0].

Return to [Summary Table](#)

Table 3-1596. Instance Table

Instance Name	Physical Address
CONTROLSS_INPUTXBAR	502D 08CCh

Figure 3-871. CONTROLSS_INPUTXBAR31_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				INPUTXBAR31_G2_SEL			
NONE				R/W			
0h				0h			

Table 3-1597. CONTROLSS_INPUTXBAR31_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	INPUTXBAR31_G2_SEL	R/W	0h	Select input source: 0 G2.0 selected .. 15 G2.15 selected

3.15 CONTROLSS_ICLXBAR

CONTROLSS_ICLXBAR

3.15.1 CONTROLSS_ICLXBAR Summaries

CONTROLSS_ICLXBAR Summaries

Table 3-1598. CONTROLSS Registers, Base Address=502D 4000h, Length=1024

Offset	Length	Register Name	CONTROLSS_ICLXBAR Physical Address
100h	32	CONTROLSS_ICLXBAR0_G0	502D 4100h
104h	32	CONTROLSS_ICLXBAR0_G1	502D 4104h
108h	32	CONTROLSS_ICLXBAR0_G2	502D 4108h
140h	32	CONTROLSS_ICLXBAR1_G0	502D 4140h
144h	32	CONTROLSS_ICLXBAR1_G1	502D 4144h
148h	32	CONTROLSS_ICLXBAR1_G2	502D 4148h
180h	32	CONTROLSS_ICLXBAR2_G0	502D 4180h
184h	32	CONTROLSS_ICLXBAR2_G1	502D 4184h
188h	32	CONTROLSS_ICLXBAR2_G2	502D 4188h
1C0h	32	CONTROLSS_ICLXBAR3_G0	502D 41C0h
1C4h	32	CONTROLSS_ICLXBAR3_G1	502D 41C4h
1C8h	32	CONTROLSS_ICLXBAR3_G2	502D 41C8h
200h	32	CONTROLSS_ICLXBAR4_G0	502D 4200h
204h	32	CONTROLSS_ICLXBAR4_G1	502D 4204h
208h	32	CONTROLSS_ICLXBAR4_G2	502D 4208h
240h	32	CONTROLSS_ICLXBAR5_G0	502D 4240h
244h	32	CONTROLSS_ICLXBAR5_G1	502D 4244h
248h	32	CONTROLSS_ICLXBAR5_G2	502D 4248h
280h	32	CONTROLSS_ICLXBAR6_G0	502D 4280h
284h	32	CONTROLSS_ICLXBAR6_G1	502D 4284h
288h	32	CONTROLSS_ICLXBAR6_G2	502D 4288h
2C0h	32	CONTROLSS_ICLXBAR7_G0	502D 42C0h
2C4h	32	CONTROLSS_ICLXBAR7_G1	502D 42C4h
2C8h	32	CONTROLSS_ICLXBAR7_G2	502D 42C8h
300h	32	CONTROLSS_ICLXBAR8_G0	502D 4300h
304h	32	CONTROLSS_ICLXBAR8_G1	502D 4304h
308h	32	CONTROLSS_ICLXBAR8_G2	502D 4308h
340h	32	CONTROLSS_ICLXBAR9_G0	502D 4340h
344h	32	CONTROLSS_ICLXBAR9_G1	502D 4344h
348h	32	CONTROLSS_ICLXBAR9_G2	502D 4348h
380h	32	CONTROLSS_ICLXBAR10_G0	502D 4380h
384h	32	CONTROLSS_ICLXBAR10_G1	502D 4384h
388h	32	CONTROLSS_ICLXBAR10_G2	502D 4388h
3C0h	32	CONTROLSS_ICLXBAR11_G0	502D 43C0h
3C4h	32	CONTROLSS_ICLXBAR11_G1	502D 43C4h
3C8h	32	CONTROLSS_ICLXBAR11_G2	502D 43C8h
400h	32	CONTROLSS_ICLXBAR12_G0	502D 4400h
404h	32	CONTROLSS_ICLXBAR12_G1	502D 4404h
408h	32	CONTROLSS_ICLXBAR12_G2	502D 4408h

Table 3-1598. CONTROLSS Registers, Base Address=502D 4000h, Length=1024 (continued)

Offset	Length	Register Name	CONTROLSS_ICLXBAR Physical Address
440h	32	CONTROLSS_ICLXBAR13_G0	502D 4440h
444h	32	CONTROLSS_ICLXBAR13_G1	502D 4444h
448h	32	CONTROLSS_ICLXBAR13_G2	502D 4448h
480h	32	CONTROLSS_ICLXBAR14_G0	502D 4480h
484h	32	CONTROLSS_ICLXBAR14_G1	502D 4484h
488h	32	CONTROLSS_ICLXBAR14_G2	502D 4488h
4C0h	32	CONTROLSS_ICLXBAR15_G0	502D 44C0h
4C4h	32	CONTROLSS_ICLXBAR15_G1	502D 44C4h
4C8h	32	CONTROLSS_ICLXBAR15_G2	502D 44C8h

3.15.2 CONTROLSS_ICLXBAR Registers

CONTROLSS_ICLXBAR Registers

3.15.2.1 CONTROLSS_ICLXBAR0_G0 Register

3.15.2.1.1 CONTROLSS_ICLXBAR0_G0 Register (Offset = 100h) [reset = 0h]

ICL XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-1599. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4100h

Figure 3-872. CONTROLSS_ICLXBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR0_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR0_G0_SEL							
R/W							
0h							

Table 3-1600. CONTROLSS_ICLXBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR0_G0_SEL	R/W	0h	ICL XBAR0 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.2 CONTROLSS_ICLXBAR0_G1 Register

3.15.2.2.1 CONTROLSS_ICLXBAR0_G1 Register (Offset = 104h) [reset = 0h]

ICL XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-1601. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4104h

Figure 3-873. CONTROLSS_ICLXBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR0_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR0_G1_SEL							
R/W							
0h							

Table 3-1602. CONTROLSS_ICLXBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR0_G1_SEL	R/W	0h	ICL XBAR0 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.3 CONTROLSS_ICLXBAR0_G2 Register

3.15.2.3.1 CONTROLSS_ICLXBAR0_G2 Register (Offset = 108h) [reset = 0h]

ICL XBAR 0 Input Select.

Return to [Summary Table](#)
Table 3-1603. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4108h

Figure 3-874. CONTROLSS_ICLXBAR0_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR0_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR0_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR0_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR0_G2_SEL							
R/W							
0h							

Table 3-1604. CONTROLSS_ICLXBAR0_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR0_G2_SEL	R/W	0h	ICL XBAR0 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.4 CONTROLSS_ICLXBAR1_G0 Register

3.15.2.4.1 CONTROLSS_ICLXBAR1_G0 Register (Offset = 140h) [reset = 0h]

ICL XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-1605. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4140h

Figure 3-875. CONTROLSS_ICLXBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR1_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR1_G0_SEL							
R/W							
0h							

Table 3-1606. CONTROLSS_ICLXBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR1_G0_SEL	R/W	0h	ICL XBAR1 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.5 CONTROLSS_ICLXBAR1_G1 Register

3.15.2.5.1 CONTROLSS_ICLXBAR1_G1 Register (Offset = 144h) [reset = 0h]

ICL XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-1607. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4144h

Figure 3-876. CONTROLSS_ICLXBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR1_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR1_G1_SEL							
R/W							
0h							

Table 3-1608. CONTROLSS_ICLXBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR1_G1_SEL	R/W	0h	ICL XBAR1 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.6 CONTROLSS_ICLXBAR1_G2 Register

3.15.2.6.1 CONTROLSS_ICLXBAR1_G2 Register (Offset = 148h) [reset = 0h]

ICL XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-1609. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4148h

Figure 3-877. CONTROLSS_ICLXBAR1_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR1_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR1_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR1_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR1_G2_SEL							
R/W							
0h							

Table 3-1610. CONTROLSS_ICLXBAR1_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR1_G2_SEL	R/W	0h	ICL XBAR1 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.7 CONTROLSS_ICLXBAR2_G0 Register

3.15.2.7.1 CONTROLSS_ICLXBAR2_G0 Register (Offset = 180h) [reset = 0h]

ICL XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-1611. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4180h

Figure 3-878. CONTROLSS_ICLXBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR2_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR2_G0_SEL							
R/W							
0h							

Table 3-1612. CONTROLSS_ICLXBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR2_G0_SEL	R/W	0h	ICL XBAR2 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.8 CONTROLSS_ICLXBAR2_G1 Register

3.15.2.8.1 CONTROLSS_ICLXBAR2_G1 Register (Offset = 184h) [reset = 0h]

ICL XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-1613. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4184h

Figure 3-879. CONTROLSS_ICLXBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR2_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR2_G1_SEL							
R/W							
0h							

Table 3-1614. CONTROLSS_ICLXBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR2_G1_SEL	R/W	0h	ICL XBAR2 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.9 CONTROLSS_ICLXBAR2_G2 Register

3.15.2.9.1 CONTROLSS_ICLXBAR2_G2 Register (Offset = 188h) [reset = 0h]

ICL XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-1615. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4188h

Figure 3-880. CONTROLSS_ICLXBAR2_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR2_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR2_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR2_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR2_G2_SEL							
R/W							
0h							

Table 3-1616. CONTROLSS_ICLXBAR2_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR2_G2_SEL	R/W	0h	ICL XBAR2 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.10 CONTROLSS_ICLXBAR3_G0 Register

3.15.2.10.1 CONTROLSS_ICLXBAR3_G0 Register (Offset = 1C0h) [reset = 0h]

ICL XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-1617. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 41C0h

Figure 3-881. CONTROLSS_ICLXBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR3_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR3_G0_SEL							
R/W							
0h							

Table 3-1618. CONTROLSS_ICLXBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR3_G0_SEL	R/W	0h	ICL XBAR3 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.11 CONTROLSS_ICLXBAR3_G1 Register

3.15.2.11.1 CONTROLSS_ICLXBAR3_G1 Register (Offset = 1C4h) [reset = 0h]

ICL XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-1619. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 41C4h

Figure 3-882. CONTROLSS_ICLXBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR3_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR3_G1_SEL							
R/W							
0h							

Table 3-1620. CONTROLSS_ICLXBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR3_G1_SEL	R/W	0h	ICL XBAR3 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.12 CONTROLSS_ICLXBAR3_G2 Register

3.15.2.12.1 CONTROLSS_ICLXBAR3_G2 Register (Offset = 1C8h) [reset = 0h]

ICL XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-1621. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 41C8h

Figure 3-883. CONTROLSS_ICLXBAR3_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR3_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR3_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR3_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR3_G2_SEL							
R/W							
0h							

Table 3-1622. CONTROLSS_ICLXBAR3_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR3_G2_SEL	R/W	0h	ICL XBAR3 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.13 CONTROLSS_ICLXBAR4_G0 Register

3.15.2.13.1 CONTROLSS_ICLXBAR4_G0 Register (Offset = 200h) [reset = 0h]

ICL XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-1623. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4200h

Figure 3-884. CONTROLSS_ICLXBAR4_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR4_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR4_G0_SEL							
R/W							
0h							

Table 3-1624. CONTROLSS_ICLXBAR4_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR4_G0_SEL	R/W	0h	ICL XBAR4 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.14 CONTROLSS_ICLXBAR4_G1 Register

3.15.2.14.1 CONTROLSS_ICLXBAR4_G1 Register (Offset = 204h) [reset = 0h]

ICL XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-1625. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4204h

Figure 3-885. CONTROLSS_ICLXBAR4_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR4_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR4_G1_SEL							
R/W							
0h							

Table 3-1626. CONTROLSS_ICLXBAR4_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR4_G1_SEL	R/W	0h	ICL XBAR4 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.15 CONTROLSS_ICLXBAR4_G2 Register

3.15.2.15.1 CONTROLSS_ICLXBAR4_G2 Register (Offset = 208h) [reset = 0h]

ICL XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-1627. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4208h

Figure 3-886. CONTROLSS_ICLXBAR4_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR4_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR4_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR4_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR4_G2_SEL							
R/W							
0h							

Table 3-1628. CONTROLSS_ICLXBAR4_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR4_G2_SEL	R/W	0h	ICL XBAR4 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.16 CONTROLSS_ICLXBAR5_G0 Register

3.15.2.16.1 CONTROLSS_ICLXBAR5_G0 Register (Offset = 240h) [reset = 0h]

ICL XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-1629. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4240h

Figure 3-887. CONTROLSS_ICLXBAR5_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR5_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR5_G0_SEL							
R/W							
0h							

Table 3-1630. CONTROLSS_ICLXBAR5_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR5_G0_SEL	R/W	0h	ICL XBAR5 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.17 CONTROLSS_ICLXBAR5_G1 Register

3.15.2.17.1 CONTROLSS_ICLXBAR5_G1 Register (Offset = 244h) [reset = 0h]

ICL XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-1631. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4244h

Figure 3-888. CONTROLSS_ICLXBAR5_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR5_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR5_G1_SEL							
R/W							
0h							

Table 3-1632. CONTROLSS_ICLXBAR5_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR5_G1_SEL	R/W	0h	ICL XBAR5 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.18 CONTROLSS_ICLXBAR5_G2 Register

3.15.2.18.1 CONTROLSS_ICLXBAR5_G2 Register (Offset = 248h) [reset = 0h]

ICL XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-1633. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4248h

Figure 3-889. CONTROLSS_ICLXBAR5_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR5_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR5_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR5_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR5_G2_SEL							
R/W							
0h							

Table 3-1634. CONTROLSS_ICLXBAR5_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR5_G2_SEL	R/W	0h	ICL XBAR5 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.19 CONTROLSS_ICLXBAR6_G0 Register

3.15.2.19.1 CONTROLSS_ICLXBAR6_G0 Register (Offset = 280h) [reset = 0h]

ICL XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-1635. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4280h

Figure 3-890. CONTROLSS_ICLXBAR6_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR6_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR6_G0_SEL							
R/W							
0h							

Table 3-1636. CONTROLSS_ICLXBAR6_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR6_G0_SEL	R/W	0h	ICL XBAR6 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.20 CONTROLSS_ICLXBAR6_G1 Register
3.15.2.20.1 CONTROLSS_ICLXBAR6_G1 Register (Offset = 284h) [reset = 0h]

ICL XBAR 6 Input Select.

 Return to [Summary Table](#)
Table 3-1637. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4284h

Figure 3-891. CONTROLSS_ICLXBAR6_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR6_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR6_G1_SEL							
R/W							
0h							

Table 3-1638. CONTROLSS_ICLXBAR6_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR6_G1_SEL	R/W	0h	ICL XBAR6 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.21 CONTROLSS_ICLXBAR6_G2 Register

3.15.2.21.1 CONTROLSS_ICLXBAR6_G2 Register (Offset = 288h) [reset = 0h]

ICL XBAR 6 Input Select.

Return to [Summary Table](#)
Table 3-1639. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4288h

Figure 3-892. CONTROLSS_ICLXBAR6_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR6_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR6_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR6_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR6_G2_SEL							
R/W							
0h							

Table 3-1640. CONTROLSS_ICLXBAR6_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR6_G2_SEL	R/W	0h	ICL XBAR6 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.22 CONTROLSS_ICLXBAR7_G0 Register

3.15.2.22.1 CONTROLSS_ICLXBAR7_G0 Register (Offset = 2C0h) [reset = 0h]

ICL XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-1641. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 42C0h

Figure 3-893. CONTROLSS_ICLXBAR7_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR7_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR7_G0_SEL							
R/W							
0h							

Table 3-1642. CONTROLSS_ICLXBAR7_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR7_G0_SEL	R/W	0h	ICL XBAR7 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.23 CONTROLSS_ICLXBAR7_G1 Register

3.15.2.23.1 CONTROLSS_ICLXBAR7_G1 Register (Offset = 2C4h) [reset = 0h]

ICL XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-1643. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 42C4h

Figure 3-894. CONTROLSS_ICLXBAR7_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR7_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR7_G1_SEL							
R/W							
0h							

Table 3-1644. CONTROLSS_ICLXBAR7_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR7_G1_SEL	R/W	0h	ICL XBAR7 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.24 CONTROLSS_ICLXBAR7_G2 Register

3.15.2.24.1 CONTROLSS_ICLXBAR7_G2 Register (Offset = 2C8h) [reset = 0h]

ICL XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-1645. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 42C8h

Figure 3-895. CONTROLSS_ICLXBAR7_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR7_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR7_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR7_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR7_G2_SEL							
R/W							
0h							

Table 3-1646. CONTROLSS_ICLXBAR7_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR7_G2_SEL	R/W	0h	ICL XBAR7 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.25 CONTROLSS_ICLXBAR8_G0 Register

3.15.2.25.1 CONTROLSS_ICLXBAR8_G0 Register (Offset = 300h) [reset = 0h]

ICL XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-1647. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4300h

Figure 3-896. CONTROLSS_ICLXBAR8_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR8_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR8_G0_SEL							
R/W							
0h							

Table 3-1648. CONTROLSS_ICLXBAR8_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR8_G0_SEL	R/W	0h	ICL XBAR8 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.26 CONTROLSS_ICLXBAR8_G1 Register

3.15.2.26.1 CONTROLSS_ICLXBAR8_G1 Register (Offset = 304h) [reset = 0h]

ICL XBAR 8 Input Select.

Return to [Summary Table](#)
Table 3-1649. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4304h

Figure 3-897. CONTROLSS_ICLXBAR8_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR8_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR8_G1_SEL							
R/W							
0h							

Table 3-1650. CONTROLSS_ICLXBAR8_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR8_G1_SEL	R/W	0h	ICL XBAR8 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.27 CONTROLSS_ICLXBAR8_G2 Register

3.15.2.27.1 CONTROLSS_ICLXBAR8_G2 Register (Offset = 308h) [reset = 0h]

ICL XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-1651. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4308h

Figure 3-898. CONTROLSS_ICLXBAR8_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR8_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR8_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR8_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR8_G2_SEL							
R/W							
0h							

Table 3-1652. CONTROLSS_ICLXBAR8_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR8_G2_SEL	R/W	0h	ICL XBAR8 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.28 CONTROLSS_ICLXBAR9_G0 Register
3.15.2.28.1 CONTROLSS_ICLXBAR9_G0 Register (Offset = 340h) [reset = 0h]

ICL XBAR 9 Input Select.

 Return to [Summary Table](#)
Table 3-1653. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4340h

Figure 3-899. CONTROLSS_ICLXBAR9_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR9_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR9_G0_SEL							
R/W							
0h							

Table 3-1654. CONTROLSS_ICLXBAR9_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR9_G0_SEL	R/W	0h	ICL XBAR9 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.29 CONTROLSS_ICLXBAR9_G1 Register

3.15.2.29.1 CONTROLSS_ICLXBAR9_G1 Register (Offset = 344h) [reset = 0h]

ICL XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-1655. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4344h

Figure 3-900. CONTROLSS_ICLXBAR9_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR9_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR9_G1_SEL							
R/W							
0h							

Table 3-1656. CONTROLSS_ICLXBAR9_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR9_G1_SEL	R/W	0h	ICL XBAR9 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.30 CONTROLSS_ICLXBAR9_G2 Register

3.15.2.30.1 CONTROLSS_ICLXBAR9_G2 Register (Offset = 348h) [reset = 0h]

ICL XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-1657. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4348h

Figure 3-901. CONTROLSS_ICLXBAR9_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR9_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR9_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR9_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR9_G2_SEL							
R/W							
0h							

Table 3-1658. CONTROLSS_ICLXBAR9_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR9_G2_SEL	R/W	0h	ICL XBAR9 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.31 CONTROLSS_ICLXBAR10_G0 Register
3.15.2.31.1 CONTROLSS_ICLXBAR10_G0 Register (Offset = 380h) [reset = 0h]

ICL XBAR 10 Input Select.

 Return to [Summary Table](#)
Table 3-1659. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4380h

Figure 3-902. CONTROLSS_ICLXBAR10_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR10_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR10_G0_SEL							
R/W							
0h							

Table 3-1660. CONTROLSS_ICLXBAR10_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR10_G0_SEL	R/W	0h	ICL XBAR10 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.32 CONTROLSS_ICLXBAR10_G1 Register

3.15.2.32.1 CONTROLSS_ICLXBAR10_G1 Register (Offset = 384h) [reset = 0h]

ICL XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-1661. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4384h

Figure 3-903. CONTROLSS_ICLXBAR10_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR10_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR10_G1_SEL							
R/W							
0h							

Table 3-1662. CONTROLSS_ICLXBAR10_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR10_G1_SEL	R/W	0h	ICL XBAR10 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.33 CONTROLSS_ICLXBAR10_G2 Register

3.15.2.33.1 CONTROLSS_ICLXBAR10_G2 Register (Offset = 388h) [reset = 0h]

ICL XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-1663. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4388h

Figure 3-904. CONTROLSS_ICLXBAR10_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR10_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR10_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR10_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR10_G2_SEL							
R/W							
0h							

Table 3-1664. CONTROLSS_ICLXBAR10_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR10_G2_SEL	R/W	0h	ICL XBAR10 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.34 CONTROLSS_ICLXBAR11_G0 Register

3.15.2.34.1 CONTROLSS_ICLXBAR11_G0 Register (Offset = 3C0h) [reset = 0h]

ICL XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1665. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 43C0h

Figure 3-905. CONTROLSS_ICLXBAR11_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR11_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR11_G0_SEL							
R/W							
0h							

Table 3-1666. CONTROLSS_ICLXBAR11_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR11_G0_SEL	R/W	0h	ICL XBAR11 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.35 CONTROLSS_ICLXBAR11_G1 Register

3.15.2.35.1 CONTROLSS_ICLXBAR11_G1 Register (Offset = 3C4h) [reset = 0h]

ICL XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1667. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 43C4h

Figure 3-906. CONTROLSS_ICLXBAR11_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR11_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR11_G1_SEL							
R/W							
0h							

Table 3-1668. CONTROLSS_ICLXBAR11_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR11_G1_SEL	R/W	0h	ICL XBAR11 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.36 CONTROLSS_ICLXBAR11_G2 Register

3.15.2.36.1 CONTROLSS_ICLXBAR11_G2 Register (Offset = 3C8h) [reset = 0h]

ICL XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1669. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 43C8h

Figure 3-907. CONTROLSS_ICLXBAR11_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR11_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR11_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR11_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR11_G2_SEL							
R/W							
0h							

Table 3-1670. CONTROLSS_ICLXBAR11_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR11_G2_SEL	R/W	0h	ICL XBAR11 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.37 CONTROLSS_ICLXBAR12_G0 Register
3.15.2.37.1 CONTROLSS_ICLXBAR12_G0 Register (Offset = 400h) [reset = 0h]

ICL XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-1671. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4400h

Figure 3-908. CONTROLSS_ICLXBAR12_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR12_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR12_G0_SEL							
R/W							
0h							

Table 3-1672. CONTROLSS_ICLXBAR12_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR12_G0_SEL	R/W	0h	ICL XBAR12 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.38 CONTROLSS_ICLXBAR12_G1 Register

3.15.2.38.1 CONTROLSS_ICLXBAR12_G1 Register (Offset = 404h) [reset = 0h]

ICL XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1673. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4404h

Figure 3-909. CONTROLSS_ICLXBAR12_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR12_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR12_G1_SEL							
R/W							
0h							

Table 3-1674. CONTROLSS_ICLXBAR12_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR12_G1_SEL	R/W	0h	ICL XBAR12 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.39 CONTROLSS_ICLXBAR12_G2 Register

3.15.2.39.1 CONTROLSS_ICLXBAR12_G2 Register (Offset = 408h) [reset = 0h]

ICL XBAR 12 Input Select.

Return to [Summary Table](#)
Table 3-1675. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4408h

Figure 3-910. CONTROLSS_ICLXBAR12_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR12_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR12_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR12_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR12_G2_SEL							
R/W							
0h							

Table 3-1676. CONTROLSS_ICLXBAR12_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR12_G2_SEL	R/W	0h	ICL XBAR12 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.40 CONTROLSS_ICLXBAR13_G0 Register

3.15.2.40.1 CONTROLSS_ICLXBAR13_G0 Register (Offset = 440h) [reset = 0h]

ICL XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1677. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4440h

Figure 3-911. CONTROLSS_ICLXBAR13_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR13_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR13_G0_SEL							
R/W							
0h							

Table 3-1678. CONTROLSS_ICLXBAR13_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR13_G0_SEL	R/W	0h	ICL XBAR13 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.41 CONTROLSS_ICLXBAR13_G1 Register
3.15.2.41.1 CONTROLSS_ICLXBAR13_G1 Register (Offset = 444h) [reset = 0h]

ICL XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-1679. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4444h

Figure 3-912. CONTROLSS_ICLXBAR13_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR13_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR13_G1_SEL							
R/W							
0h							

Table 3-1680. CONTROLSS_ICLXBAR13_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR13_G1_SEL	R/W	0h	ICL XBAR13 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.42 CONTROLSS_ICLXBAR13_G2 Register

3.15.2.42.1 CONTROLSS_ICLXBAR13_G2 Register (Offset = 448h) [reset = 0h]

ICL XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1681. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4448h

Figure 3-913. CONTROLSS_ICLXBAR13_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR13_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR13_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR13_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR13_G2_SEL							
R/W							
0h							

Table 3-1682. CONTROLSS_ICLXBAR13_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR13_G2_SEL	R/W	0h	ICL XBAR13 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.43 CONTROLSS_ICLXBAR14_G0 Register

3.15.2.43.1 CONTROLSS_ICLXBAR14_G0 Register (Offset = 480h) [reset = 0h]

ICL XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1683. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4480h

Figure 3-914. CONTROLSS_ICLXBAR14_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR14_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR14_G0_SEL							
R/W							
0h							

Table 3-1684. CONTROLSS_ICLXBAR14_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR14_G0_SEL	R/W	0h	ICL XBAR14 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.44 CONTROLSS_ICLXBAR14_G1 Register

3.15.2.44.1 CONTROLSS_ICLXBAR14_G1 Register (Offset = 484h) [reset = 0h]

ICL XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1685. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4484h

Figure 3-915. CONTROLSS_ICLXBAR14_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR14_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR14_G1_SEL							
R/W							
0h							

Table 3-1686. CONTROLSS_ICLXBAR14_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR14_G1_SEL	R/W	0h	ICL XBAR14 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.45 CONTROLSS_ICLXBAR14_G2 Register

3.15.2.45.1 CONTROLSS_ICLXBAR14_G2 Register (Offset = 488h) [reset = 0h]

ICL XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1687. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 4488h

Figure 3-916. CONTROLSS_ICLXBAR14_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR14_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR14_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR14_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR14_G2_SEL							
R/W							
0h							

Table 3-1688. CONTROLSS_ICLXBAR14_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR14_G2_SEL	R/W	0h	ICL XBAR14 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.15.2.46 CONTROLSS_ICLXBAR15_G0 Register

3.15.2.46.1 CONTROLSS_ICLXBAR15_G0 Register (Offset = 4C0h) [reset = 0h]

ICL XBAR 15 Input Select .

Return to [Summary Table](#)

Table 3-1689. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 44C0h

Figure 3-917. CONTROLSS_ICLXBAR15_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR15_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR15_G0_SEL							
R/W							
0h							

Table 3-1690. CONTROLSS_ICLXBAR15_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR15_G0_SEL	R/W	0h	ICL XBAR15 G0 input bit select. Input source is PWMA hr select 1:PWMA hr bit[x] selected 0:PWMA hr bit[x] is de-selected

3.15.2.47 CONTROLSS_ICLXBAR15_G1 Register
3.15.2.47.1 CONTROLSS_ICLXBAR15_G1 Register (Offset = 4C4h) [reset = 0h]

ICL XBAR 15 Input Select .

 Return to [Summary Table](#)
Table 3-1691. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 44C4h

Figure 3-918. CONTROLSS_ICLXBAR15_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ICLXBAR15_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ICLXBAR15_G1_SEL							
R/W							
0h							

Table 3-1692. CONTROLSS_ICLXBAR15_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ICLXBAR15_G1_SEL	R/W	0h	ICL XBAR15 G1 input bit select. Input source is PWMB hr select 1:PWMB hr bit[x] selected 0:PWMB hr bit[x] is de-selected

3.15.2.48 CONTROLSS_ICLXBAR15_G2 Register

3.15.2.48.1 CONTROLSS_ICLXBAR15_G2 Register (Offset = 4C8h) [reset = 0h]

ICL XBAR 15 Input Select .

Return to [Summary Table](#)

Table 3-1693. Instance Table

Instance Name	Physical Address
CONTROLSS_ICLXBAR	502D 44C8h

Figure 3-919. CONTROLSS_ICLXBAR15_G2 Name Register

31	30	29	28	27	26	25	24
ICLXBAR15_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
ICLXBAR15_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
ICLXBAR15_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
ICLXBAR15_G2_SEL							
R/W							
0h							

Table 3-1694. CONTROLSS_ICLXBAR15_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICLXBAR15_G2_SEL	R/W	0h	ICL XBAR15 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16 CONTROLSS_MDLXBAR

CONTROLSS_MDLXBAR

3.16.1 CONTROLSS_MDLXBAR Summaries

CONTROLSS_MDLXBAR Summaries

Table 3-1695. CONTROLSS Registers, Base Address=502D 3000h, Length=1024

Offset	Length	Register Name	CONTROLSS_MDLXBAR Physical Address
100h	32	CONTROLSS_MDLXBAR0_G0	502D 3100h
104h	32	CONTROLSS_MDLXBAR0_G1	502D 3104h
108h	32	CONTROLSS_MDLXBAR0_G2	502D 3108h
140h	32	CONTROLSS_MDLXBAR1_G0	502D 3140h
144h	32	CONTROLSS_MDLXBAR1_G1	502D 3144h
148h	32	CONTROLSS_MDLXBAR1_G2	502D 3148h
180h	32	CONTROLSS_MDLXBAR2_G0	502D 3180h
184h	32	CONTROLSS_MDLXBAR2_G1	502D 3184h
188h	32	CONTROLSS_MDLXBAR2_G2	502D 3188h
1C0h	32	CONTROLSS_MDLXBAR3_G0	502D 31C0h
1C4h	32	CONTROLSS_MDLXBAR3_G1	502D 31C4h
1C8h	32	CONTROLSS_MDLXBAR3_G2	502D 31C8h
200h	32	CONTROLSS_MDLXBAR4_G0	502D 3200h
204h	32	CONTROLSS_MDLXBAR4_G1	502D 3204h
208h	32	CONTROLSS_MDLXBAR4_G2	502D 3208h
240h	32	CONTROLSS_MDLXBAR5_G0	502D 3240h
244h	32	CONTROLSS_MDLXBAR5_G1	502D 3244h
248h	32	CONTROLSS_MDLXBAR5_G2	502D 3248h
280h	32	CONTROLSS_MDLXBAR6_G0	502D 3280h
284h	32	CONTROLSS_MDLXBAR6_G1	502D 3284h
288h	32	CONTROLSS_MDLXBAR6_G2	502D 3288h
2C0h	32	CONTROLSS_MDLXBAR7_G0	502D 32C0h
2C4h	32	CONTROLSS_MDLXBAR7_G1	502D 32C4h
2C8h	32	CONTROLSS_MDLXBAR7_G2	502D 32C8h
300h	32	CONTROLSS_MDLXBAR8_G0	502D 3300h
304h	32	CONTROLSS_MDLXBAR8_G1	502D 3304h
308h	32	CONTROLSS_MDLXBAR8_G2	502D 3308h
340h	32	CONTROLSS_MDLXBAR9_G0	502D 3340h
344h	32	CONTROLSS_MDLXBAR9_G1	502D 3344h
348h	32	CONTROLSS_MDLXBAR9_G2	502D 3348h
380h	32	CONTROLSS_MDLXBAR10_G0	502D 3380h
384h	32	CONTROLSS_MDLXBAR10_G1	502D 3384h
388h	32	CONTROLSS_MDLXBAR10_G2	502D 3388h
3C0h	32	CONTROLSS_MDLXBAR11_G0	502D 33C0h
3C4h	32	CONTROLSS_MDLXBAR11_G1	502D 33C4h
3C8h	32	CONTROLSS_MDLXBAR11_G2	502D 33C8h
400h	32	CONTROLSS_MDLXBAR12_G0	502D 3400h
404h	32	CONTROLSS_MDLXBAR12_G1	502D 3404h
408h	32	CONTROLSS_MDLXBAR12_G2	502D 3408h

Table 3-1695. CONTROLSS Registers, Base Address=502D 3000h, Length=1024 (continued)

Offset	Length	Register Name	CONTROLSS_MDLXBAR Physical Address
440h	32	CONTROLSS_MDLXBAR13_G0	502D 3440h
444h	32	CONTROLSS_MDLXBAR13_G1	502D 3444h
448h	32	CONTROLSS_MDLXBAR13_G2	502D 3448h
480h	32	CONTROLSS_MDLXBAR14_G0	502D 3480h
484h	32	CONTROLSS_MDLXBAR14_G1	502D 3484h
488h	32	CONTROLSS_MDLXBAR14_G2	502D 3488h
4C0h	32	CONTROLSS_MDLXBAR15_G0	502D 34C0h
4C4h	32	CONTROLSS_MDLXBAR15_G1	502D 34C4h
4C8h	32	CONTROLSS_MDLXBAR15_G2	502D 34C8h

3.16.2 CONTROLSS_MDLXBAR Registers

CONTROLSS_MDLXBAR Registers

3.16.2.1 CONTROLSS_MDLXBAR0_G0 Register

3.16.2.1.1 CONTROLSS_MDLXBAR0_G0 Register (Offset = 100h) [reset = 0h]

MDL XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-1696. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3100h

Figure 3-920. CONTROLSS_MDLXBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR0_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR0_G0_SEL							
R/W							
0h							

Table 3-1697. CONTROLSS_MDLXBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR0_G0_SEL	R/W	0h	MDL XBAR0 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.2 CONTROLSS_MDLXBAR0_G1 Register

3.16.2.2.1 CONTROLSS_MDLXBAR0_G1 Register (Offset = 104h) [reset = 0h]

MDL XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-1698. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3104h

Figure 3-921. CONTROLSS_MDLXBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR0_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR0_G1_SEL							
R/W							
0h							

Table 3-1699. CONTROLSS_MDLXBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR0_G1_SEL	R/W	0h	MDL XBAR0 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.3 CONTROLSS_MDLXBAR0_G2 Register

3.16.2.3.1 CONTROLSS_MDLXBAR0_G2 Register (Offset = 108h) [reset = 0h]

MDL XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-1700. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3108h

Figure 3-922. CONTROLSS_MDLXBAR0_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR0_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR0_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR0_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR0_G2_SEL							
R/W							
0h							

Table 3-1701. CONTROLSS_MDLXBAR0_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR0_G2_SEL	R/W	0h	MDL XBAR0 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.4 CONTROLSS_MDLXBAR1_G0 Register

3.16.2.4.1 CONTROLSS_MDLXBAR1_G0 Register (Offset = 140h) [reset = 0h]

MDL XBAR 1 Input Select.

Return to [Summary Table](#)
Table 3-1702. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3140h

Figure 3-923. CONTROLSS_MDLXBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR1_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR1_G0_SEL							
R/W							
0h							

Table 3-1703. CONTROLSS_MDLXBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR1_G0_SEL	R/W	0h	MDL XBAR1 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.5 CONTROLSS_MDLXBAR1_G1 Register

3.16.2.5.1 CONTROLSS_MDLXBAR1_G1 Register (Offset = 144h) [reset = 0h]

MDL XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-1704. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3144h

Figure 3-924. CONTROLSS_MDLXBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR1_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR1_G1_SEL							
R/W							
0h							

Table 3-1705. CONTROLSS_MDLXBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR1_G1_SEL	R/W	0h	MDL XBAR1 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.6 CONTROLSS_MDLXBAR1_G2 Register

3.16.2.6.1 CONTROLSS_MDLXBAR1_G2 Register (Offset = 148h) [reset = 0h]

MDL XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-1706. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3148h

Figure 3-925. CONTROLSS_MDLXBAR1_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR1_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR1_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR1_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR1_G2_SEL							
R/W							
0h							

Table 3-1707. CONTROLSS_MDLXBAR1_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR1_G2_SEL	R/W	0h	MDL XBAR1 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.7 CONTROLSS_MDLXBAR2_G0 Register

3.16.2.7.1 CONTROLSS_MDLXBAR2_G0 Register (Offset = 180h) [reset = 0h]

MDL XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-1708. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3180h

Figure 3-926. CONTROLSS_MDLXBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR2_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR2_G0_SEL							
R/W							
0h							

Table 3-1709. CONTROLSS_MDLXBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR2_G0_SEL	R/W	0h	MDL XBAR2 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.8 CONTROLSS_MDLXBAR2_G1 Register

3.16.2.8.1 CONTROLSS_MDLXBAR2_G1 Register (Offset = 184h) [reset = 0h]

MDL XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-1710. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3184h

Figure 3-927. CONTROLSS_MDLXBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR2_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR2_G1_SEL							
R/W							
0h							

Table 3-1711. CONTROLSS_MDLXBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR2_G1_SEL	R/W	0h	MDL XBAR2 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.9 CONTROLSS_MDLXBAR2_G2 Register

3.16.2.9.1 CONTROLSS_MDLXBAR2_G2 Register (Offset = 188h) [reset = 0h]

MDL XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-1712. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3188h

Figure 3-928. CONTROLSS_MDLXBAR2_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR2_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR2_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR2_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR2_G2_SEL							
R/W							
0h							

Table 3-1713. CONTROLSS_MDLXBAR2_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR2_G2_SEL	R/W	0h	MDL XBAR2 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.10 CONTROLSS_MDLXBAR3_G0 Register

3.16.2.10.1 CONTROLSS_MDLXBAR3_G0 Register (Offset = 1C0h) [reset = 0h]

MDL XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-1714. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 31C0h

Figure 3-929. CONTROLSS_MDLXBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR3_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR3_G0_SEL							
R/W							
0h							

Table 3-1715. CONTROLSS_MDLXBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR3_G0_SEL	R/W	0h	MDL XBAR3 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.11 CONTROLSS_MDLXBAR3_G1 Register

3.16.2.11.1 CONTROLSS_MDLXBAR3_G1 Register (Offset = 1C4h) [reset = 0h]

MDL XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-1716. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 31C4h

Figure 3-930. CONTROLSS_MDLXBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR3_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR3_G1_SEL							
R/W							
0h							

Table 3-1717. CONTROLSS_MDLXBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR3_G1_SEL	R/W	0h	MDL XBAR3 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.12 CONTROLSS_MDLXBAR3_G2 Register

3.16.2.12.1 CONTROLSS_MDLXBAR3_G2 Register (Offset = 1C8h) [reset = 0h]

MDL XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-1718. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 31C8h

Figure 3-931. CONTROLSS_MDLXBAR3_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR3_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR3_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR3_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR3_G2_SEL							
R/W							
0h							

Table 3-1719. CONTROLSS_MDLXBAR3_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR3_G2_SEL	R/W	0h	MDL XBAR3 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.13 CONTROLSS_MDLXBAR4_G0 Register
3.16.2.13.1 CONTROLSS_MDLXBAR4_G0 Register (Offset = 200h) [reset = 0h]

MDL XBAR 4 Input Select.

 Return to [Summary Table](#)
Table 3-1720. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3200h

Figure 3-932. CONTROLSS_MDLXBAR4_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR4_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR4_G0_SEL							
R/W							
0h							

Table 3-1721. CONTROLSS_MDLXBAR4_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR4_G0_SEL	R/W	0h	MDL XBAR4 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.14 CONTROLSS_MDLXBAR4_G1 Register

3.16.2.14.1 CONTROLSS_MDLXBAR4_G1 Register (Offset = 204h) [reset = 0h]

MDL XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-1722. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3204h

Figure 3-933. CONTROLSS_MDLXBAR4_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR4_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR4_G1_SEL							
R/W							
0h							

Table 3-1723. CONTROLSS_MDLXBAR4_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR4_G1_SEL	R/W	0h	MDL XBAR4 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.15 CONTROLSS_MDLXBAR4_G2 Register

3.16.2.15.1 CONTROLSS_MDLXBAR4_G2 Register (Offset = 208h) [reset = 0h]

MDL XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-1724. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3208h

Figure 3-934. CONTROLSS_MDLXBAR4_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR4_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR4_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR4_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR4_G2_SEL							
R/W							
0h							

Table 3-1725. CONTROLSS_MDLXBAR4_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR4_G2_SEL	R/W	0h	MDL XBAR4 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.16 CONTROLSS_MDLXBAR5_G0 Register

3.16.2.16.1 CONTROLSS_MDLXBAR5_G0 Register (Offset = 240h) [reset = 0h]

MDL XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-1726. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3240h

Figure 3-935. CONTROLSS_MDLXBAR5_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR5_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR5_G0_SEL							
R/W							
0h							

Table 3-1727. CONTROLSS_MDLXBAR5_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR5_G0_SEL	R/W	0h	MDL XBAR5 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.17 CONTROLSS_MDLXBAR5_G1 Register
3.16.2.17.1 CONTROLSS_MDLXBAR5_G1 Register (Offset = 244h) [reset = 0h]

MDL XBAR 5 Input Select.

 Return to [Summary Table](#)
Table 3-1728. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3244h

Figure 3-936. CONTROLSS_MDLXBAR5_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR5_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR5_G1_SEL							
R/W							
0h							

Table 3-1729. CONTROLSS_MDLXBAR5_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR5_G1_SEL	R/W	0h	MDL XBAR5 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.18 CONTROLSS_MDLXBAR5_G2 Register

3.16.2.18.1 CONTROLSS_MDLXBAR5_G2 Register (Offset = 248h) [reset = 0h]

MDL XBAR 5 Input Select.

Return to [Summary Table](#)
Table 3-1730. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3248h

Figure 3-937. CONTROLSS_MDLXBAR5_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR5_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR5_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR5_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR5_G2_SEL							
R/W							
0h							

Table 3-1731. CONTROLSS_MDLXBAR5_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR5_G2_SEL	R/W	0h	MDL XBAR5 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.19 CONTROLSS_MDLXBAR6_G0 Register

3.16.2.19.1 CONTROLSS_MDLXBAR6_G0 Register (Offset = 280h) [reset = 0h]

MDL XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-1732. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3280h

Figure 3-938. CONTROLSS_MDLXBAR6_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR6_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR6_G0_SEL							
R/W							
0h							

Table 3-1733. CONTROLSS_MDLXBAR6_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR6_G0_SEL	R/W	0h	MDL XBAR6 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.20 CONTROLSS_MDLXBAR6_G1 Register

3.16.2.20.1 CONTROLSS_MDLXBAR6_G1 Register (Offset = 284h) [reset = 0h]

MDL XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-1734. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3284h

Figure 3-939. CONTROLSS_MDLXBAR6_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR6_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR6_G1_SEL							
R/W							
0h							

Table 3-1735. CONTROLSS_MDLXBAR6_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR6_G1_SEL	R/W	0h	MDL XBAR6 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.21 CONTROLSS_MDLXBAR6_G2 Register

3.16.2.21.1 CONTROLSS_MDLXBAR6_G2 Register (Offset = 288h) [reset = 0h]

MDL XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-1736. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3288h

Figure 3-940. CONTROLSS_MDLXBAR6_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR6_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR6_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR6_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR6_G2_SEL							
R/W							
0h							

Table 3-1737. CONTROLSS_MDLXBAR6_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR6_G2_SEL	R/W	0h	MDL XBAR6 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.22 CONTROLSS_MDLXBAR7_G0 Register

3.16.2.22.1 CONTROLSS_MDLXBAR7_G0 Register (Offset = 2C0h) [reset = 0h]

MDL XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-1738. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 32C0h

Figure 3-941. CONTROLSS_MDLXBAR7_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR7_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR7_G0_SEL							
R/W							
0h							

Table 3-1739. CONTROLSS_MDLXBAR7_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR7_G0_SEL	R/W	0h	MDL XBAR7 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.23 CONTROLSS_MDLXBAR7_G1 Register

3.16.2.23.1 CONTROLSS_MDLXBAR7_G1 Register (Offset = 2C4h) [reset = 0h]

MDL XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-1740. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 32C4h

Figure 3-942. CONTROLSS_MDLXBAR7_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR7_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR7_G1_SEL							
R/W							
0h							

Table 3-1741. CONTROLSS_MDLXBAR7_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR7_G1_SEL	R/W	0h	MDL XBAR7 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.24 CONTROLSS_MDLXBAR7_G2 Register

3.16.2.24.1 CONTROLSS_MDLXBAR7_G2 Register (Offset = 2C8h) [reset = 0h]

MDL XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-1742. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 32C8h

Figure 3-943. CONTROLSS_MDLXBAR7_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR7_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR7_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR7_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR7_G2_SEL							
R/W							
0h							

Table 3-1743. CONTROLSS_MDLXBAR7_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR7_G2_SEL	R/W	0h	MDL XBAR7 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.25 CONTROLSS_MDLXBAR8_G0 Register

3.16.2.25.1 CONTROLSS_MDLXBAR8_G0 Register (Offset = 300h) [reset = 0h]

MDL XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-1744. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3300h

Figure 3-944. CONTROLSS_MDLXBAR8_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR8_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR8_G0_SEL							
R/W							
0h							

Table 3-1745. CONTROLSS_MDLXBAR8_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR8_G0_SEL	R/W	0h	MDL XBAR8 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.26 CONTROLSS_MDLXBAR8_G1 Register

3.16.2.26.1 CONTROLSS_MDLXBAR8_G1 Register (Offset = 304h) [reset = 0h]

MDL XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-1746. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3304h

Figure 3-945. CONTROLSS_MDLXBAR8_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR8_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR8_G1_SEL							
R/W							
0h							

Table 3-1747. CONTROLSS_MDLXBAR8_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR8_G1_SEL	R/W	0h	MDL XBAR8 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.27 CONTROLSS_MDLXBAR8_G2 Register

3.16.2.27.1 CONTROLSS_MDLXBAR8_G2 Register (Offset = 308h) [reset = 0h]

MDL XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-1748. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3308h

Figure 3-946. CONTROLSS_MDLXBAR8_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR8_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR8_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR8_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR8_G2_SEL							
R/W							
0h							

Table 3-1749. CONTROLSS_MDLXBAR8_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR8_G2_SEL	R/W	0h	MDL XBAR8 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.28 CONTROLSS_MDLXBAR9_G0 Register

3.16.2.28.1 CONTROLSS_MDLXBAR9_G0 Register (Offset = 340h) [reset = 0h]

MDL XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-1750. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3340h

Figure 3-947. CONTROLSS_MDLXBAR9_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR9_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR9_G0_SEL							
R/W							
0h							

Table 3-1751. CONTROLSS_MDLXBAR9_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR9_G0_SEL	R/W	0h	MDL XBAR9 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.29 CONTROLSS_MDLXBAR9_G1 Register
3.16.2.29.1 CONTROLSS_MDLXBAR9_G1 Register (Offset = 344h) [reset = 0h]

MDL XBAR 9 Input Select.

 Return to [Summary Table](#)
Table 3-1752. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3344h

Figure 3-948. CONTROLSS_MDLXBAR9_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR9_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR9_G1_SEL							
R/W							
0h							

Table 3-1753. CONTROLSS_MDLXBAR9_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR9_G1_SEL	R/W	0h	MDL XBAR9 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.30 CONTROLSS_MDLXBAR9_G2 Register

3.16.2.30.1 CONTROLSS_MDLXBAR9_G2 Register (Offset = 348h) [reset = 0h]

MDL XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-1754. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3348h

Figure 3-949. CONTROLSS_MDLXBAR9_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR9_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR9_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR9_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR9_G2_SEL							
R/W							
0h							

Table 3-1755. CONTROLSS_MDLXBAR9_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR9_G2_SEL	R/W	0h	MDL XBAR9 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.31 CONTROLSS_MDLXBAR10_G0 Register

3.16.2.31.1 CONTROLSS_MDLXBAR10_G0 Register (Offset = 380h) [reset = 0h]

MDL XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-1756. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3380h

Figure 3-950. CONTROLSS_MDLXBAR10_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR10_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR10_G0_SEL							
R/W							
0h							

Table 3-1757. CONTROLSS_MDLXBAR10_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR10_G0_SEL	R/W	0h	MDL XBAR10 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.32 CONTROLSS_MDLXBAR10_G1 Register

3.16.2.32.1 CONTROLSS_MDLXBAR10_G1 Register (Offset = 384h) [reset = 0h]

MDL XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-1758. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3384h

Figure 3-951. CONTROLSS_MDLXBAR10_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR10_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR10_G1_SEL							
R/W							
0h							

Table 3-1759. CONTROLSS_MDLXBAR10_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR10_G1_SEL	R/W	0h	MDL XBAR10 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.33 CONTROLSS_MDLXBAR10_G2 Register

3.16.2.33.1 CONTROLSS_MDLXBAR10_G2 Register (Offset = 388h) [reset = 0h]

MDL XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-1760. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3388h

Figure 3-952. CONTROLSS_MDLXBAR10_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR10_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR10_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR10_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR10_G2_SEL							
R/W							
0h							

Table 3-1761. CONTROLSS_MDLXBAR10_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR10_G2_SEL	R/W	0h	MDL XBAR10 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.34 CONTROLSS_MDLXBAR11_G0 Register

3.16.2.34.1 CONTROLSS_MDLXBAR11_G0 Register (Offset = 3C0h) [reset = 0h]

MDL XBAR 11 Input Select.

Return to [Summary Table](#)
Table 3-1762. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 33C0h

Figure 3-953. CONTROLSS_MDLXBAR11_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR11_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR11_G0_SEL							
R/W							
0h							

Table 3-1763. CONTROLSS_MDLXBAR11_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR11_G0_SEL	R/W	0h	MDL XBAR11 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.35 CONTROLSS_MDLXBAR11_G1 Register
3.16.2.35.1 CONTROLSS_MDLXBAR11_G1 Register (Offset = 3C4h) [reset = 0h]

MDL XBAR 11 Input Select.

 Return to [Summary Table](#)
Table 3-1764. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 33C4h

Figure 3-954. CONTROLSS_MDLXBAR11_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR11_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR11_G1_SEL							
R/W							
0h							

Table 3-1765. CONTROLSS_MDLXBAR11_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR11_G1_SEL	R/W	0h	MDL XBAR11 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.36 CONTROLSS_MDLXBAR11_G2 Register

3.16.2.36.1 CONTROLSS_MDLXBAR11_G2 Register (Offset = 3C8h) [reset = 0h]

MDL XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-1766. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 33C8h

Figure 3-955. CONTROLSS_MDLXBAR11_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR11_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR11_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR11_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR11_G2_SEL							
R/W							
0h							

Table 3-1767. CONTROLSS_MDLXBAR11_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR11_G2_SEL	R/W	0h	MDL XBAR11 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.37 CONTROLSS_MDLXBAR12_G0 Register

3.16.2.37.1 CONTROLSS_MDLXBAR12_G0 Register (Offset = 400h) [reset = 0h]

MDL XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1768. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3400h

Figure 3-956. CONTROLSS_MDLXBAR12_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR12_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR12_G0_SEL							
R/W							
0h							

Table 3-1769. CONTROLSS_MDLXBAR12_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR12_G0_SEL	R/W	0h	MDL XBAR12 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.38 CONTROLSS_MDLXBAR12_G1 Register

3.16.2.38.1 CONTROLSS_MDLXBAR12_G1 Register (Offset = 404h) [reset = 0h]

MDL XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1770. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3404h

Figure 3-957. CONTROLSS_MDLXBAR12_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR12_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR12_G1_SEL							
R/W							
0h							

Table 3-1771. CONTROLSS_MDLXBAR12_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR12_G1_SEL	R/W	0h	MDL XBAR12 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.39 CONTROLSS_MDLXBAR12_G2 Register

3.16.2.39.1 CONTROLSS_MDLXBAR12_G2 Register (Offset = 408h) [reset = 0h]

MDL XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-1772. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3408h

Figure 3-958. CONTROLSS_MDLXBAR12_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR12_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR12_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR12_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR12_G2_SEL							
R/W							
0h							

Table 3-1773. CONTROLSS_MDLXBAR12_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR12_G2_SEL	R/W	0h	MDL XBAR12 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.40 CONTROLSS_MDLXBAR13_G0 Register

3.16.2.40.1 CONTROLSS_MDLXBAR13_G0 Register (Offset = 440h) [reset = 0h]

MDL XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1774. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3440h

Figure 3-959. CONTROLSS_MDLXBAR13_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR13_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR13_G0_SEL							
R/W							
0h							

Table 3-1775. CONTROLSS_MDLXBAR13_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR13_G0_SEL	R/W	0h	MDL XBAR13 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.41 CONTROLSS_MDLXBAR13_G1 Register

3.16.2.41.1 CONTROLSS_MDLXBAR13_G1 Register (Offset = 444h) [reset = 0h]

MDL XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1776. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3444h

Figure 3-960. CONTROLSS_MDLXBAR13_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR13_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR13_G1_SEL							
R/W							
0h							

Table 3-1777. CONTROLSS_MDLXBAR13_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR13_G1_SEL	R/W	0h	MDL XBAR13 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.42 CONTROLSS_MDLXBAR13_G2 Register

3.16.2.42.1 CONTROLSS_MDLXBAR13_G2 Register (Offset = 448h) [reset = 0h]

MDL XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-1778. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3448h

Figure 3-961. CONTROLSS_MDLXBAR13_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR13_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR13_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR13_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR13_G2_SEL							
R/W							
0h							

Table 3-1779. CONTROLSS_MDLXBAR13_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR13_G2_SEL	R/W	0h	MDL XBAR13 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.43 CONTROLSS_MDLXBAR14_G0 Register

3.16.2.43.1 CONTROLSS_MDLXBAR14_G0 Register (Offset = 480h) [reset = 0h]

MDL XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1780. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3480h

Figure 3-962. CONTROLSS_MDLXBAR14_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR14_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR14_G0_SEL							
R/W							
0h							

Table 3-1781. CONTROLSS_MDLXBAR14_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR14_G0_SEL	R/W	0h	MDL XBAR14 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.44 CONTROLSS_MDLXBAR14_G1 Register

3.16.2.44.1 CONTROLSS_MDLXBAR14_G1 Register (Offset = 484h) [reset = 0h]

MDL XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1782. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3484h

Figure 3-963. CONTROLSS_MDLXBAR14_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR14_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR14_G1_SEL							
R/W							
0h							

Table 3-1783. CONTROLSS_MDLXBAR14_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR14_G1_SEL	R/W	0h	MDL XBAR14 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.45 CONTROLSS_MDLXBAR14_G2 Register

3.16.2.45.1 CONTROLSS_MDLXBAR14_G2 Register (Offset = 488h) [reset = 0h]

MDL XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-1784. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 3488h

Figure 3-964. CONTROLSS_MDLXBAR14_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR14_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR14_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR14_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR14_G2_SEL							
R/W							
0h							

Table 3-1785. CONTROLSS_MDLXBAR14_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR14_G2_SEL	R/W	0h	MDL XBAR14 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.16.2.46 CONTROLSS_MDLXBAR15_G0 Register

3.16.2.46.1 CONTROLSS_MDLXBAR15_G0 Register (Offset = 4C0h) [reset = 0h]

MDL XBAR 15 Input Select .

Return to [Summary Table](#)
Table 3-1786. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 34C0h

Figure 3-965. CONTROLSS_MDLXBAR15_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR15_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR15_G0_SEL							
R/W							
0h							

Table 3-1787. CONTROLSS_MDLXBAR15_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR15_G0_SEL	R/W	0h	MDL XBAR15 G0 input bit select. Input source is PWMA sclk select 1:PWMA sclk bit[x] selected 0:PWMA sclk bit[x] is de-selected

3.16.2.47 CONTROLSS_MDLXBAR15_G1 Register
3.16.2.47.1 CONTROLSS_MDLXBAR15_G1 Register (Offset = 4C4h) [reset = 0h]

MDL XBAR 15 Input Select .

 Return to [Summary Table](#)
Table 3-1788. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 34C4h

Figure 3-966. CONTROLSS_MDLXBAR15_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						MDLXBAR15_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
MDLXBAR15_G1_SEL							
R/W							
0h							

Table 3-1789. CONTROLSS_MDLXBAR15_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	MDLXBAR15_G1_SEL	R/W	0h	MDL XBAR15 G1 input bit select. Input source is PWMB sclk select 1:PWMB sclk bit[x] selected 0:PWMB sclk bit[x] is de-selected

3.16.2.48 CONTROLSS_MDLXBAR15_G2 Register

3.16.2.48.1 CONTROLSS_MDLXBAR15_G2 Register (Offset = 4C8h) [reset = 0h]

MDL XBAR 15 Input Select .

Return to [Summary Table](#)

Table 3-1790. Instance Table

Instance Name	Physical Address
CONTROLSS_MDLXBAR	502D 34C8h

Figure 3-967. CONTROLSS_MDLXBAR15_G2 Name Register

31	30	29	28	27	26	25	24
MDLXBAR15_G2_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
MDLXBAR15_G2_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
MDLXBAR15_G2_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
MDLXBAR15_G2_SEL							
R/W							
0h							

Table 3-1791. CONTROLSS_MDLXBAR15_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MDLXBAR15_G2_SEL	R/W	0h	MDL XBAR15 G2 input bit select. Input source is ICSS GPO select y=0 when x =0 to 15, y=1 when x=16 to 31 1:ICSS_PORT[y].GPO[x] selected. 0:ICSS_PORT[y].GPO[x] is de-selected

3.17 CONTROLSS_OUTPUTXBAR

CONTROLSS_OUTPUTXBAR

3.17.1 CONTROLSS_OUTPUTXBAR Summaries

CONTROLSS_OUTPUTXBAR Summaries

Table 3-1792. CONTROLSS Registers, Base Address=502D 8000h, Length=1024

Offset	Length	Register Name	CONTROLSS_OUTPUTXBAR Physical Address
10h	32	CONTROLSS_OUTPUTXBAR_STATUS	502D 8010h
14h	32	CONTROLSS_OUTPUTXBAR_FLAGINVERT	502D 8014h
18h	32	CONTROLSS_OUTPUTXBAR_FLAG	502D 8018h
1Ch	32	CONTROLSS_OUTPUTXBAR_FLAG_CLR	502D 801Ch
20h	32	CONTROLSS_OUTPUTXBAR_FLAGFORCE	502D 8020h
24h	32	CONTROLSS_OUTPUTXBAR_OUTLATCH	502D 8024h
28h	32	CONTROLSS_OUTPUTXBAR_OUTSTRETCH	502D 8028h
2Ch	32	CONTROLSS_OUTPUTXBAR_OUTLENGTH	502D 802Ch
30h	32	CONTROLSS_OUTPUTXBAR_OUTINVERT	502D 8030h
100h	32	CONTROLSS_OUTPUTXBAR0_G0	502D 8100h
104h	32	CONTROLSS_OUTPUTXBAR0_G1	502D 8104h
108h	32	CONTROLSS_OUTPUTXBAR0_G2	502D 8108h
10Ch	32	CONTROLSS_OUTPUTXBAR0_G3	502D 810Ch
110h	32	CONTROLSS_OUTPUTXBAR0_G4	502D 8110h
114h	32	CONTROLSS_OUTPUTXBAR0_G5	502D 8114h
118h	32	CONTROLSS_OUTPUTXBAR0_G6	502D 8118h
11Ch	32	CONTROLSS_OUTPUTXBAR0_G7	502D 811Ch
120h	32	CONTROLSS_OUTPUTXBAR0_G8	502D 8120h
124h	32	CONTROLSS_OUTPUTXBAR0_G9	502D 8124h
140h	32	CONTROLSS_OUTPUTXBAR1_G0	502D 8140h
144h	32	CONTROLSS_OUTPUTXBAR1_G1	502D 8144h
148h	32	CONTROLSS_OUTPUTXBAR1_G2	502D 8148h
14Ch	32	CONTROLSS_OUTPUTXBAR1_G3	502D 814Ch
150h	32	CONTROLSS_OUTPUTXBAR1_G4	502D 8150h
154h	32	CONTROLSS_OUTPUTXBAR1_G5	502D 8154h
158h	32	CONTROLSS_OUTPUTXBAR1_G6	502D 8158h
15Ch	32	CONTROLSS_OUTPUTXBAR1_G7	502D 815Ch
160h	32	CONTROLSS_OUTPUTXBAR1_G8	502D 8160h
164h	32	CONTROLSS_OUTPUTXBAR1_G9	502D 8164h
180h	32	CONTROLSS_OUTPUTXBAR2_G0	502D 8180h
184h	32	CONTROLSS_OUTPUTXBAR2_G1	502D 8184h
188h	32	CONTROLSS_OUTPUTXBAR2_G2	502D 8188h
18Ch	32	CONTROLSS_OUTPUTXBAR2_G3	502D 818Ch
190h	32	CONTROLSS_OUTPUTXBAR2_G4	502D 8190h
194h	32	CONTROLSS_OUTPUTXBAR2_G5	502D 8194h
198h	32	CONTROLSS_OUTPUTXBAR2_G6	502D 8198h
19Ch	32	CONTROLSS_OUTPUTXBAR2_G7	502D 819Ch
1A0h	32	CONTROLSS_OUTPUTXBAR2_G8	502D 81A0h
1A4h	32	CONTROLSS_OUTPUTXBAR2_G9	502D 81A4h

Table 3-1792. CONTROLSS Registers, Base Address=502D 8000h, Length=1024 (continued)

Offset	Length	Register Name	CONTROLSS_OUTPUTXBAR Physical Address
1C0h	32	CONTROLSS_OUTPUTXBAR3_G0	502D 81C0h
1C4h	32	CONTROLSS_OUTPUTXBAR3_G1	502D 81C4h
1C8h	32	CONTROLSS_OUTPUTXBAR3_G2	502D 81C8h
1CCh	32	CONTROLSS_OUTPUTXBAR3_G3	502D 81CCh
1D0h	32	CONTROLSS_OUTPUTXBAR3_G4	502D 81D0h
1D4h	32	CONTROLSS_OUTPUTXBAR3_G5	502D 81D4h
1D8h	32	CONTROLSS_OUTPUTXBAR3_G6	502D 81D8h
1DCh	32	CONTROLSS_OUTPUTXBAR3_G7	502D 81DCh
1E0h	32	CONTROLSS_OUTPUTXBAR3_G8	502D 81E0h
1E4h	32	CONTROLSS_OUTPUTXBAR3_G9	502D 81E4h
200h	32	CONTROLSS_OUTPUTXBAR4_G0	502D 8200h
204h	32	CONTROLSS_OUTPUTXBAR4_G1	502D 8204h
208h	32	CONTROLSS_OUTPUTXBAR4_G2	502D 8208h
20Ch	32	CONTROLSS_OUTPUTXBAR4_G3	502D 820Ch
210h	32	CONTROLSS_OUTPUTXBAR4_G4	502D 8210h
214h	32	CONTROLSS_OUTPUTXBAR4_G5	502D 8214h
218h	32	CONTROLSS_OUTPUTXBAR4_G6	502D 8218h
21Ch	32	CONTROLSS_OUTPUTXBAR4_G7	502D 821Ch
220h	32	CONTROLSS_OUTPUTXBAR4_G8	502D 8220h
224h	32	CONTROLSS_OUTPUTXBAR4_G9	502D 8224h
240h	32	CONTROLSS_OUTPUTXBAR5_G0	502D 8240h
244h	32	CONTROLSS_OUTPUTXBAR5_G1	502D 8244h
248h	32	CONTROLSS_OUTPUTXBAR5_G2	502D 8248h
24Ch	32	CONTROLSS_OUTPUTXBAR5_G3	502D 824Ch
250h	32	CONTROLSS_OUTPUTXBAR5_G4	502D 8250h
254h	32	CONTROLSS_OUTPUTXBAR5_G5	502D 8254h
258h	32	CONTROLSS_OUTPUTXBAR5_G6	502D 8258h
25Ch	32	CONTROLSS_OUTPUTXBAR5_G7	502D 825Ch
260h	32	CONTROLSS_OUTPUTXBAR5_G8	502D 8260h
264h	32	CONTROLSS_OUTPUTXBAR5_G9	502D 8264h
280h	32	CONTROLSS_OUTPUTXBAR6_G0	502D 8280h
284h	32	CONTROLSS_OUTPUTXBAR6_G1	502D 8284h
288h	32	CONTROLSS_OUTPUTXBAR6_G2	502D 8288h
28Ch	32	CONTROLSS_OUTPUTXBAR6_G3	502D 828Ch
290h	32	CONTROLSS_OUTPUTXBAR6_G4	502D 8290h
294h	32	CONTROLSS_OUTPUTXBAR6_G5	502D 8294h
298h	32	CONTROLSS_OUTPUTXBAR6_G6	502D 8298h
29Ch	32	CONTROLSS_OUTPUTXBAR6_G7	502D 829Ch
2A0h	32	CONTROLSS_OUTPUTXBAR6_G8	502D 82A0h
2A4h	32	CONTROLSS_OUTPUTXBAR6_G9	502D 82A4h
2C0h	32	CONTROLSS_OUTPUTXBAR7_G0	502D 82C0h
2C4h	32	CONTROLSS_OUTPUTXBAR7_G1	502D 82C4h
2C8h	32	CONTROLSS_OUTPUTXBAR7_G2	502D 82C8h
2CCh	32	CONTROLSS_OUTPUTXBAR7_G3	502D 82CCh
2D0h	32	CONTROLSS_OUTPUTXBAR7_G4	502D 82D0h
2D4h	32	CONTROLSS_OUTPUTXBAR7_G5	502D 82D4h

Table 3-1792. CONTROLSS Registers, Base Address=502D 8000h, Length=1024 (continued)

Offset	Length	Register Name	CONTROLSS_OUTPUTXBAR Physical Address
2D8h	32	CONTROLSS_OUTPUTXBAR7_G6	502D 82D8h
2DCh	32	CONTROLSS_OUTPUTXBAR7_G7	502D 82DCh
2E0h	32	CONTROLSS_OUTPUTXBAR7_G8	502D 82E0h
2E4h	32	CONTROLSS_OUTPUTXBAR7_G9	502D 82E4h
300h	32	CONTROLSS_OUTPUTXBAR8_G0	502D 8300h
304h	32	CONTROLSS_OUTPUTXBAR8_G1	502D 8304h
308h	32	CONTROLSS_OUTPUTXBAR8_G2	502D 8308h
30Ch	32	CONTROLSS_OUTPUTXBAR8_G3	502D 830Ch
310h	32	CONTROLSS_OUTPUTXBAR8_G4	502D 8310h
314h	32	CONTROLSS_OUTPUTXBAR8_G5	502D 8314h
318h	32	CONTROLSS_OUTPUTXBAR8_G6	502D 8318h
31Ch	32	CONTROLSS_OUTPUTXBAR8_G7	502D 831Ch
320h	32	CONTROLSS_OUTPUTXBAR8_G8	502D 8320h
324h	32	CONTROLSS_OUTPUTXBAR8_G9	502D 8324h
340h	32	CONTROLSS_OUTPUTXBAR9_G0	502D 8340h
344h	32	CONTROLSS_OUTPUTXBAR9_G1	502D 8344h
348h	32	CONTROLSS_OUTPUTXBAR9_G2	502D 8348h
34Ch	32	CONTROLSS_OUTPUTXBAR9_G3	502D 834Ch
350h	32	CONTROLSS_OUTPUTXBAR9_G4	502D 8350h
354h	32	CONTROLSS_OUTPUTXBAR9_G5	502D 8354h
358h	32	CONTROLSS_OUTPUTXBAR9_G6	502D 8358h
35Ch	32	CONTROLSS_OUTPUTXBAR9_G7	502D 835Ch
360h	32	CONTROLSS_OUTPUTXBAR9_G8	502D 8360h
364h	32	CONTROLSS_OUTPUTXBAR9_G9	502D 8364h
380h	32	CONTROLSS_OUTPUTXBAR10_G0	502D 8380h
384h	32	CONTROLSS_OUTPUTXBAR10_G1	502D 8384h
388h	32	CONTROLSS_OUTPUTXBAR10_G2	502D 8388h
38Ch	32	CONTROLSS_OUTPUTXBAR10_G3	502D 838Ch
390h	32	CONTROLSS_OUTPUTXBAR10_G4	502D 8390h
394h	32	CONTROLSS_OUTPUTXBAR10_G5	502D 8394h
398h	32	CONTROLSS_OUTPUTXBAR10_G6	502D 8398h
39Ch	32	CONTROLSS_OUTPUTXBAR10_G7	502D 839Ch
3A0h	32	CONTROLSS_OUTPUTXBAR10_G8	502D 83A0h
3A4h	32	CONTROLSS_OUTPUTXBAR10_G9	502D 83A4h
3C0h	32	CONTROLSS_OUTPUTXBAR11_G0	502D 83C0h
3C4h	32	CONTROLSS_OUTPUTXBAR11_G1	502D 83C4h
3C8h	32	CONTROLSS_OUTPUTXBAR11_G2	502D 83C8h
3CCh	32	CONTROLSS_OUTPUTXBAR11_G3	502D 83CCh
3D0h	32	CONTROLSS_OUTPUTXBAR11_G4	502D 83D0h
3D4h	32	CONTROLSS_OUTPUTXBAR11_G5	502D 83D4h
3D8h	32	CONTROLSS_OUTPUTXBAR11_G6	502D 83D8h
3DCh	32	CONTROLSS_OUTPUTXBAR11_G7	502D 83DCh
3E0h	32	CONTROLSS_OUTPUTXBAR11_G8	502D 83E0h
3E4h	32	CONTROLSS_OUTPUTXBAR11_G9	502D 83E4h
400h	32	CONTROLSS_OUTPUTXBAR12_G0	502D 8400h
404h	32	CONTROLSS_OUTPUTXBAR12_G1	502D 8404h

Table 3-1792. CONTROLSS Registers, Base Address=502D 8000h, Length=1024 (continued)

Offset	Length	Register Name	CONTROLSS_OUTPUTXBAR Physical Address
408h	32	CONTROLSS_OUTPUTXBAR12_G2	502D 8408h
40Ch	32	CONTROLSS_OUTPUTXBAR12_G3	502D 840Ch
410h	32	CONTROLSS_OUTPUTXBAR12_G4	502D 8410h
414h	32	CONTROLSS_OUTPUTXBAR12_G5	502D 8414h
418h	32	CONTROLSS_OUTPUTXBAR12_G6	502D 8418h
41Ch	32	CONTROLSS_OUTPUTXBAR12_G7	502D 841Ch
420h	32	CONTROLSS_OUTPUTXBAR12_G8	502D 8420h
424h	32	CONTROLSS_OUTPUTXBAR12_G9	502D 8424h
440h	32	CONTROLSS_OUTPUTXBAR13_G0	502D 8440h
444h	32	CONTROLSS_OUTPUTXBAR13_G1	502D 8444h
448h	32	CONTROLSS_OUTPUTXBAR13_G2	502D 8448h
44Ch	32	CONTROLSS_OUTPUTXBAR13_G3	502D 844Ch
450h	32	CONTROLSS_OUTPUTXBAR13_G4	502D 8450h
454h	32	CONTROLSS_OUTPUTXBAR13_G5	502D 8454h
458h	32	CONTROLSS_OUTPUTXBAR13_G6	502D 8458h
45Ch	32	CONTROLSS_OUTPUTXBAR13_G7	502D 845Ch
460h	32	CONTROLSS_OUTPUTXBAR13_G8	502D 8460h
464h	32	CONTROLSS_OUTPUTXBAR13_G9	502D 8464h
480h	32	CONTROLSS_OUTPUTXBAR14_G0	502D 8480h
484h	32	CONTROLSS_OUTPUTXBAR14_G1	502D 8484h
488h	32	CONTROLSS_OUTPUTXBAR14_G2	502D 8488h
48Ch	32	CONTROLSS_OUTPUTXBAR14_G3	502D 848Ch
490h	32	CONTROLSS_OUTPUTXBAR14_G4	502D 8490h
494h	32	CONTROLSS_OUTPUTXBAR14_G5	502D 8494h
498h	32	CONTROLSS_OUTPUTXBAR14_G6	502D 8498h
49Ch	32	CONTROLSS_OUTPUTXBAR14_G7	502D 849Ch
4A0h	32	CONTROLSS_OUTPUTXBAR14_G8	502D 84A0h
4A4h	32	CONTROLSS_OUTPUTXBAR14_G9	502D 84A4h
4C0h	32	CONTROLSS_OUTPUTXBAR15_G0	502D 84C0h
4C4h	32	CONTROLSS_OUTPUTXBAR15_G1	502D 84C4h
4C8h	32	CONTROLSS_OUTPUTXBAR15_G2	502D 84C8h
4CCh	32	CONTROLSS_OUTPUTXBAR15_G3	502D 84CCh
4D0h	32	CONTROLSS_OUTPUTXBAR15_G4	502D 84D0h
4D4h	32	CONTROLSS_OUTPUTXBAR15_G5	502D 84D4h
4D8h	32	CONTROLSS_OUTPUTXBAR15_G6	502D 84D8h
4DCh	32	CONTROLSS_OUTPUTXBAR15_G7	502D 84DCh
4E0h	32	CONTROLSS_OUTPUTXBAR15_G8	502D 84E0h
4E4h	32	CONTROLSS_OUTPUTXBAR15_G9	502D 84E4h

3.17.2 CONTROLSS_OUTPUTXBAR Registers

CONTROLSS_OUTPUTXBAR Registers

3.17.2.1 CONTROLSS_OUTPUTXBAR_STATUS Register

3.17.2.1.1 CONTROLSS_OUTPUTXBAR_STATUS Register (Offset = 10h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1793. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8010h

Figure 3-968. CONTROLSS_OUTPUTXBAR_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_STATUS_STS							
R							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR_STATUS_STS							
R							
0h							

Table 3-1794. CONTROLSS_OUTPUTXBAR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	OUTPUTXBAR_STATUS_STS	R	0h	Status

3.17.2.2 CONTROLSS_OUTPUTXBAR_FLAGINVERT Register

3.17.2.2.1 CONTROLSS_OUTPUTXBAR_FLAGINVERT Register (Offset = 14h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1795. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8014h

Figure 3-969. CONTROLSS_OUTPUTXBAR_FLAGINVERT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_FLAGINVERT_INVERT							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR_FLAGINVERT_INVERT							
R/W							
0h							

Table 3-1796. CONTROLSS_OUTPUTXBAR_FLAGINVERT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	OUTPUTXBAR_FLAGINVERT_INVERT	R/W	0h	FlagInvert

3.17.2.3 CONTROLSS_OUTPUTXBAR_FLAG Register

3.17.2.3.1 CONTROLSS_OUTPUTXBAR_FLAG Register (Offset = 18h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1797. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8018h

Figure 3-970. CONTROLSS_OUTPUTXBAR_FLAG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_FLAG_BIT15	OUTPUTXBAR_FLAG_BIT14	OUTPUTXBAR_FLAG_BIT13	OUTPUTXBAR_FLAG_BIT12	OUTPUTXBAR_FLAG_BIT11	OUTPUTXBAR_FLAG_BIT10	OUTPUTXBAR_FLAG_BIT9	OUTPUTXBAR_FLAG_BIT8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
OUTPUTXBAR_FLAG_BIT7	OUTPUTXBAR_FLAG_BIT6	OUTPUTXBAR_FLAG_BIT5	OUTPUTXBAR_FLAG_BIT4	OUTPUTXBAR_FLAG_BIT3	OUTPUTXBAR_FLAG_BIT2	OUTPUTXBAR_FLAG_BIT1	OUTPUTXBAR_FLAG_BIT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-1798. CONTROLSS_OUTPUTXBAR_FLAG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	OUTPUTXBAR_FLAG_BIT15	R/W	0h	Output XBAR flag
14	OUTPUTXBAR_FLAG_BIT14	R/W	0h	Output XBAR flag
13	OUTPUTXBAR_FLAG_BIT13	R/W	0h	Output XBAR flag
12	OUTPUTXBAR_FLAG_BIT12	R/W	0h	Output XBAR flag
11	OUTPUTXBAR_FLAG_BIT11	R/W	0h	Output XBAR flag
10	OUTPUTXBAR_FLAG_BIT10	R/W	0h	Output XBAR flag
9	OUTPUTXBAR_FLAG_BIT9	R/W	0h	Output XBAR flag
8	OUTPUTXBAR_FLAG_BIT8	R/W	0h	Output XBAR flag
7	OUTPUTXBAR_FLAG_BIT7	R/W	0h	Output XBAR flag
6	OUTPUTXBAR_FLAG_BIT6	R/W	0h	Output XBAR flag
5	OUTPUTXBAR_FLAG_BIT5	R/W	0h	Output XBAR flag

Table 3-1798. CONTROLSS_OUTPUTXBAR_FLAG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	OUTPUTXBAR_FLAG_BIT4	R/W	0h	Output XBAR flag
3	OUTPUTXBAR_FLAG_BIT3	R/W	0h	Output XBAR flag
2	OUTPUTXBAR_FLAG_BIT2	R/W	0h	Output XBAR flag
1	OUTPUTXBAR_FLAG_BIT1	R/W	0h	Output XBAR flag
0	OUTPUTXBAR_FLAG_BIT0	R/W	0h	Output XBAR flag

3.17.2.4 CONTROLSS_OUTPUTXBAR_FLAG_CLR Register

3.17.2.4.1 CONTROLSS_OUTPUTXBAR_FLAG_CLR Register (Offset = 1Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1799. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 801Ch

Figure 3-971. CONTROLSS_OUTPUTXBAR_FLAG_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_FLAG_CLR_BIT15	OUTPUTXBAR_FLAG_CLR_BIT14	OUTPUTXBAR_FLAG_CLR_BIT13	OUTPUTXBAR_FLAG_CLR_BIT12	OUTPUTXBAR_FLAG_CLR_BIT11	OUTPUTXBAR_FLAG_CLR_BIT10	OUTPUTXBAR_FLAG_CLR_BIT9	OUTPUTXBAR_FLAG_CLR_BIT8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
OUTPUTXBAR_FLAG_CLR_BIT7	OUTPUTXBAR_FLAG_CLR_BIT6	OUTPUTXBAR_FLAG_CLR_BIT5	OUTPUTXBAR_FLAG_CLR_BIT4	OUTPUTXBAR_FLAG_CLR_BIT3	OUTPUTXBAR_FLAG_CLR_BIT2	OUTPUTXBAR_FLAG_CLR_BIT1	OUTPUTXBAR_FLAG_CLR_BIT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-1800. CONTROLSS_OUTPUTXBAR_FLAG_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	OUTPUTXBAR_FLAG_CLR_BIT15	R/W	0h	Output XBAR flag clear
14	OUTPUTXBAR_FLAG_CLR_BIT14	R/W	0h	Output XBAR flag clear
13	OUTPUTXBAR_FLAG_CLR_BIT13	R/W	0h	Output XBAR flag clear
12	OUTPUTXBAR_FLAG_CLR_BIT12	R/W	0h	Output XBAR flag clear
11	OUTPUTXBAR_FLAG_CLR_BIT11	R/W	0h	Output XBAR flag clear
10	OUTPUTXBAR_FLAG_CLR_BIT10	R/W	0h	Output XBAR flag clear
9	OUTPUTXBAR_FLAG_CLR_BIT9	R/W	0h	Output XBAR flag clear
8	OUTPUTXBAR_FLAG_CLR_BIT8	R/W	0h	Output XBAR flag clear
7	OUTPUTXBAR_FLAG_CLR_BIT7	R/W	0h	Output XBAR flag clear
6	OUTPUTXBAR_FLAG_CLR_BIT6	R/W	0h	Output XBAR flag clear

Table 3-1800. CONTROLSS_OUTPUTXBAR_FLAG_CLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	OUTPUTXBAR_FLAG_CLR_BIT5	R/W	0h	Output XBAR flag clear
4	OUTPUTXBAR_FLAG_CLR_BIT4	R/W	0h	Output XBAR flag clear
3	OUTPUTXBAR_FLAG_CLR_BIT3	R/W	0h	Output XBAR flag clear
2	OUTPUTXBAR_FLAG_CLR_BIT2	R/W	0h	Output XBAR flag clear
1	OUTPUTXBAR_FLAG_CLR_BIT1	R/W	0h	Output XBAR flag clear
0	OUTPUTXBAR_FLAG_CLR_BIT0	R/W	0h	Output XBAR flag clear

3.17.2.5 CONTROLSS_OUTPUTXBAR_FLAGFORCE Register

3.17.2.5.1 CONTROLSS_OUTPUTXBAR_FLAGFORCE Register (Offset = 20h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1801. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8020h

Figure 3-972. CONTROLSS_OUTPUTXBAR_FLAGFORCE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_FLAGFORCE_FRC							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR_FLAGFORCE_FRC							
R/W							
0h							

Table 3-1802. CONTROLSS_OUTPUTXBAR_FLAGFORCE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	OUTPUTXBAR_FLAGFORCE_FRC	R/W	0h	FlagForce

3.17.2.6 CONTROLSS_OUTPUTXBAR_OUTLATCH Register

3.17.2.6.1 CONTROLSS_OUTPUTXBAR_OUTLATCH Register (Offset = 24h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1803. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8024h

Figure 3-973. CONTROLSS_OUTPUTXBAR_OUTLATCH Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_OUTLATCH_LATCHSEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR_OUTLATCH_LATCHSEL							
R/W							
0h							

Table 3-1804. CONTROLSS_OUTPUTXBAR_OUTLATCH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	OUTPUTXBAR_OUTLATCH_LATCHSEL	R/W	0h	OutLatch

3.17.2.7 CONTROLSS_OUTPUTXBAR_OUTSTRETCH Register

3.17.2.7.1 CONTROLSS_OUTPUTXBAR_OUTSTRETCH Register (Offset = 28h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1805. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8028h

Figure 3-974. CONTROLSS_OUTPUTXBAR_OUTSTRETCH Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_OUTSTRETCH_STRETCHSEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR_OUTSTRETCH_STRETCHSEL							
R/W							
0h							

Table 3-1806. CONTROLSS_OUTPUTXBAR_OUTSTRETCH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	OUTPUTXBAR_OUTSTRETCH_STRETCHSEL	R/W	0h	OutStretch

3.17.2.8 CONTROLSS_OUTPUTXBAR_OUTLENGTH Register

3.17.2.8.1 CONTROLSS_OUTPUTXBAR_OUTLENGTH Register (Offset = 2Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1807. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 802Ch

Figure 3-975. CONTROLSS_OUTPUTXBAR_OUTLENGTH Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_OUTLENGTH_LENGTHSEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR_OUTLENGTH_LENGTHSEL							
R/W							
0h							

Table 3-1808. CONTROLSS_OUTPUTXBAR_OUTLENGTH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	OUTPUTXBAR_OUTLENGTH_LENGTHSEL	R/W	0h	OutLength

3.17.2.9 CONTROLSS_OUTPUTXBAR_OUTINVERT Register

3.17.2.9.1 CONTROLSS_OUTPUTXBAR_OUTINVERT Register (Offset = 30h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1809. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8030h

Figure 3-976. CONTROLSS_OUTPUTXBAR_OUTINVERT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR_OUTINVERT_OUTINVERT							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR_OUTINVERT_OUTINVERT							
R/W							
0h							

Table 3-1810. CONTROLSS_OUTPUTXBAR_OUTINVERT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	OUTPUTXBAR_OUTINVERT_OUTINVERT	R/W	0h	OutInvert

3.17.2.10 CONTROLSS_OUTPUTXBAR0_G0 Register

3.17.2.10.1 CONTROLSS_OUTPUTXBAR0_G0 Register (Offset = 100h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1811. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8100h

Figure 3-977. CONTROLSS_OUTPUTXBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR0_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G0_SEL							
R/W							
0h							

Table 3-1812. CONTROLSS_OUTPUTXBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR0_G0_SEL	R/W	0h	G0: PWM XBAR0 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.11 CONTROLSS_OUTPUTXBAR0_G1 Register

3.17.2.11.1 CONTROLSS_OUTPUTXBAR0_G1 Register (Offset = 104h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1813. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8104h

Figure 3-978. CONTROLSS_OUTPUTXBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR0_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G1_SEL							
R/W							
0h							

Table 3-1814. CONTROLSS_OUTPUTXBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR0_G1_SEL	R/W	0h	G1: OUTPUT XBAR0 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.12 CONTROLSS_OUTPUTXBAR0_G2 Register

3.17.2.12.1 CONTROLSS_OUTPUTXBAR0_G2 Register (Offset = 108h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1815. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8108h

Figure 3-979. CONTROLSS_OUTPUTXBAR0_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR0_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G2_SEL							
R/W							
0h							

Table 3-1816. CONTROLSS_OUTPUTXBAR0_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR0_G2_SEL	R/W	0h	G2: OUTPUT XBAR0 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.13 CONTROLSS_OUTPUTXBAR0_G3 Register

3.17.2.13.1 CONTROLSS_OUTPUTXBAR0_G3 Register (Offset = 10Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1817. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 810Ch

Figure 3-980. CONTROLSS_OUTPUTXBAR0_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR0_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G3_SEL							
R/W							
0h							

Table 3-1818. CONTROLSS_OUTPUTXBAR0_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR0_G3_SEL	R/W	0h	G3: OUTPUT XBAR0 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.14 CONTROLSS_OUTPUTXBAR0_G4 Register

3.17.2.14.1 CONTROLSS_OUTPUTXBAR0_G4 Register (Offset = 110h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1819. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8110h

Figure 3-981. CONTROLSS_OUTPUTXBAR0_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR0_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G4_SEL							
R/W							
0h							

Table 3-1820. CONTROLSS_OUTPUTXBAR0_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR0_G4_SEL	R/W	0h	G4: OUTPUT XBAR0 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.15 CONTROLSS_OUTPUTXBAR0_G5 Register

3.17.2.15.1 CONTROLSS_OUTPUTXBAR0_G5 Register (Offset = 114h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1821. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8114h

Figure 3-982. CONTROLSS_OUTPUTXBAR0_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR0_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR0_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G5_SEL							
R/W							
0h							

Table 3-1822. CONTROLSS_OUTPUTXBAR0_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR0_G5_SEL	R/W	0h	G5: OUTPUT XBAR0 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.16 CONTROLSS_OUTPUTXBAR0_G6 Register

3.17.2.16.1 CONTROLSS_OUTPUTXBAR0_G6 Register (Offset = 118h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1823. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8118h

Figure 3-983. CONTROLSS_OUTPUTXBAR0_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR0_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR0_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G6_SEL							
R/W							
0h							

Table 3-1824. CONTROLSS_OUTPUTXBAR0_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR0_G6_SEL	R/W	0h	G6: OUTPUT XBAR0 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.17 CONTROLSS_OUTPUTXBAR0_G7 Register

3.17.2.17.1 CONTROLSS_OUTPUTXBAR0_G7 Register (Offset = 11Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1825. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 811Ch

Figure 3-984. CONTROLSS_OUTPUTXBAR0_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR0_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G7_SEL							
R/W							
0h							

Table 3-1826. CONTROLSS_OUTPUTXBAR0_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR0_G7_SEL	R/W	0h	G7: OUTPUT XBAR0 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.18 CONTROLSS_OUTPUTXBAR0_G8 Register

3.17.2.18.1 CONTROLSS_OUTPUTXBAR0_G8 Register (Offset = 120h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1827. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8120h

Figure 3-985. CONTROLSS_OUTPUTXBAR0_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR0_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR0_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR0_G8_SEL_EQEP				OUTPUTXBAR0_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1828. CONTROLSS_OUTPUTXBAR0_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR0_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR0 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR0_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR0 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR0_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR0 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.19 CONTROLSS_OUTPUTXBAR0_G9 Register
3.17.2.19.1 CONTROLSS_OUTPUTXBAR0_G9 Register (Offset = 124h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1829. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8124h

Figure 3-986. CONTROLSS_OUTPUTXBAR0_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR0_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR0_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR0_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1830. CONTROLSS_OUTPUTXBAR0_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR0_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR0 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR0_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR0 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR0_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR0 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.20 CONTROLSS_OUTPUTXBAR1_G0 Register

3.17.2.20.1 CONTROLSS_OUTPUTXBAR1_G0 Register (Offset = 140h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1831. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8140h

Figure 3-987. CONTROLSS_OUTPUTXBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR1_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G0_SEL							
R/W							
0h							

Table 3-1832. CONTROLSS_OUTPUTXBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR1_G0_SEL	R/W	0h	G0: PWM XBAR1 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.21 CONTROLSS_OUTPUTXBAR1_G1 Register

3.17.2.21.1 CONTROLSS_OUTPUTXBAR1_G1 Register (Offset = 144h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1833. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8144h

Figure 3-988. CONTROLSS_OUTPUTXBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR1_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G1_SEL							
R/W							
0h							

Table 3-1834. CONTROLSS_OUTPUTXBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR1_G1_SEL	R/W	0h	G1: OUTPUT XBAR1 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.22 CONTROLSS_OUTPUTXBAR1_G2 Register

3.17.2.22.1 CONTROLSS_OUTPUTXBAR1_G2 Register (Offset = 148h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1835. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8148h

Figure 3-989. CONTROLSS_OUTPUTXBAR1_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR1_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G2_SEL							
R/W							
0h							

Table 3-1836. CONTROLSS_OUTPUTXBAR1_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR1_G2_SEL	R/W	0h	G2: OUTPUT XBAR1 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.23 CONTROLSS_OUTPUTXBAR1_G3 Register

3.17.2.23.1 CONTROLSS_OUTPUTXBAR1_G3 Register (Offset = 14Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1837. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 814Ch

Figure 3-990. CONTROLSS_OUTPUTXBAR1_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR1_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G3_SEL							
R/W							
0h							

Table 3-1838. CONTROLSS_OUTPUTXBAR1_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR1_G3_SEL	R/W	0h	G3: OUTPUT XBAR1 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.24 CONTROLSS_OUTPUTXBAR1_G4 Register

3.17.2.24.1 CONTROLSS_OUTPUTXBAR1_G4 Register (Offset = 150h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1839. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8150h

Figure 3-991. CONTROLSS_OUTPUTXBAR1_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR1_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G4_SEL							
R/W							
0h							

Table 3-1840. CONTROLSS_OUTPUTXBAR1_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR1_G4_SEL	R/W	0h	G4: OUTPUT XBAR1 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.25 CONTROLSS_OUTPUTXBAR1_G5 Register

3.17.2.25.1 CONTROLSS_OUTPUTXBAR1_G5 Register (Offset = 154h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1841. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8154h

Figure 3-992. CONTROLSS_OUTPUTXBAR1_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR1_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR1_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G5_SEL							
R/W							
0h							

Table 3-1842. CONTROLSS_OUTPUTXBAR1_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR1_G5_SEL	R/W	0h	G5: OUTPUT XBAR1 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.26 CONTROLSS_OUTPUTXBAR1_G6 Register

3.17.2.26.1 CONTROLSS_OUTPUTXBAR1_G6 Register (Offset = 158h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1843. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8158h

Figure 3-993. CONTROLSS_OUTPUTXBAR1_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR1_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR1_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G6_SEL							
R/W							
0h							

Table 3-1844. CONTROLSS_OUTPUTXBAR1_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR1_G6_SEL	R/W	0h	G6: OUTPUT XBAR1 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.27 CONTROLSS_OUTPUTXBAR1_G7 Register
3.17.2.27.1 CONTROLSS_OUTPUTXBAR1_G7 Register (Offset = 15Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1845. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 815Ch

Figure 3-994. CONTROLSS_OUTPUTXBAR1_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR1_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G7_SEL							
R/W							
0h							

Table 3-1846. CONTROLSS_OUTPUTXBAR1_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR1_G7_SEL	R/W	0h	G7: OUTPUT XBAR1 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.28 CONTROLSS_OUTPUTXBAR1_G8 Register

3.17.2.28.1 CONTROLSS_OUTPUTXBAR1_G8 Register (Offset = 160h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1847. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8160h

Figure 3-995. CONTROLSS_OUTPUTXBAR1_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR1_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR1_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR1_G8_SEL_EQEP				OUTPUTXBAR1_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1848. CONTROLSS_OUTPUTXBAR1_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR1_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR1 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR1_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR1 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR1_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR1 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.29 CONTROLSS_OUTPUTXBAR1_G9 Register
3.17.2.29.1 CONTROLSS_OUTPUTXBAR1_G9 Register (Offset = 164h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1849. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8164h

Figure 3-996. CONTROLSS_OUTPUTXBAR1_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR1_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR1_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR1_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1850. CONTROLSS_OUTPUTXBAR1_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR1_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR1 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR1_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR1 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR1_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR1 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.30 CONTROLSS_OUTPUTXBAR2_G0 Register

3.17.2.30.1 CONTROLSS_OUTPUTXBAR2_G0 Register (Offset = 180h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1851. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8180h

Figure 3-997. CONTROLSS_OUTPUTXBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR2_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G0_SEL							
R/W							
0h							

Table 3-1852. CONTROLSS_OUTPUTXBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR2_G0_SEL	R/W	0h	G0: PWM XBAR2 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.31 CONTROLSS_OUTPUTXBAR2_G1 Register

3.17.2.31.1 CONTROLSS_OUTPUTXBAR2_G1 Register (Offset = 184h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1853. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8184h

Figure 3-998. CONTROLSS_OUTPUTXBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR2_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G1_SEL							
R/W							
0h							

Table 3-1854. CONTROLSS_OUTPUTXBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR2_G1_SEL	R/W	0h	G1: OUTPUT XBAR2 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.32 CONTROLSS_OUTPUTXBAR2_G2 Register

3.17.2.32.1 CONTROLSS_OUTPUTXBAR2_G2 Register (Offset = 188h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1855. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8188h

Figure 3-999. CONTROLSS_OUTPUTXBAR2_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR2_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G2_SEL							
R/W							
0h							

Table 3-1856. CONTROLSS_OUTPUTXBAR2_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR2_G2_SEL	R/W	0h	G2: OUTPUT XBAR2 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.33 CONTROLSS_OUTPUTXBAR2_G3 Register

3.17.2.33.1 CONTROLSS_OUTPUTXBAR2_G3 Register (Offset = 18Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1857. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 818Ch

Figure 3-1000. CONTROLSS_OUTPUTXBAR2_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR2_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G3_SEL							
R/W							
0h							

Table 3-1858. CONTROLSS_OUTPUTXBAR2_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR2_G3_SEL	R/W	0h	G3: OUTPUT XBAR2 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.34 CONTROLSS_OUTPUTXBAR2_G4 Register

3.17.2.34.1 CONTROLSS_OUTPUTXBAR2_G4 Register (Offset = 190h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1859. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8190h

Figure 3-1001. CONTROLSS_OUTPUTXBAR2_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR2_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G4_SEL							
R/W							
0h							

Table 3-1860. CONTROLSS_OUTPUTXBAR2_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR2_G4_SEL	R/W	0h	G4: OUTPUT XBAR2 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.35 CONTROLSS_OUTPUTXBAR2_G5 Register

3.17.2.35.1 CONTROLSS_OUTPUTXBAR2_G5 Register (Offset = 194h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1861. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8194h

Figure 3-1002. CONTROLSS_OUTPUTXBAR2_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR2_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR2_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G5_SEL							
R/W							
0h							

Table 3-1862. CONTROLSS_OUTPUTXBAR2_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR2_G5_SEL	R/W	0h	G5: OUTPUT XBAR2 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.36 CONTROLSS_OUTPUTXBAR2_G6 Register

3.17.2.36.1 CONTROLSS_OUTPUTXBAR2_G6 Register (Offset = 198h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1863. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8198h

Figure 3-1003. CONTROLSS_OUTPUTXBAR2_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR2_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR2_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G6_SEL							
R/W							
0h							

Table 3-1864. CONTROLSS_OUTPUTXBAR2_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR2_G6_SEL	R/W	0h	G6: OUTPUT XBAR2 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.37 CONTROLSS_OUTPUTXBAR2_G7 Register
3.17.2.37.1 CONTROLSS_OUTPUTXBAR2_G7 Register (Offset = 19Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1865. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 819Ch

Figure 3-1004. CONTROLSS_OUTPUTXBAR2_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR2_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G7_SEL							
R/W							
0h							

Table 3-1866. CONTROLSS_OUTPUTXBAR2_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR2_G7_SEL	R/W	0h	G7: OUTPUT XBAR2 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.38 CONTROLSS_OUTPUTXBAR2_G8 Register

3.17.2.38.1 CONTROLSS_OUTPUTXBAR2_G8 Register (Offset = 1A0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1867. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81A0h

Figure 3-1005. CONTROLSS_OUTPUTXBAR2_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR2_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR2_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR2_G8_SEL_EQEP				OUTPUTXBAR2_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1868. CONTROLSS_OUTPUTXBAR2_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR2_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR2 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR2_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR2 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR2_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR2 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.39 CONTROLSS_OUTPUTXBAR2_G9 Register
3.17.2.39.1 CONTROLSS_OUTPUTXBAR2_G9 Register (Offset = 1A4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1869. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81A4h

Figure 3-1006. CONTROLSS_OUTPUTXBAR2_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR2_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR2_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR2_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1870. CONTROLSS_OUTPUTXBAR2_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR2_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR2 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR2_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR2 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR2_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR2 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.40 CONTROLSS_OUTPUTXBAR3_G0 Register

3.17.2.40.1 CONTROLSS_OUTPUTXBAR3_G0 Register (Offset = 1C0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1871. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81C0h

Figure 3-1007. CONTROLSS_OUTPUTXBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR3_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G0_SEL							
R/W							
0h							

Table 3-1872. CONTROLSS_OUTPUTXBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR3_G0_SEL	R/W	0h	G0: PWM XBAR3 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.41 CONTROLSS_OUTPUTXBAR3_G1 Register

3.17.2.41.1 CONTROLSS_OUTPUTXBAR3_G1 Register (Offset = 1C4h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1873. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81C4h

Figure 3-1008. CONTROLSS_OUTPUTXBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR3_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G1_SEL							
R/W							
0h							

Table 3-1874. CONTROLSS_OUTPUTXBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR3_G1_SEL	R/W	0h	G1: OUTPUT XBAR3 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.42 CONTROLSS_OUTPUTXBAR3_G2 Register

3.17.2.42.1 CONTROLSS_OUTPUTXBAR3_G2 Register (Offset = 1C8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1875. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81C8h

Figure 3-1009. CONTROLSS_OUTPUTXBAR3_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR3_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G2_SEL							
R/W							
0h							

Table 3-1876. CONTROLSS_OUTPUTXBAR3_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR3_G2_SEL	R/W	0h	G2: OUTPUT XBAR3 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.43 CONTROLSS_OUTPUTXBAR3_G3 Register

3.17.2.43.1 CONTROLSS_OUTPUTXBAR3_G3 Register (Offset = 1CCh) [reset = 0h]

Return to [Summary Table](#)

Table 3-1877. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81CCh

Figure 3-1010. CONTROLSS_OUTPUTXBAR3_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR3_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G3_SEL							
R/W							
0h							

Table 3-1878. CONTROLSS_OUTPUTXBAR3_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR3_G3_SEL	R/W	0h	G3: OUTPUT XBAR3 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.44 CONTROLSS_OUTPUTXBAR3_G4 Register

3.17.2.44.1 CONTROLSS_OUTPUTXBAR3_G4 Register (Offset = 1D0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1879. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81D0h

Figure 3-1011. CONTROLSS_OUTPUTXBAR3_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR3_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G4_SEL							
R/W							
0h							

Table 3-1880. CONTROLSS_OUTPUTXBAR3_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR3_G4_SEL	R/W	0h	G4: OUTPUT XBAR3 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.45 CONTROLSS_OUTPUTXBAR3_G5 Register

3.17.2.45.1 CONTROLSS_OUTPUTXBAR3_G5 Register (Offset = 1D4h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1881. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81D4h

Figure 3-1012. CONTROLSS_OUTPUTXBAR3_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR3_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR3_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G5_SEL							
R/W							
0h							

Table 3-1882. CONTROLSS_OUTPUTXBAR3_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR3_G5_SEL	R/W	0h	G5: OUTPUT XBAR3 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.46 CONTROLSS_OUTPUTXBAR3_G6 Register

3.17.2.46.1 CONTROLSS_OUTPUTXBAR3_G6 Register (Offset = 1D8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1883. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81D8h

Figure 3-1013. CONTROLSS_OUTPUTXBAR3_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR3_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR3_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G6_SEL							
R/W							
0h							

Table 3-1884. CONTROLSS_OUTPUTXBAR3_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR3_G6_SEL	R/W	0h	G6: OUTPUT XBAR3 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.47 CONTROLSS_OUTPUTXBAR3_G7 Register
3.17.2.47.1 CONTROLSS_OUTPUTXBAR3_G7 Register (Offset = 1DCh) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1885. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81DCh

Figure 3-1014. CONTROLSS_OUTPUTXBAR3_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR3_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G7_SEL							
R/W							
0h							

Table 3-1886. CONTROLSS_OUTPUTXBAR3_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR3_G7_SEL	R/W	0h	G7: OUTPUT XBAR3 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.48 CONTROLSS_OUTPUTXBAR3_G8 Register

3.17.2.48.1 CONTROLSS_OUTPUTXBAR3_G8 Register (Offset = 1E0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1887. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81E0h

Figure 3-1015. CONTROLSS_OUTPUTXBAR3_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR3_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR3_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR3_G8_SEL_EQEP				OUTPUTXBAR3_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1888. CONTROLSS_OUTPUTXBAR3_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR3_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR3 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR3_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR3 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR3_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR3 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.49 CONTROLSS_OUTPUTXBAR3_G9 Register
3.17.2.49.1 CONTROLSS_OUTPUTXBAR3_G9 Register (Offset = 1E4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1889. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 81E4h

Figure 3-1016. CONTROLSS_OUTPUTXBAR3_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR3_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR3_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR3_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1890. CONTROLSS_OUTPUTXBAR3_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR3_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR3 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR3_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR3 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR3_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR3 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.50 CONTROLSS_OUTPUTXBAR4_G0 Register

3.17.2.50.1 CONTROLSS_OUTPUTXBAR4_G0 Register (Offset = 200h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1891. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8200h

Figure 3-1017. CONTROLSS_OUTPUTXBAR4_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR4_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G0_SEL							
R/W							
0h							

Table 3-1892. CONTROLSS_OUTPUTXBAR4_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR4_G0_SEL	R/W	0h	G0: PWM XBAR4 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.51 CONTROLSS_OUTPUTXBAR4_G1 Register

3.17.2.51.1 CONTROLSS_OUTPUTXBAR4_G1 Register (Offset = 204h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1893. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8204h

Figure 3-1018. CONTROLSS_OUTPUTXBAR4_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR4_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G1_SEL							
R/W							
0h							

Table 3-1894. CONTROLSS_OUTPUTXBAR4_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR4_G1_SEL	R/W	0h	G1: OUTPUT XBAR4 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.52 CONTROLSS_OUTPUTXBAR4_G2 Register

3.17.2.52.1 CONTROLSS_OUTPUTXBAR4_G2 Register (Offset = 208h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1895. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8208h

Figure 3-1019. CONTROLSS_OUTPUTXBAR4_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR4_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G2_SEL							
R/W							
0h							

Table 3-1896. CONTROLSS_OUTPUTXBAR4_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR4_G2_SEL	R/W	0h	G2: OUTPUT XBAR4 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.53 CONTROLSS_OUTPUTXBAR4_G3 Register

3.17.2.53.1 CONTROLSS_OUTPUTXBAR4_G3 Register (Offset = 20Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1897. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 820Ch

Figure 3-1020. CONTROLSS_OUTPUTXBAR4_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR4_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G3_SEL							
R/W							
0h							

Table 3-1898. CONTROLSS_OUTPUTXBAR4_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR4_G3_SEL	R/W	0h	G3: OUTPUT XBAR4 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.54 CONTROLSS_OUTPUTXBAR4_G4 Register

3.17.2.54.1 CONTROLSS_OUTPUTXBAR4_G4 Register (Offset = 210h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1899. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8210h

Figure 3-1021. CONTROLSS_OUTPUTXBAR4_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR4_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G4_SEL							
R/W							
0h							

Table 3-1900. CONTROLSS_OUTPUTXBAR4_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR4_G4_SEL	R/W	0h	G4: OUTPUT XBAR4 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.55 CONTROLSS_OUTPUTXBAR4_G5 Register

3.17.2.55.1 CONTROLSS_OUTPUTXBAR4_G5 Register (Offset = 214h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1901. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8214h

Figure 3-1022. CONTROLSS_OUTPUTXBAR4_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR4_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR4_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G5_SEL							
R/W							
0h							

Table 3-1902. CONTROLSS_OUTPUTXBAR4_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR4_G5_SEL	R/W	0h	G5: OUTPUT XBAR4 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.56 CONTROLSS_OUTPUTXBAR4_G6 Register

3.17.2.56.1 CONTROLSS_OUTPUTXBAR4_G6 Register (Offset = 218h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1903. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8218h

Figure 3-1023. CONTROLSS_OUTPUTXBAR4_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR4_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR4_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G6_SEL							
R/W							
0h							

Table 3-1904. CONTROLSS_OUTPUTXBAR4_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR4_G6_SEL	R/W	0h	G6: OUTPUT XBAR4 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.57 CONTROLSS_OUTPUTXBAR4_G7 Register
3.17.2.57.1 CONTROLSS_OUTPUTXBAR4_G7 Register (Offset = 21Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1905. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 821Ch

Figure 3-1024. CONTROLSS_OUTPUTXBAR4_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR4_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G7_SEL							
R/W							
0h							

Table 3-1906. CONTROLSS_OUTPUTXBAR4_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR4_G7_SEL	R/W	0h	G7: OUTPUT XBAR4 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.58 CONTROLSS_OUTPUTXBAR4_G8 Register

3.17.2.58.1 CONTROLSS_OUTPUTXBAR4_G8 Register (Offset = 220h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1907. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8220h

Figure 3-1025. CONTROLSS_OUTPUTXBAR4_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR4_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR4_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR4_G8_SEL_EQEP				OUTPUTXBAR4_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1908. CONTROLSS_OUTPUTXBAR4_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR4_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR4 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR4_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR4 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR4_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR4 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.59 CONTROLSS_OUTPUTXBAR4_G9 Register

3.17.2.59.1 CONTROLSS_OUTPUTXBAR4_G9 Register (Offset = 224h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1909. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8224h

Figure 3-1026. CONTROLSS_OUTPUTXBAR4_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR4_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR4_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR4_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1910. CONTROLSS_OUTPUTXBAR4_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR4_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR4_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR4_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.60 CONTROLSS_OUTPUTXBAR5_G0 Register

3.17.2.60.1 CONTROLSS_OUTPUTXBAR5_G0 Register (Offset = 240h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1911. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8240h

Figure 3-1027. CONTROLSS_OUTPUTXBAR5_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR5_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G0_SEL							
R/W							
0h							

Table 3-1912. CONTROLSS_OUTPUTXBAR5_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR5_G0_SEL	R/W	0h	G0: PWM XBAR5 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.61 CONTROLSS_OUTPUTXBAR5_G1 Register

3.17.2.61.1 CONTROLSS_OUTPUTXBAR5_G1 Register (Offset = 244h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1913. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8244h

Figure 3-1028. CONTROLSS_OUTPUTXBAR5_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR5_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G1_SEL							
R/W							
0h							

Table 3-1914. CONTROLSS_OUTPUTXBAR5_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR5_G1_SEL	R/W	0h	G1: OUTPUT XBAR5 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.62 CONTROLSS_OUTPUTXBAR5_G2 Register

3.17.2.62.1 CONTROLSS_OUTPUTXBAR5_G2 Register (Offset = 248h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1915. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8248h

Figure 3-1029. CONTROLSS_OUTPUTXBAR5_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR5_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G2_SEL							
R/W							
0h							

Table 3-1916. CONTROLSS_OUTPUTXBAR5_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR5_G2_SEL	R/W	0h	G2: OUTPUT XBAR5 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.63 CONTROLSS_OUTPUTXBAR5_G3 Register
3.17.2.63.1 CONTROLSS_OUTPUTXBAR5_G3 Register (Offset = 24Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1917. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 824Ch

Figure 3-1030. CONTROLSS_OUTPUTXBAR5_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR5_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G3_SEL							
R/W							
0h							

Table 3-1918. CONTROLSS_OUTPUTXBAR5_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR5_G3_SEL	R/W	0h	G3: OUTPUT XBAR5 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.64 CONTROLSS_OUTPUTXBAR5_G4 Register

3.17.2.64.1 CONTROLSS_OUTPUTXBAR5_G4 Register (Offset = 250h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1919. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8250h

Figure 3-1031. CONTROLSS_OUTPUTXBAR5_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR5_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G4_SEL							
R/W							
0h							

Table 3-1920. CONTROLSS_OUTPUTXBAR5_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR5_G4_SEL	R/W	0h	G4: OUTPUT XBAR5 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.65 CONTROLSS_OUTPUTXBAR5_G5 Register

3.17.2.65.1 CONTROLSS_OUTPUTXBAR5_G5 Register (Offset = 254h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1921. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8254h

Figure 3-1032. CONTROLSS_OUTPUTXBAR5_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR5_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR5_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G5_SEL							
R/W							
0h							

Table 3-1922. CONTROLSS_OUTPUTXBAR5_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR5_G5_SEL	R/W	0h	G5: OUTPUT XBAR5 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.66 CONTROLSS_OUTPUTXBAR5_G6 Register

3.17.2.66.1 CONTROLSS_OUTPUTXBAR5_G6 Register (Offset = 258h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1923. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8258h

Figure 3-1033. CONTROLSS_OUTPUTXBAR5_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR5_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR5_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G6_SEL							
R/W							
0h							

Table 3-1924. CONTROLSS_OUTPUTXBAR5_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR5_G6_SEL	R/W	0h	G6: OUTPUT XBAR5 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.67 CONTROLSS_OUTPUTXBAR5_G7 Register
3.17.2.67.1 CONTROLSS_OUTPUTXBAR5_G7 Register (Offset = 25Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1925. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 825Ch

Figure 3-1034. CONTROLSS_OUTPUTXBAR5_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR5_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G7_SEL							
R/W							
0h							

Table 3-1926. CONTROLSS_OUTPUTXBAR5_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR5_G7_SEL	R/W	0h	G7: OUTPUT XBAR5 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.68 CONTROLSS_OUTPUTXBAR5_G8 Register

3.17.2.68.1 CONTROLSS_OUTPUTXBAR5_G8 Register (Offset = 260h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1927. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8260h

Figure 3-1035. CONTROLSS_OUTPUTXBAR5_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR5_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR5_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR5_G8_SEL_EQEP				OUTPUTXBAR5_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1928. CONTROLSS_OUTPUTXBAR5_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR5_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR5 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR5_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR5 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR5_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR5 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.69 CONTROLSS_OUTPUTXBAR5_G9 Register
3.17.2.69.1 CONTROLSS_OUTPUTXBAR5_G9 Register (Offset = 264h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1929. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8264h

Figure 3-1036. CONTROLSS_OUTPUTXBAR5_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR5_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR5_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR5_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1930. CONTROLSS_OUTPUTXBAR5_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR5_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR5_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR5_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.70 CONTROLSS_OUTPUTXBAR6_G0 Register

3.17.2.70.1 CONTROLSS_OUTPUTXBAR6_G0 Register (Offset = 280h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1931. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8280h

Figure 3-1037. CONTROLSS_OUTPUTXBAR6_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR6_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G0_SEL							
R/W							
0h							

Table 3-1932. CONTROLSS_OUTPUTXBAR6_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR6_G0_SEL	R/W	0h	G0: PWM XBAR6 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.71 CONTROLSS_OUTPUTXBAR6_G1 Register

3.17.2.71.1 CONTROLSS_OUTPUTXBAR6_G1 Register (Offset = 284h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1933. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8284h

Figure 3-1038. CONTROLSS_OUTPUTXBAR6_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR6_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G1_SEL							
R/W							
0h							

Table 3-1934. CONTROLSS_OUTPUTXBAR6_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR6_G1_SEL	R/W	0h	G1: OUTPUT XBAR6 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.72 CONTROLSS_OUTPUTXBAR6_G2 Register

3.17.2.72.1 CONTROLSS_OUTPUTXBAR6_G2 Register (Offset = 288h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1935. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8288h

Figure 3-1039. CONTROLSS_OUTPUTXBAR6_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR6_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G2_SEL							
R/W							
0h							

Table 3-1936. CONTROLSS_OUTPUTXBAR6_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR6_G2_SEL	R/W	0h	G2: OUTPUT XBAR6 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.73 CONTROLSS_OUTPUTXBAR6_G3 Register

3.17.2.73.1 CONTROLSS_OUTPUTXBAR6_G3 Register (Offset = 28Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1937. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 828Ch

Figure 3-1040. CONTROLSS_OUTPUTXBAR6_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR6_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G3_SEL							
R/W							
0h							

Table 3-1938. CONTROLSS_OUTPUTXBAR6_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR6_G3_SEL	R/W	0h	G3: OUTPUT XBAR6 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.74 CONTROLSS_OUTPUTXBAR6_G4 Register

3.17.2.74.1 CONTROLSS_OUTPUTXBAR6_G4 Register (Offset = 290h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1939. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8290h

Figure 3-1041. CONTROLSS_OUTPUTXBAR6_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR6_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G4_SEL							
R/W							
0h							

Table 3-1940. CONTROLSS_OUTPUTXBAR6_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR6_G4_SEL	R/W	0h	G4: OUTPUT XBAR6 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.75 CONTROLSS_OUTPUTXBAR6_G5 Register

3.17.2.75.1 CONTROLSS_OUTPUTXBAR6_G5 Register (Offset = 294h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1941. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8294h

Figure 3-1042. CONTROLSS_OUTPUTXBAR6_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR6_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR6_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G5_SEL							
R/W							
0h							

Table 3-1942. CONTROLSS_OUTPUTXBAR6_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR6_G5_SEL	R/W	0h	G5: OUTPUT XBAR6 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.76 CONTROLSS_OUTPUTXBAR6_G6 Register

3.17.2.76.1 CONTROLSS_OUTPUTXBAR6_G6 Register (Offset = 298h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1943. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8298h

Figure 3-1043. CONTROLSS_OUTPUTXBAR6_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR6_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR6_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G6_SEL							
R/W							
0h							

Table 3-1944. CONTROLSS_OUTPUTXBAR6_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR6_G6_SEL	R/W	0h	G6: OUTPUT XBAR6 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.77 CONTROLSS_OUTPUTXBAR6_G7 Register
3.17.2.77.1 CONTROLSS_OUTPUTXBAR6_G7 Register (Offset = 29Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1945. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 829Ch

Figure 3-1044. CONTROLSS_OUTPUTXBAR6_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR6_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G7_SEL							
R/W							
0h							

Table 3-1946. CONTROLSS_OUTPUTXBAR6_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR6_G7_SEL	R/W	0h	G7: OUTPUT XBAR6 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.78 CONTROLSS_OUTPUTXBAR6_G8 Register

3.17.2.78.1 CONTROLSS_OUTPUTXBAR6_G8 Register (Offset = 2A0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1947. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82A0h

Figure 3-1045. CONTROLSS_OUTPUTXBAR6_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR6_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR6_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR6_G8_SEL_EQEP				OUTPUTXBAR6_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1948. CONTROLSS_OUTPUTXBAR6_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR6_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR6 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR6_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR6 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR6_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR6 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.79 CONTROLSS_OUTPUTXBAR6_G9 Register
3.17.2.79.1 CONTROLSS_OUTPUTXBAR6_G9 Register (Offset = 2A4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1949. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82A4h

Figure 3-1046. CONTROLSS_OUTPUTXBAR6_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR6_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR6_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR6_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1950. CONTROLSS_OUTPUTXBAR6_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR6_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR6 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR6_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR6 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR6_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR6 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.80 CONTROLSS_OUTPUTXBAR7_G0 Register

3.17.2.80.1 CONTROLSS_OUTPUTXBAR7_G0 Register (Offset = 2C0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1951. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82C0h

Figure 3-1047. CONTROLSS_OUTPUTXBAR7_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR7_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G0_SEL							
R/W							
0h							

Table 3-1952. CONTROLSS_OUTPUTXBAR7_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR7_G0_SEL	R/W	0h	G0: PWM XBAR7 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.81 CONTROLSS_OUTPUTXBAR7_G1 Register

3.17.2.81.1 CONTROLSS_OUTPUTXBAR7_G1 Register (Offset = 2C4h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1953. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82C4h

Figure 3-1048. CONTROLSS_OUTPUTXBAR7_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR7_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G1_SEL							
R/W							
0h							

Table 3-1954. CONTROLSS_OUTPUTXBAR7_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR7_G1_SEL	R/W	0h	G1: OUTPUT XBAR7 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.82 CONTROLSS_OUTPUTXBAR7_G2 Register

3.17.2.82.1 CONTROLSS_OUTPUTXBAR7_G2 Register (Offset = 2C8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1955. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82C8h

Figure 3-1049. CONTROLSS_OUTPUTXBAR7_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR7_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G2_SEL							
R/W							
0h							

Table 3-1956. CONTROLSS_OUTPUTXBAR7_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR7_G2_SEL	R/W	0h	G2: OUTPUT XBAR7 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.83 CONTROLSS_OUTPUTXBAR7_G3 Register
3.17.2.83.1 CONTROLSS_OUTPUTXBAR7_G3 Register (Offset = 2CCh) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1957. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82CCh

Figure 3-1050. CONTROLSS_OUTPUTXBAR7_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR7_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G3_SEL							
R/W							
0h							

Table 3-1958. CONTROLSS_OUTPUTXBAR7_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR7_G3_SEL	R/W	0h	G3: OUTPUT XBAR7 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.84 CONTROLSS_OUTPUTXBAR7_G4 Register

3.17.2.84.1 CONTROLSS_OUTPUTXBAR7_G4 Register (Offset = 2D0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1959. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82D0h

Figure 3-1051. CONTROLSS_OUTPUTXBAR7_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR7_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G4_SEL							
R/W							
0h							

Table 3-1960. CONTROLSS_OUTPUTXBAR7_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR7_G4_SEL	R/W	0h	G4: OUTPUT XBAR7 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.85 CONTROLSS_OUTPUTXBAR7_G5 Register

3.17.2.85.1 CONTROLSS_OUTPUTXBAR7_G5 Register (Offset = 2D4h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1961. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82D4h

Figure 3-1052. CONTROLSS_OUTPUTXBAR7_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR7_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR7_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G5_SEL							
R/W							
0h							

Table 3-1962. CONTROLSS_OUTPUTXBAR7_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR7_G5_SEL	R/W	0h	G5: OUTPUT XBAR7 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.86 CONTROLSS_OUTPUTXBAR7_G6 Register

3.17.2.86.1 CONTROLSS_OUTPUTXBAR7_G6 Register (Offset = 2D8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1963. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82D8h

Figure 3-1053. CONTROLSS_OUTPUTXBAR7_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR7_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR7_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G6_SEL							
R/W							
0h							

Table 3-1964. CONTROLSS_OUTPUTXBAR7_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR7_G6_SEL	R/W	0h	G6: OUTPUT XBAR7 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.87 CONTROLSS_OUTPUTXBAR7_G7 Register
3.17.2.87.1 CONTROLSS_OUTPUTXBAR7_G7 Register (Offset = 2DCh) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1965. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82DCh

Figure 3-1054. CONTROLSS_OUTPUTXBAR7_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR7_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G7_SEL							
R/W							
0h							

Table 3-1966. CONTROLSS_OUTPUTXBAR7_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR7_G7_SEL	R/W	0h	G7: OUTPUT XBAR7 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.88 CONTROLSS_OUTPUTXBAR7_G8 Register

3.17.2.88.1 CONTROLSS_OUTPUTXBAR7_G8 Register (Offset = 2E0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1967. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82E0h

Figure 3-1055. CONTROLSS_OUTPUTXBAR7_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR7_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR7_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR7_G8_SEL_EQEP				OUTPUTXBAR7_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1968. CONTROLSS_OUTPUTXBAR7_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR7_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR7 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR7_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR7 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR7_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR7 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.89 CONTROLSS_OUTPUTXBAR7_G9 Register
3.17.2.89.1 CONTROLSS_OUTPUTXBAR7_G9 Register (Offset = 2E4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1969. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 82E4h

Figure 3-1056. CONTROLSS_OUTPUTXBAR7_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR7_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR7_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR7_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1970. CONTROLSS_OUTPUTXBAR7_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR7_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR7 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR7_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR7 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR7_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR7 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.90 CONTROLSS_OUTPUTXBAR8_G0 Register

3.17.2.90.1 CONTROLSS_OUTPUTXBAR8_G0 Register (Offset = 300h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1971. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8300h

Figure 3-1057. CONTROLSS_OUTPUTXBAR8_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR8_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G0_SEL							
R/W							
0h							

Table 3-1972. CONTROLSS_OUTPUTXBAR8_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR8_G0_SEL	R/W	0h	G0: PWM XBAR8 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.91 CONTROLSS_OUTPUTXBAR8_G1 Register

3.17.2.91.1 CONTROLSS_OUTPUTXBAR8_G1 Register (Offset = 304h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1973. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8304h

Figure 3-1058. CONTROLSS_OUTPUTXBAR8_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR8_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G1_SEL							
R/W							
0h							

Table 3-1974. CONTROLSS_OUTPUTXBAR8_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR8_G1_SEL	R/W	0h	G1: OUTPUT XBAR8 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.92 CONTROLSS_OUTPUTXBAR8_G2 Register
3.17.2.92.1 CONTROLSS_OUTPUTXBAR8_G2 Register (Offset = 308h) [reset = 0h]
[Return to Summary Table](#)
Table 3-1975. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8308h

Figure 3-1059. CONTROLSS_OUTPUTXBAR8_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR8_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G2_SEL							
R/W							
0h							

Table 3-1976. CONTROLSS_OUTPUTXBAR8_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR8_G2_SEL	R/W	0h	G2: OUTPUT XBAR8 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.93 CONTROLSS_OUTPUTXBAR8_G3 Register

3.17.2.93.1 CONTROLSS_OUTPUTXBAR8_G3 Register (Offset = 30Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1977. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 830Ch

Figure 3-1060. CONTROLSS_OUTPUTXBAR8_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR8_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G3_SEL							
R/W							
0h							

Table 3-1978. CONTROLSS_OUTPUTXBAR8_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR8_G3_SEL	R/W	0h	G3: OUTPUT XBAR8 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.94 CONTROLSS_OUTPUTXBAR8_G4 Register

3.17.2.94.1 CONTROLSS_OUTPUTXBAR8_G4 Register (Offset = 310h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1979. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8310h

Figure 3-1061. CONTROLSS_OUTPUTXBAR8_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR8_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G4_SEL							
R/W							
0h							

Table 3-1980. CONTROLSS_OUTPUTXBAR8_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR8_G4_SEL	R/W	0h	G4: OUTPUT XBAR8 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.95 CONTROLSS_OUTPUTXBAR8_G5 Register

3.17.2.95.1 CONTROLSS_OUTPUTXBAR8_G5 Register (Offset = 314h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1981. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8314h

Figure 3-1062. CONTROLSS_OUTPUTXBAR8_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR8_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR8_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G5_SEL							
R/W							
0h							

Table 3-1982. CONTROLSS_OUTPUTXBAR8_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR8_G5_SEL	R/W	0h	G5: OUTPUT XBAR8 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.96 CONTROLSS_OUTPUTXBAR8_G6 Register

3.17.2.96.1 CONTROLSS_OUTPUTXBAR8_G6 Register (Offset = 318h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1983. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8318h

Figure 3-1063. CONTROLSS_OUTPUTXBAR8_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR8_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR8_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G6_SEL							
R/W							
0h							

Table 3-1984. CONTROLSS_OUTPUTXBAR8_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR8_G6_SEL	R/W	0h	G6: OUTPUT XBAR8 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.97 CONTROLSS_OUTPUTXBAR8_G7 Register

3.17.2.97.1 CONTROLSS_OUTPUTXBAR8_G7 Register (Offset = 31Ch) [reset = 0h]

Return to [Summary Table](#)

Table 3-1985. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 831Ch

Figure 3-1064. CONTROLSS_OUTPUTXBAR8_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR8_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G7_SEL							
R/W							
0h							

Table 3-1986. CONTROLSS_OUTPUTXBAR8_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR8_G7_SEL	R/W	0h	G7: OUTPUT XBAR8 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.98 CONTROLSS_OUTPUTXBAR8_G8 Register

3.17.2.98.1 CONTROLSS_OUTPUTXBAR8_G8 Register (Offset = 320h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1987. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8320h

Figure 3-1065. CONTROLSS_OUTPUTXBAR8_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR8_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR8_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR8_G8_SEL_EQEP				OUTPUTXBAR8_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-1988. CONTROLSS_OUTPUTXBAR8_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR8_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR8 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR8_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR8 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR8_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR8 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.99 CONTROLSS_OUTPUTXBAR8_G9 Register
3.17.2.99.1 CONTROLSS_OUTPUTXBAR8_G9 Register (Offset = 324h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1989. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8324h

Figure 3-1066. CONTROLSS_OUTPUTXBAR8_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR8_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR8_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR8_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-1990. CONTROLSS_OUTPUTXBAR8_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR8_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR8 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR8_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR8 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR8_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR8 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.100 CONTROLSS_OUTPUTXBAR9_G0 Register

3.17.2.100.1 CONTROLSS_OUTPUTXBAR9_G0 Register (Offset = 340h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1991. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8340h

Figure 3-1067. CONTROLSS_OUTPUTXBAR9_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR9_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G0_SEL							
R/W							
0h							

Table 3-1992. CONTROLSS_OUTPUTXBAR9_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR9_G0_SEL	R/W	0h	G0: PWM XBAR9 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.101 CONTROLSS_OUTPUTXBAR9_G1 Register
3.17.2.101.1 CONTROLSS_OUTPUTXBAR9_G1 Register (Offset = 344h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1993. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8344h

Figure 3-1068. CONTROLSS_OUTPUTXBAR9_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR9_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G1_SEL							
R/W							
0h							

Table 3-1994. CONTROLSS_OUTPUTXBAR9_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR9_G1_SEL	R/W	0h	G1: OUTPUT XBAR9 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.102 CONTROLSS_OUTPUTXBAR9_G2 Register

3.17.2.102.1 CONTROLSS_OUTPUTXBAR9_G2 Register (Offset = 348h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1995. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8348h

Figure 3-1069. CONTROLSS_OUTPUTXBAR9_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR9_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G2_SEL							
R/W							
0h							

Table 3-1996. CONTROLSS_OUTPUTXBAR9_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR9_G2_SEL	R/W	0h	G2: OUTPUT XBAR9 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.103 CONTROLSS_OUTPUTXBAR9_G3 Register
3.17.2.103.1 CONTROLSS_OUTPUTXBAR9_G3 Register (Offset = 34Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-1997. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 834Ch

Figure 3-1070. CONTROLSS_OUTPUTXBAR9_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR9_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G3_SEL							
R/W							
0h							

Table 3-1998. CONTROLSS_OUTPUTXBAR9_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR9_G3_SEL	R/W	0h	G3: OUTPUT XBAR9 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.104 CONTROLSS_OUTPUTXBAR9_G4 Register

3.17.2.104.1 CONTROLSS_OUTPUTXBAR9_G4 Register (Offset = 350h) [reset = 0h]

Return to [Summary Table](#)

Table 3-1999. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8350h

Figure 3-1071. CONTROLSS_OUTPUTXBAR9_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR9_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G4_SEL							
R/W							
0h							

Table 3-2000. CONTROLSS_OUTPUTXBAR9_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR9_G4_SEL	R/W	0h	G4: OUTPUT XBAR9 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.105 CONTROLSS_OUTPUTXBAR9_G5 Register

3.17.2.105.1 CONTROLSS_OUTPUTXBAR9_G5 Register (Offset = 354h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2001. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8354h

Figure 3-1072. CONTROLSS_OUTPUTXBAR9_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR9_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR9_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G5_SEL							
R/W							
0h							

Table 3-2002. CONTROLSS_OUTPUTXBAR9_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR9_G5_SEL	R/W	0h	G5: OUTPUT XBAR9 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.106 CONTROLSS_OUTPUTXBAR9_G6 Register

3.17.2.106.1 CONTROLSS_OUTPUTXBAR9_G6 Register (Offset = 358h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2003. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8358h

Figure 3-1073. CONTROLSS_OUTPUTXBAR9_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR9_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR9_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G6_SEL							
R/W							
0h							

Table 3-2004. CONTROLSS_OUTPUTXBAR9_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR9_G6_SEL	R/W	0h	G6: OUTPUT XBAR9 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.107 CONTROLSS_OUTPUTXBAR9_G7 Register
3.17.2.107.1 CONTROLSS_OUTPUTXBAR9_G7 Register (Offset = 35Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2005. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 835Ch

Figure 3-1074. CONTROLSS_OUTPUTXBAR9_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR9_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G7_SEL							
R/W							
0h							

Table 3-2006. CONTROLSS_OUTPUTXBAR9_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR9_G7_SEL	R/W	0h	G7: OUTPUT XBAR9 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.108 CONTROLSS_OUTPUTXBAR9_G8 Register

3.17.2.108.1 CONTROLSS_OUTPUTXBAR9_G8 Register (Offset = 360h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2007. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8360h

Figure 3-1075. CONTROLSS_OUTPUTXBAR9_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR9_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR9_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR9_G8_SEL_EQEP				OUTPUTXBAR9_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-2008. CONTROLSS_OUTPUTXBAR9_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR9_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR9 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR9_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR9 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR9_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR9 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.109 CONTROLSS_OUTPUTXBAR9_G9 Register
3.17.2.109.1 CONTROLSS_OUTPUTXBAR9_G9 Register (Offset = 364h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2009. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8364h

Figure 3-1076. CONTROLSS_OUTPUTXBAR9_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR9_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR9_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR9_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-2010. CONTROLSS_OUTPUTXBAR9_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR9_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR9 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR9_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR9 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR9_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR9 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.110 CONTROLSS_OUTPUTXBAR10_G0 Register

3.17.2.110.1 CONTROLSS_OUTPUTXBAR10_G0 Register (Offset = 380h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2011. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8380h

Figure 3-1077. CONTROLSS_OUTPUTXBAR10_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR10_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G0_SEL							
R/W							
0h							

Table 3-2012. CONTROLSS_OUTPUTXBAR10_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR10_G0_SEL	R/W	0h	G0: PWM XBAR10 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.111 CONTROLSS_OUTPUTXBAR10_G1 Register
3.17.2.111.1 CONTROLSS_OUTPUTXBAR10_G1 Register (Offset = 384h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2013. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8384h

Figure 3-1078. CONTROLSS_OUTPUTXBAR10_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR10_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G1_SEL							
R/W							
0h							

Table 3-2014. CONTROLSS_OUTPUTXBAR10_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR10_G1_SEL	R/W	0h	G1: OUTPUT XBAR10 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.112 CONTROLSS_OUTPUTXBAR10_G2 Register

3.17.2.112.1 CONTROLSS_OUTPUTXBAR10_G2 Register (Offset = 388h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2015. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8388h

Figure 3-1079. CONTROLSS_OUTPUTXBAR10_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR10_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G2_SEL							
R/W							
0h							

Table 3-2016. CONTROLSS_OUTPUTXBAR10_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR10_G2_SEL	R/W	0h	G2: OUTPUT XBAR10 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.113 CONTROLSS_OUTPUTXBAR10_G3 Register
3.17.2.113.1 CONTROLSS_OUTPUTXBAR10_G3 Register (Offset = 38Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2017. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 838Ch

Figure 3-1080. CONTROLSS_OUTPUTXBAR10_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR10_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G3_SEL							
R/W							
0h							

Table 3-2018. CONTROLSS_OUTPUTXBAR10_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR10_G3_SEL	R/W	0h	G3: OUTPUT XBAR10 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.114 CONTROLSS_OUTPUTXBAR10_G4 Register

3.17.2.114.1 CONTROLSS_OUTPUTXBAR10_G4 Register (Offset = 390h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2019. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8390h

Figure 3-1081. CONTROLSS_OUTPUTXBAR10_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR10_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G4_SEL							
R/W							
0h							

Table 3-2020. CONTROLSS_OUTPUTXBAR10_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR10_G4_SEL	R/W	0h	G4: OUTPUT XBAR10 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.115 CONTROLSS_OUTPUTXBAR10_G5 Register
3.17.2.115.1 CONTROLSS_OUTPUTXBAR10_G5 Register (Offset = 394h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2021. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8394h

Figure 3-1082. CONTROLSS_OUTPUTXBAR10_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR10_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR10_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G5_SEL							
R/W							
0h							

Table 3-2022. CONTROLSS_OUTPUTXBAR10_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR10_G5_SEL	R/W	0h	G5: OUTPUT XBAR10 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.116 CONTROLSS_OUTPUTXBAR10_G6 Register

3.17.2.116.1 CONTROLSS_OUTPUTXBAR10_G6 Register (Offset = 398h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2023. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8398h

Figure 3-1083. CONTROLSS_OUTPUTXBAR10_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR10_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR10_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G6_SEL							
R/W							
0h							

Table 3-2024. CONTROLSS_OUTPUTXBAR10_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR10_G6_SEL	R/W	0h	G6: OUTPUT XBAR10 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.117 CONTROLSS_OUTPUTXBAR10_G7 Register
3.17.2.117.1 CONTROLSS_OUTPUTXBAR10_G7 Register (Offset = 39Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2025. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 839Ch

Figure 3-1084. CONTROLSS_OUTPUTXBAR10_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR10_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G7_SEL							
R/W							
0h							

Table 3-2026. CONTROLSS_OUTPUTXBAR10_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR10_G7_SEL	R/W	0h	G7: OUTPUT XBAR10 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.118 CONTROLSS_OUTPUTXBAR10_G8 Register

3.17.2.118.1 CONTROLSS_OUTPUTXBAR10_G8 Register (Offset = 3A0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2027. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83A0h

Figure 3-1085. CONTROLSS_OUTPUTXBAR10_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR10_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR10_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR10_G8_SEL_EQEP				OUTPUTXBAR10_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-2028. CONTROLSS_OUTPUTXBAR10_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR10_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR10 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR10_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR10 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR10_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR10 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.119 CONTROLSS_OUTPUTXBAR10_G9 Register
3.17.2.119.1 CONTROLSS_OUTPUTXBAR10_G9 Register (Offset = 3A4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2029. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83A4h

Figure 3-1086. CONTROLSS_OUTPUTXBAR10_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR10_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR10_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR10_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-2030. CONTROLSS_OUTPUTXBAR10_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR10_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR10 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR10_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR10 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR10_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR10 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.120 CONTROLSS_OUTPUTXBAR11_G0 Register

3.17.2.120.1 CONTROLSS_OUTPUTXBAR11_G0 Register (Offset = 3C0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2031. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83C0h

Figure 3-1087. CONTROLSS_OUTPUTXBAR11_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR11_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G0_SEL							
R/W							
0h							

Table 3-2032. CONTROLSS_OUTPUTXBAR11_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR11_G0_SEL	R/W	0h	G0: PWM XBAR11 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.121 CONTROLSS_OUTPUTXBAR11_G1 Register
3.17.2.121.1 CONTROLSS_OUTPUTXBAR11_G1 Register (Offset = 3C4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2033. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83C4h

Figure 3-1088. CONTROLSS_OUTPUTXBAR11_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR11_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G1_SEL							
R/W							
0h							

Table 3-2034. CONTROLSS_OUTPUTXBAR11_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR11_G1_SEL	R/W	0h	G1: OUTPUT XBAR11 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.122 CONTROLSS_OUTPUTXBAR11_G2 Register

3.17.2.122.1 CONTROLSS_OUTPUTXBAR11_G2 Register (Offset = 3C8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2035. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83C8h

Figure 3-1089. CONTROLSS_OUTPUTXBAR11_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR11_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G2_SEL							
R/W							
0h							

Table 3-2036. CONTROLSS_OUTPUTXBAR11_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR11_G2_SEL	R/W	0h	G2: OUTPUT XBAR11 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.123 CONTROLSS_OUTPUTXBAR11_G3 Register
3.17.2.123.1 CONTROLSS_OUTPUTXBAR11_G3 Register (Offset = 3CCh) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2037. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83CCh

Figure 3-1090. CONTROLSS_OUTPUTXBAR11_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR11_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G3_SEL							
R/W							
0h							

Table 3-2038. CONTROLSS_OUTPUTXBAR11_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR11_G3_SEL	R/W	0h	G3: OUTPUT XBAR11 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.124 CONTROLSS_OUTPUTXBAR11_G4 Register

3.17.2.124.1 CONTROLSS_OUTPUTXBAR11_G4 Register (Offset = 3D0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2039. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83D0h

Figure 3-1091. CONTROLSS_OUTPUTXBAR11_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR11_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G4_SEL							
R/W							
0h							

Table 3-2040. CONTROLSS_OUTPUTXBAR11_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR11_G4_SEL	R/W	0h	G4: OUTPUT XBAR11 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.125 CONTROLSS_OUTPUTXBAR11_G5 Register
3.17.2.125.1 CONTROLSS_OUTPUTXBAR11_G5 Register (Offset = 3D4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2041. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83D4h

Figure 3-1092. CONTROLSS_OUTPUTXBAR11_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR11_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR11_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G5_SEL							
R/W							
0h							

Table 3-2042. CONTROLSS_OUTPUTXBAR11_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR11_G5_SEL	R/W	0h	G5: OUTPUT XBAR11 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.126 CONTROLSS_OUTPUTXBAR11_G6 Register

3.17.2.126.1 CONTROLSS_OUTPUTXBAR11_G6 Register (Offset = 3D8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2043. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83D8h

Figure 3-1093. CONTROLSS_OUTPUTXBAR11_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR11_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR11_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G6_SEL							
R/W							
0h							

Table 3-2044. CONTROLSS_OUTPUTXBAR11_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR11_G6_SEL	R/W	0h	G6: OUTPUT XBAR11 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.127 CONTROLSS_OUTPUTXBAR11_G7 Register
3.17.2.127.1 CONTROLSS_OUTPUTXBAR11_G7 Register (Offset = 3DCh) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2045. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83DCh

Figure 3-1094. CONTROLSS_OUTPUTXBAR11_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR11_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G7_SEL							
R/W							
0h							

Table 3-2046. CONTROLSS_OUTPUTXBAR11_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR11_G7_SEL	R/W	0h	G7: OUTPUT XBAR11 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.128 CONTROLSS_OUTPUTXBAR11_G8 Register

3.17.2.128.1 CONTROLSS_OUTPUTXBAR11_G8 Register (Offset = 3E0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2047. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83E0h

Figure 3-1095. CONTROLSS_OUTPUTXBAR11_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR11_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR11_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR11_G8_SEL_EQEP				OUTPUTXBAR11_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-2048. CONTROLSS_OUTPUTXBAR11_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR11_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR11 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR11_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR11 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR11_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR11 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.129 CONTROLSS_OUTPUTXBAR11_G9 Register
3.17.2.129.1 CONTROLSS_OUTPUTXBAR11_G9 Register (Offset = 3E4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2049. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 83E4h

Figure 3-1096. CONTROLSS_OUTPUTXBAR11_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR11_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR11_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR11_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-2050. CONTROLSS_OUTPUTXBAR11_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR11_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR11 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR11_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR11 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR11_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR11 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.130 CONTROLSS_OUTPUTXBAR12_G0 Register

3.17.2.130.1 CONTROLSS_OUTPUTXBAR12_G0 Register (Offset = 400h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2051. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8400h

Figure 3-1097. CONTROLSS_OUTPUTXBAR12_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR12_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G0_SEL							
R/W							
0h							

Table 3-2052. CONTROLSS_OUTPUTXBAR12_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR12_G0_SEL	R/W	0h	G0: PWM XBAR12 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.131 CONTROLSS_OUTPUTXBAR12_G1 Register
3.17.2.131.1 CONTROLSS_OUTPUTXBAR12_G1 Register (Offset = 404h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2053. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8404h

Figure 3-1098. CONTROLSS_OUTPUTXBAR12_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR12_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G1_SEL							
R/W							
0h							

Table 3-2054. CONTROLSS_OUTPUTXBAR12_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR12_G1_SEL	R/W	0h	G1: OUTPUT XBAR12 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.132 CONTROLSS_OUTPUTXBAR12_G2 Register
3.17.2.132.1 CONTROLSS_OUTPUTXBAR12_G2 Register (Offset = 408h) [reset = 0h]
[Return to Summary Table](#)
Table 3-2055. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8408h

Figure 3-1099. CONTROLSS_OUTPUTXBAR12_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR12_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G2_SEL							
R/W							
0h							

Table 3-2056. CONTROLSS_OUTPUTXBAR12_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR12_G2_SEL	R/W	0h	G2: OUTPUT XBAR12 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.133 CONTROLSS_OUTPUTXBAR12_G3 Register
3.17.2.133.1 CONTROLSS_OUTPUTXBAR12_G3 Register (Offset = 40Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2057. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 840Ch

Figure 3-1100. CONTROLSS_OUTPUTXBAR12_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR12_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G3_SEL							
R/W							
0h							

Table 3-2058. CONTROLSS_OUTPUTXBAR12_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR12_G3_SEL	R/W	0h	G3: OUTPUT XBAR12 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.134 CONTROLSS_OUTPUTXBAR12_G4 Register

3.17.2.134.1 CONTROLSS_OUTPUTXBAR12_G4 Register (Offset = 410h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2059. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8410h

Figure 3-1101. CONTROLSS_OUTPUTXBAR12_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR12_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G4_SEL							
R/W							
0h							

Table 3-2060. CONTROLSS_OUTPUTXBAR12_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR12_G4_SEL	R/W	0h	G4: OUTPUT XBAR12 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.135 CONTROLSS_OUTPUTXBAR12_G5 Register
3.17.2.135.1 CONTROLSS_OUTPUTXBAR12_G5 Register (Offset = 414h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2061. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8414h

Figure 3-1102. CONTROLSS_OUTPUTXBAR12_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR12_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR12_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G5_SEL							
R/W							
0h							

Table 3-2062. CONTROLSS_OUTPUTXBAR12_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR12_G5_SEL	R/W	0h	G5: OUTPUT XBAR12 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.136 CONTROLSS_OUTPUTXBAR12_G6 Register

3.17.2.136.1 CONTROLSS_OUTPUTXBAR12_G6 Register (Offset = 418h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2063. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8418h

Figure 3-1103. CONTROLSS_OUTPUTXBAR12_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR12_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR12_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G6_SEL							
R/W							
0h							

Table 3-2064. CONTROLSS_OUTPUTXBAR12_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR12_G6_SEL	R/W	0h	G6: OUTPUT XBAR12 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.137 CONTROLSS_OUTPUTXBAR12_G7 Register
3.17.2.137.1 CONTROLSS_OUTPUTXBAR12_G7 Register (Offset = 41Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2065. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 841Ch

Figure 3-1104. CONTROLSS_OUTPUTXBAR12_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR12_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G7_SEL							
R/W							
0h							

Table 3-2066. CONTROLSS_OUTPUTXBAR12_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR12_G7_SEL	R/W	0h	G7: OUTPUT XBAR12 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.138 CONTROLSS_OUTPUTXBAR12_G8 Register

3.17.2.138.1 CONTROLSS_OUTPUTXBAR12_G8 Register (Offset = 420h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2067. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8420h

Figure 3-1105. CONTROLSS_OUTPUTXBAR12_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR12_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR12_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR12_G8_SEL_EQEP				OUTPUTXBAR12_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-2068. CONTROLSS_OUTPUTXBAR12_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR12_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR12 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR12_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR12 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR12_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR12 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.139 CONTROLSS_OUTPUTXBAR12_G9 Register
3.17.2.139.1 CONTROLSS_OUTPUTXBAR12_G9 Register (Offset = 424h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2069. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8424h

Figure 3-1106. CONTROLSS_OUTPUTXBAR12_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR12_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR12_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR12_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-2070. CONTROLSS_OUTPUTXBAR12_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR12_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR12_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR12_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR5 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.140 CONTROLSS_OUTPUTXBAR13_G0 Register

3.17.2.140.1 CONTROLSS_OUTPUTXBAR13_G0 Register (Offset = 440h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2071. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8440h

Figure 3-1107. CONTROLSS_OUTPUTXBAR13_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR13_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G0_SEL							
R/W							
0h							

Table 3-2072. CONTROLSS_OUTPUTXBAR13_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR13_G0_SEL	R/W	0h	G0: PWM XBAR13 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.141 CONTROLSS_OUTPUTXBAR13_G1 Register
3.17.2.141.1 CONTROLSS_OUTPUTXBAR13_G1 Register (Offset = 444h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2073. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8444h

Figure 3-1108. CONTROLSS_OUTPUTXBAR13_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR13_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G1_SEL							
R/W							
0h							

Table 3-2074. CONTROLSS_OUTPUTXBAR13_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR13_G1_SEL	R/W	0h	G1: OUTPUT XBAR13 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.142 CONTROLSS_OUTPUTXBAR13_G2 Register

3.17.2.142.1 CONTROLSS_OUTPUTXBAR13_G2 Register (Offset = 448h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2075. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8448h

Figure 3-1109. CONTROLSS_OUTPUTXBAR13_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR13_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G2_SEL							
R/W							
0h							

Table 3-2076. CONTROLSS_OUTPUTXBAR13_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR13_G2_SEL	R/W	0h	G2: OUTPUT XBAR13 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.143 CONTROLSS_OUTPUTXBAR13_G3 Register
3.17.2.143.1 CONTROLSS_OUTPUTXBAR13_G3 Register (Offset = 44Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2077. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 844Ch

Figure 3-1110. CONTROLSS_OUTPUTXBAR13_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR13_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G3_SEL							
R/W							
0h							

Table 3-2078. CONTROLSS_OUTPUTXBAR13_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR13_G3_SEL	R/W	0h	G3: OUTPUT XBAR13 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.144 CONTROLSS_OUTPUTXBAR13_G4 Register

3.17.2.144.1 CONTROLSS_OUTPUTXBAR13_G4 Register (Offset = 450h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2079. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8450h

Figure 3-1111. CONTROLSS_OUTPUTXBAR13_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR13_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G4_SEL							
R/W							
0h							

Table 3-2080. CONTROLSS_OUTPUTXBAR13_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR13_G4_SEL	R/W	0h	G4: OUTPUT XBAR13 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.145 CONTROLSS_OUTPUTXBAR13_G5 Register
3.17.2.145.1 CONTROLSS_OUTPUTXBAR13_G5 Register (Offset = 454h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2081. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8454h

Figure 3-1112. CONTROLSS_OUTPUTXBAR13_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR13_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR13_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G5_SEL							
R/W							
0h							

Table 3-2082. CONTROLSS_OUTPUTXBAR13_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR13_G5_SEL	R/W	0h	G5: OUTPUT XBAR13 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.146 CONTROLSS_OUTPUTXBAR13_G6 Register

3.17.2.146.1 CONTROLSS_OUTPUTXBAR13_G6 Register (Offset = 458h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2083. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8458h

Figure 3-1113. CONTROLSS_OUTPUTXBAR13_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR13_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR13_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G6_SEL							
R/W							
0h							

Table 3-2084. CONTROLSS_OUTPUTXBAR13_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR13_G6_SEL	R/W	0h	G6: OUTPUT XBAR13 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.147 CONTROLSS_OUTPUTXBAR13_G7 Register
3.17.2.147.1 CONTROLSS_OUTPUTXBAR13_G7 Register (Offset = 45Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2085. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 845Ch

Figure 3-1114. CONTROLSS_OUTPUTXBAR13_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR13_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G7_SEL							
R/W							
0h							

Table 3-2086. CONTROLSS_OUTPUTXBAR13_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR13_G7_SEL	R/W	0h	G7: OUTPUT XBAR13 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.148 CONTROLSS_OUTPUTXBAR13_G8 Register

3.17.2.148.1 CONTROLSS_OUTPUTXBAR13_G8 Register (Offset = 460h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2087. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8460h

Figure 3-1115. CONTROLSS_OUTPUTXBAR13_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR13_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR13_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR13_G8_SEL_EQEP				OUTPUTXBAR13_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-2088. CONTROLSS_OUTPUTXBAR13_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR13_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR13 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR13_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR13 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR13_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR13 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.149 CONTROLSS_OUTPUTXBAR13_G9 Register
3.17.2.149.1 CONTROLSS_OUTPUTXBAR13_G9 Register (Offset = 464h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2089. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8464h

Figure 3-1116. CONTROLSS_OUTPUTXBAR13_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR13_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR13_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR13_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-2090. CONTROLSS_OUTPUTXBAR13_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR13_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR13 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR13_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR13 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR13_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR13 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.150 CONTROLSS_OUTPUTXBAR14_G0 Register

3.17.2.150.1 CONTROLSS_OUTPUTXBAR14_G0 Register (Offset = 480h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2091. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8480h

Figure 3-1117. CONTROLSS_OUTPUTXBAR14_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR14_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G0_SEL							
R/W							
0h							

Table 3-2092. CONTROLSS_OUTPUTXBAR14_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR14_G0_SEL	R/W	0h	G0: PWM XBAR14 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.151 CONTROLSS_OUTPUTXBAR14_G1 Register
3.17.2.151.1 CONTROLSS_OUTPUTXBAR14_G1 Register (Offset = 484h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2093. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8484h

Figure 3-1118. CONTROLSS_OUTPUTXBAR14_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR14_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G1_SEL							
R/W							
0h							

Table 3-2094. CONTROLSS_OUTPUTXBAR14_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR14_G1_SEL	R/W	0h	G1: OUTPUT XBAR14 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.152 CONTROLSS_OUTPUTXBAR14_G2 Register

3.17.2.152.1 CONTROLSS_OUTPUTXBAR14_G2 Register (Offset = 488h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2095. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8488h

Figure 3-1119. CONTROLSS_OUTPUTXBAR14_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR14_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G2_SEL							
R/W							
0h							

Table 3-2096. CONTROLSS_OUTPUTXBAR14_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR14_G2_SEL	R/W	0h	G2: OUTPUT XBAR14 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.153 CONTROLSS_OUTPUTXBAR14_G3 Register
3.17.2.153.1 CONTROLSS_OUTPUTXBAR14_G3 Register (Offset = 48Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2097. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 848Ch

Figure 3-1120. CONTROLSS_OUTPUTXBAR14_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR14_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G3_SEL							
R/W							
0h							

Table 3-2098. CONTROLSS_OUTPUTXBAR14_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR14_G3_SEL	R/W	0h	G3: OUTPUT XBAR14 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.154 CONTROLSS_OUTPUTXBAR14_G4 Register

3.17.2.154.1 CONTROLSS_OUTPUTXBAR14_G4 Register (Offset = 490h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2099. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8490h

Figure 3-1121. CONTROLSS_OUTPUTXBAR14_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR14_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G4_SEL							
R/W							
0h							

Table 3-2100. CONTROLSS_OUTPUTXBAR14_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR14_G4_SEL	R/W	0h	G4: OUTPUT XBAR14 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.155 CONTROLSS_OUTPUTXBAR14_G5 Register
3.17.2.155.1 CONTROLSS_OUTPUTXBAR14_G5 Register (Offset = 494h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2101. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8494h

Figure 3-1122. CONTROLSS_OUTPUTXBAR14_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR14_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR14_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G5_SEL							
R/W							
0h							

Table 3-2102. CONTROLSS_OUTPUTXBAR14_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR14_G5_SEL	R/W	0h	G5: OUTPUT XBAR14 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.156 CONTROLSS_OUTPUTXBAR14_G6 Register

3.17.2.156.1 CONTROLSS_OUTPUTXBAR14_G6 Register (Offset = 498h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2103. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 8498h

Figure 3-1123. CONTROLSS_OUTPUTXBAR14_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR14_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR14_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G6_SEL							
R/W							
0h							

Table 3-2104. CONTROLSS_OUTPUTXBAR14_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR14_G6_SEL	R/W	0h	G6: OUTPUT XBAR14 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.157 CONTROLSS_OUTPUTXBAR14_G7 Register
3.17.2.157.1 CONTROLSS_OUTPUTXBAR14_G7 Register (Offset = 49Ch) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2105. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 849Ch

Figure 3-1124. CONTROLSS_OUTPUTXBAR14_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR14_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G7_SEL							
R/W							
0h							

Table 3-2106. CONTROLSS_OUTPUTXBAR14_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR14_G7_SEL	R/W	0h	G7: OUTPUT XBAR14 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.158 CONTROLSS_OUTPUTXBAR14_G8 Register

3.17.2.158.1 CONTROLSS_OUTPUTXBAR14_G8 Register (Offset = 4A0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2107. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84A0h

Figure 3-1125. CONTROLSS_OUTPUTXBAR14_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR14_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR14_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR14_G8_SEL_EQEP				OUTPUTXBAR14_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-2108. CONTROLSS_OUTPUTXBAR14_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR14_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR14 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR14_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR14 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR14_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR14 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.159 CONTROLSS_OUTPUTXBAR14_G9 Register
3.17.2.159.1 CONTROLSS_OUTPUTXBAR14_G9 Register (Offset = 4A4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2109. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84A4h

Figure 3-1126. CONTROLSS_OUTPUTXBAR14_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR14_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR14_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR14_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-2110. CONTROLSS_OUTPUTXBAR14_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR14_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR14 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR14_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR14 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR14_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR14 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.17.2.160 CONTROLSS_OUTPUTXBAR15_G0 Register
3.17.2.160.1 CONTROLSS_OUTPUTXBAR15_G0 Register (Offset = 4C0h) [reset = 0h]
[Return to Summary Table](#)
Table 3-2111. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84C0h

Figure 3-1127. CONTROLSS_OUTPUTXBAR15_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR15_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G0_SEL							
R/W							
0h							

Table 3-2112. CONTROLSS_OUTPUTXBAR15_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR15_G0_SEL	R/W	0h	G0: PWM XBAR15 G0 input bit select. Input source is PWM[x].TRIPOUT 1:PWM[x] TRIPOUT selected 0:PWM[x] TRIPOUT is de-selected

3.17.2.161 CONTROLSS_OUTPUTXBAR15_G1 Register
3.17.2.161.1 CONTROLSS_OUTPUTXBAR15_G1 Register (Offset = 4C4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2113. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84C4h

Figure 3-1128. CONTROLSS_OUTPUTXBAR15_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR15_G1_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G1_SEL							
R/W							
0h							

Table 3-2114. CONTROLSS_OUTPUTXBAR15_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR15_G1_SEL	R/W	0h	G1: OUTPUT XBAR15 G1 input bit select. Input source is PWM[x].SOCA 1:PWM[x] SOCA selected 0:PWM[x] SOCA is de-selected

3.17.2.162 CONTROLSS_OUTPUTXBAR15_G2 Register

3.17.2.162.1 CONTROLSS_OUTPUTXBAR15_G2 Register (Offset = 4C8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2115. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84C8h

Figure 3-1129. CONTROLSS_OUTPUTXBAR15_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR15_G2_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G2_SEL							
R/W							
0h							

Table 3-2116. CONTROLSS_OUTPUTXBAR15_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR15_G2_SEL	R/W	0h	G2: OUTPUT XBAR15 G2 input bit select. Input source is PWM[x].SOCB 1:PWM[x] SOCB selected 0:PWM[x] SOCB is de-selected

3.17.2.163 CONTROLSS_OUTPUTXBAR15_G3 Register
3.17.2.163.1 CONTROLSS_OUTPUTXBAR15_G3 Register (Offset = 4CCh) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2117. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84CCh

Figure 3-1130. CONTROLSS_OUTPUTXBAR15_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR15_G3_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G3_SEL							
R/W							
0h							

Table 3-2118. CONTROLSS_OUTPUTXBAR15_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR15_G3_SEL	R/W	0h	G3: OUTPUT XBAR15 G3 input bit select. Input source is DEL[x].ACTIVE 1:DEL[x] ACTIVE selected 0:DEL[x] ACTIVE is de-selected

3.17.2.164 CONTROLSS_OUTPUTXBAR15_G4 Register

3.17.2.164.1 CONTROLSS_OUTPUTXBAR15_G4 Register (Offset = 4D0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2119. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84D0h

Figure 3-1131. CONTROLSS_OUTPUTXBAR15_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						OUTPUTXBAR15_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G4_SEL							
R/W							
0h							

Table 3-2120. CONTROLSS_OUTPUTXBAR15_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	OUTPUTXBAR15_G4_SEL	R/W	0h	G4: OUTPUT XBAR15 G4 input bit select. Input source is DEL[x].TRIP 1:DEL[x] TRIP selected 0:DEL[x] TRIP is de-selected

3.17.2.165 CONTROLSS_OUTPUTXBAR15_G5 Register
3.17.2.165.1 CONTROLSS_OUTPUTXBAR15_G5 Register (Offset = 4D4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2121. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84D4h

Figure 3-1132. CONTROLSS_OUTPUTXBAR15_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
OUTPUTXBAR15_G5_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
OUTPUTXBAR15_G5_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G5_SEL							
R/W							
0h							

Table 3-2122. CONTROLSS_OUTPUTXBAR15_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	OUTPUTXBAR15_G5_SEL	R/W	0h	G5: OUTPUT XBAR15 G5 input bit select. 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.17.2.166 CONTROLSS_OUTPUTXBAR15_G6 Register

3.17.2.166.1 CONTROLSS_OUTPUTXBAR15_G6 Register (Offset = 4D8h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2123. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84D8h

Figure 3-1133. CONTROLSS_OUTPUTXBAR15_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR15_G6_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR15_G6_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G6_SEL							
R/W							
0h							

Table 3-2124. CONTROLSS_OUTPUTXBAR15_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	OUTPUTXBAR15_G6_SEL	R/W	0h	G6: OUTPUT XBAR15 G6 Input Select 0: CMP12SS0.CTRIPOUTL 1: CMP12SS0.CTRIPOUTH 2: CMP12SS1.CTRIPOUTL 3: CMP12SS1.CTRIPOUTH 4: CMP12SS2.CTRIPOUTL 5: CMP12SS2.CTRIPOUTH 6: CMP12SS3.CTRIPOUTL 7: CMP12SS3.CTRIPOUTH 8: CMP12SS4.CTRIPOUTL 9: CMP12SS4.CTRIPOUTH 10: CMP12SS5.CTRIPOUTL 11: CMP12SS5.CTRIPOUTH 12: CMP12SS6.CTRIPOUTL 13: CMP12SS6.CTRIPOUTH 14: CMP12SS7.CTRIPOUTL 15: CMP12SS7.CTRIPOUTH 16: CMP12SS8.CTRIPOUTL 17: CMP12SS8.CTRIPOUTH

3.17.2.167 CONTROLSS_OUTPUTXBAR15_G7 Register
3.17.2.167.1 CONTROLSS_OUTPUTXBAR15_G7 Register (Offset = 4DCh) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2125. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84DCh

Figure 3-1134. CONTROLSS_OUTPUTXBAR15_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				OUTPUTXBAR15_G7_SEL			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G7_SEL							
R/W							
0h							

Table 3-2126. CONTROLSS_OUTPUTXBAR15_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	OUTPUTXBAR15_G7_SEL	R/W	0h	G7: OUTPUT XBAR15 G7 Input Select 0:ADC0.EVT1 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.17.2.168 CONTROLSS_OUTPUTXBAR15_G8 Register

3.17.2.168.1 CONTROLSS_OUTPUTXBAR15_G8 Register (Offset = 4E0h) [reset = 0h]

Return to [Summary Table](#)

Table 3-2127. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84E0h

Figure 3-1135. CONTROLSS_OUTPUTXBAR15_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						OUTPUTXBAR15_G8_SEL_ECAP	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
OUTPUTXBAR15_G8_SEL_ECAP						RESERVED	
R/W						NONE	
0h						0h	
7	6	5	4	3	2	1	0
OUTPUTXBAR15_G8_SEL_EQEP				OUTPUTXBAR15_G8_SEL_SYNCOUT			
R/W				R/W			
0h				0h			

Table 3-2128. CONTROLSS_OUTPUTXBAR15_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:10	OUTPUTXBAR15_G8_SEL_ECAP	R/W	0h	G8: OUTPUT XBAR15 G8 Input Select 17 10:ECAP.OUT[7:0]
9:8	RESERVED	NONE	0h	Reserved
7:4	OUTPUTXBAR15_G8_SEL_EQEP	R/W	0h	G8: OUTPUT XBAR15 G8 Input Select 4:EQEP0.I_OUT 5:EQEP0.S_OUT 6:EQEP1.I_OUT 7:EQEP1.S_OUT
3:0	OUTPUTXBAR15_G8_SEL_SYNCOUT	R/W	0h	G8: OUTPUT XBAR15 G8 Input Select 0:PWMSyncOutXBAR.SYNCOUT0 1:PWMSyncOutXBAR.SYNCOUT1 2:PWMSyncOutXBAR.SYNCOUT2 3:PWMSyncOutXBAR.SYNCOUT3

3.17.2.169 CONTROLSS_OUTPUTXBAR15_G9 Register
3.17.2.169.1 CONTROLSS_OUTPUTXBAR15_G9 Register (Offset = 4E4h) [reset = 0h]

 Return to [Summary Table](#)
Table 3-2129. Instance Table

Instance Name	Physical Address
CONTROLSS_OUTPUTXBAR	502D 84E4h

Figure 3-1136. CONTROLSS_OUTPUTXBAR15_G9 Name Register

31	30	29	28	27	26	25	24
RESERVED						OUTPUTXBAR15_G9_SEL_INTXBAR	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED				OUTPUTXBAR15_G9_SEL_INPUTXBAR			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OUTPUTXBAR15_G9_SEL_FSIRX			
NONE				R/W			
0h				0h			

Table 3-2130. CONTROLSS_OUTPUTXBAR15_G9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:24	OUTPUTXBAR15_G9_SEL_INTXBAR	R/W	0h	G9: OUTPUT XBAR15 G9 Input Select 24:INTXBAR.OUT7 25:INTXBAR.OUT15
23:20	RESERVED	NONE	0h	Reserved
19:16	OUTPUTXBAR15_G9_SEL_INPUTXBAR	R/W	0h	G9: OUTPUT XBAR15 G9 Input Select 16:INPUTXBAR.OUT7 17:INPUTXBAR.OUT15 18:INPUTXBAR.OUT23 19:INPUTXBAR.OUT31
15:4	RESERVED	NONE	0h	Reserved
3:0	OUTPUTXBAR15_G9_SEL_FSIRX	R/W	0h	G9: OUTPUT XBAR15 G9 Input Select 0:FSIRX0.RX_TRIG0 1:FSIRX0.RX_TRIG1 2:FSIRX0.RX_TRIG2 3:FSIRX0.RX_TRIG3

3.18 CONTROLSS_PWMXBAR

CONTROLSS_PWMXBAR

3.18.1 CONTROLSS_PWMXBAR Summaries

CONTROLSS_PWMXBAR Summaries

Table 3-2131. CONTROLSS Registers, Base Address=502D 1000h, Length=2048

Offset	Length	Register Name	CONTROLSS_PWMXBAR Physical Address
10h	32	CONTROLSS_PWMXBAR_STATUS	502D 1010h
14h	32	CONTROLSS_PWMXBAR_FLAGINVERT	502D 1014h
18h	32	CONTROLSS_PWMXBAR_FLAG	502D 1018h
1Ch	32	CONTROLSS_PWMXBAR_FLAG_CLR	502D 101Ch
100h	32	CONTROLSS_PWMXBAR0_G0	502D 1100h
104h	32	CONTROLSS_PWMXBAR0_G1	502D 1104h
108h	32	CONTROLSS_PWMXBAR0_G2	502D 1108h
10Ch	32	CONTROLSS_PWMXBAR0_G3	502D 110Ch
110h	32	CONTROLSS_PWMXBAR0_G4	502D 1110h
114h	32	CONTROLSS_PWMXBAR0_G5	502D 1114h
118h	32	CONTROLSS_PWMXBAR0_G6	502D 1118h
11Ch	32	CONTROLSS_PWMXBAR0_G7	502D 111Ch
120h	32	CONTROLSS_PWMXBAR0_G8	502D 1120h
140h	32	CONTROLSS_PWMXBAR1_G0	502D 1140h
144h	32	CONTROLSS_PWMXBAR1_G1	502D 1144h
148h	32	CONTROLSS_PWMXBAR1_G2	502D 1148h
14Ch	32	CONTROLSS_PWMXBAR1_G3	502D 114Ch
150h	32	CONTROLSS_PWMXBAR1_G4	502D 1150h
154h	32	CONTROLSS_PWMXBAR1_G5	502D 1154h
158h	32	CONTROLSS_PWMXBAR1_G6	502D 1158h
15Ch	32	CONTROLSS_PWMXBAR1_G7	502D 115Ch
160h	32	CONTROLSS_PWMXBAR1_G8	502D 1160h
180h	32	CONTROLSS_PWMXBAR2_G0	502D 1180h
184h	32	CONTROLSS_PWMXBAR2_G1	502D 1184h
188h	32	CONTROLSS_PWMXBAR2_G2	502D 1188h
18Ch	32	CONTROLSS_PWMXBAR2_G3	502D 118Ch
190h	32	CONTROLSS_PWMXBAR2_G4	502D 1190h
194h	32	CONTROLSS_PWMXBAR2_G5	502D 1194h
198h	32	CONTROLSS_PWMXBAR2_G6	502D 1198h
19Ch	32	CONTROLSS_PWMXBAR2_G7	502D 119Ch
1A0h	32	CONTROLSS_PWMXBAR2_G8	502D 11A0h
1C0h	32	CONTROLSS_PWMXBAR3_G0	502D 11C0h
1C4h	32	CONTROLSS_PWMXBAR3_G1	502D 11C4h
1C8h	32	CONTROLSS_PWMXBAR3_G2	502D 11C8h
1CCh	32	CONTROLSS_PWMXBAR3_G3	502D 11CCh
1D0h	32	CONTROLSS_PWMXBAR3_G4	502D 11D0h
1D4h	32	CONTROLSS_PWMXBAR3_G5	502D 11D4h
1D8h	32	CONTROLSS_PWMXBAR3_G6	502D 11D8h
1DCh	32	CONTROLSS_PWMXBAR3_G7	502D 11DCh

Table 3-2131. CONTROLSS Registers, Base Address=502D 1000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_PWMXBAR Physical Address
1E0h	32	CONTROLSS_PWMXBAR3_G8	502D 11E0h
200h	32	CONTROLSS_PWMXBAR4_G0	502D 1200h
204h	32	CONTROLSS_PWMXBAR4_G1	502D 1204h
208h	32	CONTROLSS_PWMXBAR4_G2	502D 1208h
20Ch	32	CONTROLSS_PWMXBAR4_G3	502D 120Ch
210h	32	CONTROLSS_PWMXBAR4_G4	502D 1210h
214h	32	CONTROLSS_PWMXBAR4_G5	502D 1214h
218h	32	CONTROLSS_PWMXBAR4_G6	502D 1218h
21Ch	32	CONTROLSS_PWMXBAR4_G7	502D 121Ch
220h	32	CONTROLSS_PWMXBAR4_G8	502D 1220h
240h	32	CONTROLSS_PWMXBAR5_G0	502D 1240h
244h	32	CONTROLSS_PWMXBAR5_G1	502D 1244h
248h	32	CONTROLSS_PWMXBAR5_G2	502D 1248h
24Ch	32	CONTROLSS_PWMXBAR5_G3	502D 124Ch
250h	32	CONTROLSS_PWMXBAR5_G4	502D 1250h
254h	32	CONTROLSS_PWMXBAR5_G5	502D 1254h
258h	32	CONTROLSS_PWMXBAR5_G6	502D 1258h
25Ch	32	CONTROLSS_PWMXBAR5_G7	502D 125Ch
260h	32	CONTROLSS_PWMXBAR5_G8	502D 1260h
280h	32	CONTROLSS_PWMXBAR6_G0	502D 1280h
284h	32	CONTROLSS_PWMXBAR6_G1	502D 1284h
288h	32	CONTROLSS_PWMXBAR6_G2	502D 1288h
28Ch	32	CONTROLSS_PWMXBAR6_G3	502D 128Ch
290h	32	CONTROLSS_PWMXBAR6_G4	502D 1290h
294h	32	CONTROLSS_PWMXBAR6_G5	502D 1294h
298h	32	CONTROLSS_PWMXBAR6_G6	502D 1298h
29Ch	32	CONTROLSS_PWMXBAR6_G7	502D 129Ch
2A0h	32	CONTROLSS_PWMXBAR6_G8	502D 12A0h
2C0h	32	CONTROLSS_PWMXBAR7_G0	502D 12C0h
2C4h	32	CONTROLSS_PWMXBAR7_G1	502D 12C4h
2C8h	32	CONTROLSS_PWMXBAR7_G2	502D 12C8h
2CCh	32	CONTROLSS_PWMXBAR7_G3	502D 12CCh
2D0h	32	CONTROLSS_PWMXBAR7_G4	502D 12D0h
2D4h	32	CONTROLSS_PWMXBAR7_G5	502D 12D4h
2D8h	32	CONTROLSS_PWMXBAR7_G6	502D 12D8h
2DCh	32	CONTROLSS_PWMXBAR7_G7	502D 12DCh
2E0h	32	CONTROLSS_PWMXBAR7_G8	502D 12E0h
300h	32	CONTROLSS_PWMXBAR8_G0	502D 1300h
304h	32	CONTROLSS_PWMXBAR8_G1	502D 1304h
308h	32	CONTROLSS_PWMXBAR8_G2	502D 1308h
30Ch	32	CONTROLSS_PWMXBAR8_G3	502D 130Ch
310h	32	CONTROLSS_PWMXBAR8_G4	502D 1310h
314h	32	CONTROLSS_PWMXBAR8_G5	502D 1314h
318h	32	CONTROLSS_PWMXBAR8_G6	502D 1318h
31Ch	32	CONTROLSS_PWMXBAR8_G7	502D 131Ch
320h	32	CONTROLSS_PWMXBAR8_G8	502D 1320h

Table 3-2131. CONTROLSS Registers, Base Address=502D 1000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_PWMXBAR Physical Address
340h	32	CONTROLSS_PWMXBAR9_G0	502D 1340h
344h	32	CONTROLSS_PWMXBAR9_G1	502D 1344h
348h	32	CONTROLSS_PWMXBAR9_G2	502D 1348h
34Ch	32	CONTROLSS_PWMXBAR9_G3	502D 134Ch
350h	32	CONTROLSS_PWMXBAR9_G4	502D 1350h
354h	32	CONTROLSS_PWMXBAR9_G5	502D 1354h
358h	32	CONTROLSS_PWMXBAR9_G6	502D 1358h
35Ch	32	CONTROLSS_PWMXBAR9_G7	502D 135Ch
360h	32	CONTROLSS_PWMXBAR9_G8	502D 1360h
380h	32	CONTROLSS_PWMXBAR10_G0	502D 1380h
384h	32	CONTROLSS_PWMXBAR10_G1	502D 1384h
388h	32	CONTROLSS_PWMXBAR10_G2	502D 1388h
38Ch	32	CONTROLSS_PWMXBAR10_G3	502D 138Ch
390h	32	CONTROLSS_PWMXBAR10_G4	502D 1390h
394h	32	CONTROLSS_PWMXBAR10_G5	502D 1394h
398h	32	CONTROLSS_PWMXBAR10_G6	502D 1398h
39Ch	32	CONTROLSS_PWMXBAR10_G7	502D 139Ch
3A0h	32	CONTROLSS_PWMXBAR10_G8	502D 13A0h
3C0h	32	CONTROLSS_PWMXBAR11_G0	502D 13C0h
3C4h	32	CONTROLSS_PWMXBAR11_G1	502D 13C4h
3C8h	32	CONTROLSS_PWMXBAR11_G2	502D 13C8h
3CCh	32	CONTROLSS_PWMXBAR11_G3	502D 13CCh
3D0h	32	CONTROLSS_PWMXBAR11_G4	502D 13D0h
3D4h	32	CONTROLSS_PWMXBAR11_G5	502D 13D4h
3D8h	32	CONTROLSS_PWMXBAR11_G6	502D 13D8h
3DCh	32	CONTROLSS_PWMXBAR11_G7	502D 13DCh
3E0h	32	CONTROLSS_PWMXBAR11_G8	502D 13E0h
400h	32	CONTROLSS_PWMXBAR12_G0	502D 1400h
404h	32	CONTROLSS_PWMXBAR12_G1	502D 1404h
408h	32	CONTROLSS_PWMXBAR12_G2	502D 1408h
40Ch	32	CONTROLSS_PWMXBAR12_G3	502D 140Ch
410h	32	CONTROLSS_PWMXBAR12_G4	502D 1410h
414h	32	CONTROLSS_PWMXBAR12_G5	502D 1414h
418h	32	CONTROLSS_PWMXBAR12_G6	502D 1418h
41Ch	32	CONTROLSS_PWMXBAR12_G7	502D 141Ch
420h	32	CONTROLSS_PWMXBAR12_G8	502D 1420h
440h	32	CONTROLSS_PWMXBAR13_G0	502D 1440h
444h	32	CONTROLSS_PWMXBAR13_G1	502D 1444h
448h	32	CONTROLSS_PWMXBAR13_G2	502D 1448h
44Ch	32	CONTROLSS_PWMXBAR13_G3	502D 144Ch
450h	32	CONTROLSS_PWMXBAR13_G4	502D 1450h
454h	32	CONTROLSS_PWMXBAR13_G5	502D 1454h
458h	32	CONTROLSS_PWMXBAR13_G6	502D 1458h
45Ch	32	CONTROLSS_PWMXBAR13_G7	502D 145Ch
460h	32	CONTROLSS_PWMXBAR13_G8	502D 1460h
480h	32	CONTROLSS_PWMXBAR14_G0	502D 1480h

Table 3-2131. CONTROLSS Registers, Base Address=502D 1000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_PWMXBAR Physical Address
484h	32	CONTROLSS_PWMXBAR14_G1	502D 1484h
488h	32	CONTROLSS_PWMXBAR14_G2	502D 1488h
48Ch	32	CONTROLSS_PWMXBAR14_G3	502D 148Ch
490h	32	CONTROLSS_PWMXBAR14_G4	502D 1490h
494h	32	CONTROLSS_PWMXBAR14_G5	502D 1494h
498h	32	CONTROLSS_PWMXBAR14_G6	502D 1498h
49Ch	32	CONTROLSS_PWMXBAR14_G7	502D 149Ch
4A0h	32	CONTROLSS_PWMXBAR14_G8	502D 14A0h
4C0h	32	CONTROLSS_PWMXBAR15_G0	502D 14C0h
4C4h	32	CONTROLSS_PWMXBAR15_G1	502D 14C4h
4C8h	32	CONTROLSS_PWMXBAR15_G2	502D 14C8h
4CCh	32	CONTROLSS_PWMXBAR15_G3	502D 14CCh
4D0h	32	CONTROLSS_PWMXBAR15_G4	502D 14D0h
4D4h	32	CONTROLSS_PWMXBAR15_G5	502D 14D4h
4D8h	32	CONTROLSS_PWMXBAR15_G6	502D 14D8h
4DCh	32	CONTROLSS_PWMXBAR15_G7	502D 14DCh
4E0h	32	CONTROLSS_PWMXBAR15_G8	502D 14E0h
500h	32	CONTROLSS_PWMXBAR16_G0	502D 1500h
504h	32	CONTROLSS_PWMXBAR16_G1	502D 1504h
508h	32	CONTROLSS_PWMXBAR16_G2	502D 1508h
50Ch	32	CONTROLSS_PWMXBAR16_G3	502D 150Ch
510h	32	CONTROLSS_PWMXBAR16_G4	502D 1510h
514h	32	CONTROLSS_PWMXBAR16_G5	502D 1514h
518h	32	CONTROLSS_PWMXBAR16_G6	502D 1518h
51Ch	32	CONTROLSS_PWMXBAR16_G7	502D 151Ch
520h	32	CONTROLSS_PWMXBAR16_G8	502D 1520h
540h	32	CONTROLSS_PWMXBAR17_G0	502D 1540h
544h	32	CONTROLSS_PWMXBAR17_G1	502D 1544h
548h	32	CONTROLSS_PWMXBAR17_G2	502D 1548h
54Ch	32	CONTROLSS_PWMXBAR17_G3	502D 154Ch
550h	32	CONTROLSS_PWMXBAR17_G4	502D 1550h
554h	32	CONTROLSS_PWMXBAR17_G5	502D 1554h
558h	32	CONTROLSS_PWMXBAR17_G6	502D 1558h
55Ch	32	CONTROLSS_PWMXBAR17_G7	502D 155Ch
560h	32	CONTROLSS_PWMXBAR17_G8	502D 1560h
580h	32	CONTROLSS_PWMXBAR18_G0	502D 1580h
584h	32	CONTROLSS_PWMXBAR18_G1	502D 1584h
588h	32	CONTROLSS_PWMXBAR18_G2	502D 1588h
58Ch	32	CONTROLSS_PWMXBAR18_G3	502D 158Ch
590h	32	CONTROLSS_PWMXBAR18_G4	502D 1590h
594h	32	CONTROLSS_PWMXBAR18_G5	502D 1594h
598h	32	CONTROLSS_PWMXBAR18_G6	502D 1598h
59Ch	32	CONTROLSS_PWMXBAR18_G7	502D 159Ch
5A0h	32	CONTROLSS_PWMXBAR18_G8	502D 15A0h
5C0h	32	CONTROLSS_PWMXBAR19_G0	502D 15C0h
5C4h	32	CONTROLSS_PWMXBAR19_G1	502D 15C4h

Table 3-2131. CONTROLSS Registers, Base Address=502D 1000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_PWMXBAR Physical Address
5C8h	32	CONTROLSS_PWMXBAR19_G2	502D 15C8h
5CCh	32	CONTROLSS_PWMXBAR19_G3	502D 15CCh
5D0h	32	CONTROLSS_PWMXBAR19_G4	502D 15D0h
5D4h	32	CONTROLSS_PWMXBAR19_G5	502D 15D4h
5D8h	32	CONTROLSS_PWMXBAR19_G6	502D 15D8h
5DCh	32	CONTROLSS_PWMXBAR19_G7	502D 15DCh
5E0h	32	CONTROLSS_PWMXBAR19_G8	502D 15E0h
600h	32	CONTROLSS_PWMXBAR20_G0	502D 1600h
604h	32	CONTROLSS_PWMXBAR20_G1	502D 1604h
608h	32	CONTROLSS_PWMXBAR20_G2	502D 1608h
60Ch	32	CONTROLSS_PWMXBAR20_G3	502D 160Ch
610h	32	CONTROLSS_PWMXBAR20_G4	502D 1610h
614h	32	CONTROLSS_PWMXBAR20_G5	502D 1614h
618h	32	CONTROLSS_PWMXBAR20_G6	502D 1618h
61Ch	32	CONTROLSS_PWMXBAR20_G7	502D 161Ch
620h	32	CONTROLSS_PWMXBAR20_G8	502D 1620h
640h	32	CONTROLSS_PWMXBAR21_G0	502D 1640h
644h	32	CONTROLSS_PWMXBAR21_G1	502D 1644h
648h	32	CONTROLSS_PWMXBAR21_G2	502D 1648h
64Ch	32	CONTROLSS_PWMXBAR21_G3	502D 164Ch
650h	32	CONTROLSS_PWMXBAR21_G4	502D 1650h
654h	32	CONTROLSS_PWMXBAR21_G5	502D 1654h
658h	32	CONTROLSS_PWMXBAR21_G6	502D 1658h
65Ch	32	CONTROLSS_PWMXBAR21_G7	502D 165Ch
660h	32	CONTROLSS_PWMXBAR21_G8	502D 1660h
680h	32	CONTROLSS_PWMXBAR22_G0	502D 1680h
684h	32	CONTROLSS_PWMXBAR22_G1	502D 1684h
688h	32	CONTROLSS_PWMXBAR22_G2	502D 1688h
68Ch	32	CONTROLSS_PWMXBAR22_G3	502D 168Ch
690h	32	CONTROLSS_PWMXBAR22_G4	502D 1690h
694h	32	CONTROLSS_PWMXBAR22_G5	502D 1694h
698h	32	CONTROLSS_PWMXBAR22_G6	502D 1698h
69Ch	32	CONTROLSS_PWMXBAR22_G7	502D 169Ch
6A0h	32	CONTROLSS_PWMXBAR22_G8	502D 16A0h
6C0h	32	CONTROLSS_PWMXBAR23_G0	502D 16C0h
6C4h	32	CONTROLSS_PWMXBAR23_G1	502D 16C4h
6C8h	32	CONTROLSS_PWMXBAR23_G2	502D 16C8h
6CCh	32	CONTROLSS_PWMXBAR23_G3	502D 16CCh
6D0h	32	CONTROLSS_PWMXBAR23_G4	502D 16D0h
6D4h	32	CONTROLSS_PWMXBAR23_G5	502D 16D4h
6D8h	32	CONTROLSS_PWMXBAR23_G6	502D 16D8h
6DCh	32	CONTROLSS_PWMXBAR23_G7	502D 16DCh
6E0h	32	CONTROLSS_PWMXBAR23_G8	502D 16E0h
700h	32	CONTROLSS_PWMXBAR24_G0	502D 1700h
704h	32	CONTROLSS_PWMXBAR24_G1	502D 1704h
708h	32	CONTROLSS_PWMXBAR24_G2	502D 1708h

Table 3-2131. CONTROLSS Registers, Base Address=502D 1000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_PWMXBAR Physical Address
70Ch	32	CONTROLSS_PWMXBAR24_G3	502D 170Ch
710h	32	CONTROLSS_PWMXBAR24_G4	502D 1710h
714h	32	CONTROLSS_PWMXBAR24_G5	502D 1714h
718h	32	CONTROLSS_PWMXBAR24_G6	502D 1718h
71Ch	32	CONTROLSS_PWMXBAR24_G7	502D 171Ch
720h	32	CONTROLSS_PWMXBAR24_G8	502D 1720h
740h	32	CONTROLSS_PWMXBAR25_G0	502D 1740h
744h	32	CONTROLSS_PWMXBAR25_G1	502D 1744h
748h	32	CONTROLSS_PWMXBAR25_G2	502D 1748h
74Ch	32	CONTROLSS_PWMXBAR25_G3	502D 174Ch
750h	32	CONTROLSS_PWMXBAR25_G4	502D 1750h
754h	32	CONTROLSS_PWMXBAR25_G5	502D 1754h
758h	32	CONTROLSS_PWMXBAR25_G6	502D 1758h
75Ch	32	CONTROLSS_PWMXBAR25_G7	502D 175Ch
760h	32	CONTROLSS_PWMXBAR25_G8	502D 1760h
780h	32	CONTROLSS_PWMXBAR26_G0	502D 1780h
784h	32	CONTROLSS_PWMXBAR26_G1	502D 1784h
788h	32	CONTROLSS_PWMXBAR26_G2	502D 1788h
78Ch	32	CONTROLSS_PWMXBAR26_G3	502D 178Ch
790h	32	CONTROLSS_PWMXBAR26_G4	502D 1790h
794h	32	CONTROLSS_PWMXBAR26_G5	502D 1794h
798h	32	CONTROLSS_PWMXBAR26_G6	502D 1798h
79Ch	32	CONTROLSS_PWMXBAR26_G7	502D 179Ch
7A0h	32	CONTROLSS_PWMXBAR26_G8	502D 17A0h
7C0h	32	CONTROLSS_PWMXBAR27_G0	502D 17C0h
7C4h	32	CONTROLSS_PWMXBAR27_G1	502D 17C4h
7C8h	32	CONTROLSS_PWMXBAR27_G2	502D 17C8h
7CCh	32	CONTROLSS_PWMXBAR27_G3	502D 17CCh
7D0h	32	CONTROLSS_PWMXBAR27_G4	502D 17D0h
7D4h	32	CONTROLSS_PWMXBAR27_G5	502D 17D4h
7D8h	32	CONTROLSS_PWMXBAR27_G6	502D 17D8h
7DCh	32	CONTROLSS_PWMXBAR27_G7	502D 17DCh
7E0h	32	CONTROLSS_PWMXBAR27_G8	502D 17E0h
800h	32	CONTROLSS_PWMXBAR28_G0	502D 1800h
804h	32	CONTROLSS_PWMXBAR28_G1	502D 1804h
808h	32	CONTROLSS_PWMXBAR28_G2	502D 1808h
80Ch	32	CONTROLSS_PWMXBAR28_G3	502D 180Ch
810h	32	CONTROLSS_PWMXBAR28_G4	502D 1810h
814h	32	CONTROLSS_PWMXBAR28_G5	502D 1814h
818h	32	CONTROLSS_PWMXBAR28_G6	502D 1818h
81Ch	32	CONTROLSS_PWMXBAR28_G7	502D 181Ch
820h	32	CONTROLSS_PWMXBAR28_G8	502D 1820h
840h	32	CONTROLSS_PWMXBAR29_G0	502D 1840h
844h	32	CONTROLSS_PWMXBAR29_G1	502D 1844h
848h	32	CONTROLSS_PWMXBAR29_G2	502D 1848h
84Ch	32	CONTROLSS_PWMXBAR29_G3	502D 184Ch

Table 3-2131. CONTROLSS Registers, Base Address=502D 1000h, Length=2048 (continued)

Offset	Length	Register Name	CONTROLSS_PWMXBAR Physical Address
850h	32	CONTROLSS_PWMXBAR29_G4	502D 1850h
854h	32	CONTROLSS_PWMXBAR29_G5	502D 1854h
858h	32	CONTROLSS_PWMXBAR29_G6	502D 1858h
85Ch	32	CONTROLSS_PWMXBAR29_G7	502D 185Ch
860h	32	CONTROLSS_PWMXBAR29_G8	502D 1860h

3.18.2 CONTROLSS_PWMXBAR Registers

CONTROLSS_PWMXBAR Registers

3.18.2.1 CONTROLSS_PWMXBAR_STATUS Register

3.18.2.1.1 CONTROLSS_PWMXBAR_STATUS Register (Offset = 10h) [reset = 0h]

Output Signal Status.

Return to [Summary Table](#)

Table 3-2132. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1010h

Figure 3-1137. CONTROLSS_PWMXBAR_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED		PWMXBAR_STATUS_STS					
NONE		R					
0h		0h					
23	22	21	20	19	18	17	16
PWMXBAR_STATUS_STS							
R							
0h							
15	14	13	12	11	10	9	8
PWMXBAR_STATUS_STS							
R							
0h							
7	6	5	4	3	2	1	0
PWMXBAR_STATUS_STS							
R							
0h							

Table 3-2133. CONTROLSS_PWMXBAR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:0	PWMXBAR_STATUS_STS	R	0h	Output Signal Status

3.18.2.2 CONTROLSS_PWMXBAR_FLAGINVERT Register

3.18.2.2.1 CONTROLSS_PWMXBAR_FLAGINVERT Register (Offset = 14h) [reset = 0h]

Output Signal Invert Before Latch.

Return to [Summary Table](#)

Table 3-2134. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1014h

Figure 3-1138. CONTROLSS_PWMXBAR_FLAGINVERT Name Register

31	30	29	28	27	26	25	24
RESERVED		PWMXBAR_FLAGINVERT_INVERT					
NONE		R/W					
0h		0h					
23	22	21	20	19	18	17	16
PWMXBAR_FLAGINVERT_INVERT							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR_FLAGINVERT_INVERT							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR_FLAGINVERT_INVERT							
R/W							
0h							

Table 3-2135. CONTROLSS_PWMXBAR_FLAGINVERT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:0	PWMXBAR_FLAGINVERT_INVERT	R/W	0h	Output Signal Invert Before Latch

3.18.2.3 CONTROLSS_PWMXBAR_FLAG Register

3.18.2.3.1 CONTROLSS_PWMXBAR_FLAG Register (Offset = 18h) [reset = 0h]

Output Signal Latched Flag.

Return to [Summary Table](#)

Table 3-2136. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1018h

Figure 3-1139. CONTROLSS_PWMXBAR_FLAG Name Register

31	30	29	28	27	26	25	24
RESERVED		PWMXBAR_FL AG_BIT29	PWMXBAR_FL AG_BIT28	PWMXBAR_FL AG_BIT27	PWMXBAR_FL AG_BIT26	PWMXBAR_FL AG_BIT25	PWMXBAR_FL AG_BIT24
NONE		R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
PWMXBAR_FL AG_BIT23	PWMXBAR_FL AG_BIT22	PWMXBAR_FL AG_BIT21	PWMXBAR_FL AG_BIT20	PWMXBAR_FL AG_BIT19	PWMXBAR_FL AG_BIT18	PWMXBAR_FL AG_BIT17	PWMXBAR_FL AG_BIT16
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
PWMXBAR_FL AG_BIT15	PWMXBAR_FL AG_BIT14	PWMXBAR_FL AG_BIT13	PWMXBAR_FL AG_BIT12	PWMXBAR_FL AG_BIT11	PWMXBAR_FL AG_BIT10	PWMXBAR_FL AG_BIT9	PWMXBAR_FL AG_BIT8
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PWMXBAR_FL AG_BIT7	PWMXBAR_FL AG_BIT6	PWMXBAR_FL AG_BIT5	PWMXBAR_FL AG_BIT4	PWMXBAR_FL AG_BIT3	PWMXBAR_FL AG_BIT2	PWMXBAR_FL AG_BIT1	PWMXBAR_FL AG_BIT0
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-2137. CONTROLSS_PWMXBAR_FLAG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29	PWMXBAR_FLAG_BIT29	R/W1TC	0h	Output Signal Latched Flag
28	PWMXBAR_FLAG_BIT28	R/W1TC	0h	Output Signal Latched Flag
27	PWMXBAR_FLAG_BIT27	R/W1TC	0h	Output Signal Latched Flag
26	PWMXBAR_FLAG_BIT26	R/W1TC	0h	Output Signal Latched Flag
25	PWMXBAR_FLAG_BIT25	R/W1TC	0h	Output Signal Latched Flag
24	PWMXBAR_FLAG_BIT24	R/W1TC	0h	Output Signal Latched Flag
23	PWMXBAR_FLAG_BIT23	R/W1TC	0h	Output Signal Latched Flag
22	PWMXBAR_FLAG_BIT22	R/W1TC	0h	Output Signal Latched Flag
21	PWMXBAR_FLAG_BIT21	R/W1TC	0h	Output Signal Latched Flag
20	PWMXBAR_FLAG_BIT20	R/W1TC	0h	Output Signal Latched Flag
19	PWMXBAR_FLAG_BIT19	R/W1TC	0h	Output Signal Latched Flag
18	PWMXBAR_FLAG_BIT18	R/W1TC	0h	Output Signal Latched Flag
17	PWMXBAR_FLAG_BIT17	R/W1TC	0h	Output Signal Latched Flag
16	PWMXBAR_FLAG_BIT16	R/W1TC	0h	Output Signal Latched Flag
15	PWMXBAR_FLAG_BIT15	R/W1TC	0h	Output Signal Latched Flag
14	PWMXBAR_FLAG_BIT14	R/W1TC	0h	Output Signal Latched Flag

Table 3-2137. CONTROLSS_PWMXBAR_FLAG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	PWMXBAR_FLAG_BIT13	R/W1TC	0h	Output Signal Latched Flag
12	PWMXBAR_FLAG_BIT12	R/W1TC	0h	Output Signal Latched Flag
11	PWMXBAR_FLAG_BIT11	R/W1TC	0h	Output Signal Latched Flag
10	PWMXBAR_FLAG_BIT10	R/W1TC	0h	Output Signal Latched Flag
9	PWMXBAR_FLAG_BIT9	R/W1TC	0h	Output Signal Latched Flag
8	PWMXBAR_FLAG_BIT8	R/W1TC	0h	Output Signal Latched Flag
7	PWMXBAR_FLAG_BIT7	R/W1TC	0h	Output Signal Latched Flag
6	PWMXBAR_FLAG_BIT6	R/W1TC	0h	Output Signal Latched Flag
5	PWMXBAR_FLAG_BIT5	R/W1TC	0h	Output Signal Latched Flag
4	PWMXBAR_FLAG_BIT4	R/W1TC	0h	Output Signal Latched Flag
3	PWMXBAR_FLAG_BIT3	R/W1TC	0h	Output Signal Latched Flag
2	PWMXBAR_FLAG_BIT2	R/W1TC	0h	Output Signal Latched Flag
1	PWMXBAR_FLAG_BIT1	R/W1TC	0h	Output Signal Latched Flag
0	PWMXBAR_FLAG_BIT0	R/W1TC	0h	Output Signal Latched Flag

3.18.2.4 CONTROLSS_PWMXBAR_FLAG_CLR Register

3.18.2.4.1 CONTROLSS_PWMXBAR_FLAG_CLR Register (Offset = 1Ch) [reset = 0h]

Output Signal Latched Flag Clear.

Return to [Summary Table](#)

Table 3-2138. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 101Ch

Figure 3-1140. CONTROLSS_PWMXBAR_FLAG_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED		PWMXBAR_FL AG_CLR_BIT29	PWMXBAR_FL AG_CLR_BIT28	PWMXBAR_FL AG_CLR_BIT27	PWMXBAR_FL AG_CLR_BIT26	PWMXBAR_FL AG_CLR_BIT25	PWMXBAR_FL AG_CLR_BIT24
NONE		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
PWMXBAR_FL AG_CLR_BIT23	PWMXBAR_FL AG_CLR_BIT22	PWMXBAR_FL AG_CLR_BIT21	PWMXBAR_FL AG_CLR_BIT20	PWMXBAR_FL AG_CLR_BIT19	PWMXBAR_FL AG_CLR_BIT18	PWMXBAR_FL AG_CLR_BIT17	PWMXBAR_FL AG_CLR_BIT16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
PWMXBAR_FL AG_CLR_BIT15	PWMXBAR_FL AG_CLR_BIT14	PWMXBAR_FL AG_CLR_BIT13	PWMXBAR_FL AG_CLR_BIT12	PWMXBAR_FL AG_CLR_BIT11	PWMXBAR_FL AG_CLR_BIT10	PWMXBAR_FL AG_CLR_BIT9	PWMXBAR_FL AG_CLR_BIT8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PWMXBAR_FL AG_CLR_BIT7	PWMXBAR_FL AG_CLR_BIT6	PWMXBAR_FL AG_CLR_BIT5	PWMXBAR_FL AG_CLR_BIT4	PWMXBAR_FL AG_CLR_BIT3	PWMXBAR_FL AG_CLR_BIT2	PWMXBAR_FL AG_CLR_BIT1	PWMXBAR_FL AG_CLR_BIT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 3-2139. CONTROLSS_PWMXBAR_FLAG_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29	PWMXBAR_FLAG_CLR_BIT29	R/W	0h	Output Signal Latched Flag Clear
28	PWMXBAR_FLAG_CLR_BIT28	R/W	0h	Output Signal Latched Flag Clear
27	PWMXBAR_FLAG_CLR_BIT27	R/W	0h	Output Signal Latched Flag Clear
26	PWMXBAR_FLAG_CLR_BIT26	R/W	0h	Output Signal Latched Flag Clear
25	PWMXBAR_FLAG_CLR_BIT25	R/W	0h	Output Signal Latched Flag Clear
24	PWMXBAR_FLAG_CLR_BIT24	R/W	0h	Output Signal Latched Flag Clear
23	PWMXBAR_FLAG_CLR_BIT23	R/W	0h	Output Signal Latched Flag Clear
22	PWMXBAR_FLAG_CLR_BIT22	R/W	0h	Output Signal Latched Flag Clear
21	PWMXBAR_FLAG_CLR_BIT21	R/W	0h	Output Signal Latched Flag Clear

Table 3-2139. CONTROLSS_PWMXBAR_FLAG_CLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	PWMXBAR_FLAG_CLR_BIT20	R/W	0h	Output Signal Latched Flag Clear
19	PWMXBAR_FLAG_CLR_BIT19	R/W	0h	Output Signal Latched Flag Clear
18	PWMXBAR_FLAG_CLR_BIT18	R/W	0h	Output Signal Latched Flag Clear
17	PWMXBAR_FLAG_CLR_BIT17	R/W	0h	Output Signal Latched Flag Clear
16	PWMXBAR_FLAG_CLR_BIT16	R/W	0h	Output Signal Latched Flag Clear
15	PWMXBAR_FLAG_CLR_BIT15	R/W	0h	Output Signal Latched Flag Clear
14	PWMXBAR_FLAG_CLR_BIT14	R/W	0h	Output Signal Latched Flag Clear
13	PWMXBAR_FLAG_CLR_BIT13	R/W	0h	Output Signal Latched Flag Clear
12	PWMXBAR_FLAG_CLR_BIT12	R/W	0h	Output Signal Latched Flag Clear
11	PWMXBAR_FLAG_CLR_BIT11	R/W	0h	Output Signal Latched Flag Clear
10	PWMXBAR_FLAG_CLR_BIT10	R/W	0h	Output Signal Latched Flag Clear
9	PWMXBAR_FLAG_CLR_BIT9	R/W	0h	Output Signal Latched Flag Clear
8	PWMXBAR_FLAG_CLR_BIT8	R/W	0h	Output Signal Latched Flag Clear
7	PWMXBAR_FLAG_CLR_BIT7	R/W	0h	Output Signal Latched Flag Clear
6	PWMXBAR_FLAG_CLR_BIT6	R/W	0h	Output Signal Latched Flag Clear
5	PWMXBAR_FLAG_CLR_BIT5	R/W	0h	Output Signal Latched Flag Clear
4	PWMXBAR_FLAG_CLR_BIT4	R/W	0h	Output Signal Latched Flag Clear
3	PWMXBAR_FLAG_CLR_BIT3	R/W	0h	Output Signal Latched Flag Clear
2	PWMXBAR_FLAG_CLR_BIT2	R/W	0h	Output Signal Latched Flag Clear
1	PWMXBAR_FLAG_CLR_BIT1	R/W	0h	Output Signal Latched Flag Clear
0	PWMXBAR_FLAG_CLR_BIT0	R/W	0h	Output Signal Latched Flag Clear

3.18.2.5 CONTROLSS_PWMXBAR0_G0 Register

3.18.2.5.1 CONTROLSS_PWMXBAR0_G0 Register (Offset = 100h) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2140. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1100h

Figure 3-1141. CONTROLSS_PWMXBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR0_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR0_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR0_G0_SEL							
R/W							
0h							

Table 3-2141. CONTROLSS_PWMXBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR0_G0_SEL	R/W	0h	PWM XBAR0 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.6 CONTROLSS_PWMXBAR0_G1 Register

3.18.2.6.1 CONTROLSS_PWMXBAR0_G1 Register (Offset = 104h) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2142. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1104h

Figure 3-1142. CONTROLSS_PWMXBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR0_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR0_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR0_G1_SEL							
R/W							
0h							

Table 3-2143. CONTROLSS_PWMXBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR0_G1_SEL	R/W	0h	PWM XBAR0 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.7 CONTROLSS_PWMXBAR0_G2 Register

3.18.2.7.1 CONTROLSS_PWMXBAR0_G2 Register (Offset = 108h) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2144. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1108h

Figure 3-1143. CONTROLSS_PWMXBAR0_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR0_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR0_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR0_G2_SEL_ADC							
R/W							
0h							

Table 3-2145. CONTROLSS_PWMXBAR0_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR0_G2_SEL_EVTAGG	R/W	0h	PWM XBAR0 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR0_G2_SEL_ADC	R/W	0h	PWM XBAR0 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.8 CONTROLSS_PWMXBAR0_G3 Register

3.18.2.8.1 CONTROLSS_PWMXBAR0_G3 Register (Offset = 10Ch) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2146. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 110Ch

Figure 3-1144. CONTROLSS_PWMXBAR0_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR0_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR0_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR0_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR0_G3_SEL							
R/W							
0h							

Table 3-2147. CONTROLSS_PWMXBAR0_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR0_G3_SEL	R/W	0h	PWM XBAR0 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.9 CONTROLSS_PWMXBAR0_G4 Register

3.18.2.9.1 CONTROLSS_PWMXBAR0_G4 Register (Offset = 110h) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2148. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1110h

Figure 3-1145. CONTROLSS_PWMXBAR0_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR0_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR0_G4_SEL							
R/W							
0h							

Table 3-2149. CONTROLSS_PWMXBAR0_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR0_G4_SEL	R/W	0h	PWM XBAR0 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.10 CONTROLSS_PWMXBAR0_G5 Register

3.18.2.10.1 CONTROLSS_PWMXBAR0_G5 Register (Offset = 114h) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2150. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1114h

Figure 3-1146. CONTROLSS_PWMXBAR0_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR0_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR0_G5_SEL							
R/W							
0h							

Table 3-2151. CONTROLSS_PWMXBAR0_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR0_G5_SEL	R/W	0h	PWM XBAR0 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.11 CONTROLSS_PWMXBAR0_G6 Register

3.18.2.11.1 CONTROLSS_PWMXBAR0_G6 Register (Offset = 118h) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2152. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1118h

Figure 3-1147. CONTROLSS_PWMXBAR0_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR0_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR0_G6_SEL							
R/W							
0h							

Table 3-2153. CONTROLSS_PWMXBAR0_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR0_G6_SEL	R/W	0h	PWM XBAR0 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.12 CONTROLSS_PWMXBAR0_G7 Register

3.18.2.12.1 CONTROLSS_PWMXBAR0_G7 Register (Offset = 11Ch) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2154. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 111Ch

Figure 3-1148. CONTROLSS_PWMXBAR0_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR0_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR0_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR0_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2155. CONTROLSS_PWMXBAR0_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR0_G7_SEL_ECAP	R/W	0h	PWM XBAR0 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR0_G7_SEL_FSIRX	R/W	0h	PWM XBAR0 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR0_G7_SEL_EQEP	R/W	0h	PWM XBAR0 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.13 CONTROLSS_PWMXBAR0_G8 Register

3.18.2.13.1 CONTROLSS_PWMXBAR0_G8 Register (Offset = 120h) [reset = 0h]

PWM XBAR 0 Input Select.

Return to [Summary Table](#)

Table 3-2156. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1120h

Figure 3-1149. CONTROLSS_PWMXBAR0_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR0_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR0_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2157. CONTROLSS_PWMXBAR0_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR0_G8_SEL_S OCAB	R/W	0h	PWM XBAR0 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR0_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR0 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.14 CONTROLSS_PWMXBAR1_G0 Register

3.18.2.14.1 CONTROLSS_PWMXBAR1_G0 Register (Offset = 140h) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2158. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1140h

Figure 3-1150. CONTROLSS_PWMXBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR1_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR1_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR1_G0_SEL							
R/W							
0h							

Table 3-2159. CONTROLSS_PWMXBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR1_G0_SEL	R/W	0h	PWM XBAR1 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.15 CONTROLSS_PWMXBAR1_G1 Register

3.18.2.15.1 CONTROLSS_PWMXBAR1_G1 Register (Offset = 144h) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2160. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1144h

Figure 3-1151. CONTROLSS_PWMXBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR1_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR1_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR1_G1_SEL							
R/W							
0h							

Table 3-2161. CONTROLSS_PWMXBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR1_G1_SEL	R/W	0h	PWM XBAR1 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.16 CONTROLSS_PWMXBAR1_G2 Register

3.18.2.16.1 CONTROLSS_PWMXBAR1_G2 Register (Offset = 148h) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2162. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1148h

Figure 3-1152. CONTROLSS_PWMXBAR1_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR1_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR1_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR1_G2_SEL_ADC							
R/W							
0h							

Table 3-2163. CONTROLSS_PWMXBAR1_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR1_G2_SEL_EVTAGG	R/W	0h	PWM XBAR1 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR1_G2_SEL_ADC	R/W	0h	PWM XBAR1 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.17 CONTROLSS_PWMXBAR1_G3 Register

3.18.2.17.1 CONTROLSS_PWMXBAR1_G3 Register (Offset = 14Ch) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2164. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 114Ch

Figure 3-1153. CONTROLSS_PWMXBAR1_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR1_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR1_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR1_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR1_G3_SEL							
R/W							
0h							

Table 3-2165. CONTROLSS_PWMXBAR1_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR1_G3_SEL	R/W	0h	PWM XBAR1 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.18 CONTROLSS_PWMXBAR1_G4 Register

3.18.2.18.1 CONTROLSS_PWMXBAR1_G4 Register (Offset = 150h) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2166. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1150h

Figure 3-1154. CONTROLSS_PWMXBAR1_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR1_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR1_G4_SEL							
R/W							
0h							

Table 3-2167. CONTROLSS_PWMXBAR1_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR1_G4_SEL	R/W	0h	PWM XBAR1 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.19 CONTROLSS_PWMXBAR1_G5 Register
3.18.2.19.1 CONTROLSS_PWMXBAR1_G5 Register (Offset = 154h) [reset = 0h]

PWM XBAR 1 Input Select.

 Return to [Summary Table](#)
Table 3-2168. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1154h

Figure 3-1155. CONTROLSS_PWMXBAR1_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR1_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR1_G5_SEL							
R/W							
0h							

Table 3-2169. CONTROLSS_PWMXBAR1_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR1_G5_SEL	R/W	0h	PWM XBAR1 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.20 CONTROLSS_PWMXBAR1_G6 Register

3.18.2.20.1 CONTROLSS_PWMXBAR1_G6 Register (Offset = 158h) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2170. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1158h

Figure 3-1156. CONTROLSS_PWMXBAR1_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR1_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR1_G6_SEL							
R/W							
0h							

Table 3-2171. CONTROLSS_PWMXBAR1_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR1_G6_SEL	R/W	0h	PWM XBAR1 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.21 CONTROLSS_PWMXBAR1_G7 Register

3.18.2.21.1 CONTROLSS_PWMXBAR1_G7 Register (Offset = 15Ch) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2172. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 115Ch

Figure 3-1157. CONTROLSS_PWMXBAR1_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR1_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR1_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR1_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2173. CONTROLSS_PWMXBAR1_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR1_G7_SEL_ECAP	R/W	0h	PWM XBAR1 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR1_G7_SEL_FSIRX	R/W	0h	PWM XBAR1 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR1_G7_SEL_EQEP	R/W	0h	PWM XBAR1 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.22 CONTROLSS_PWMXBAR1_G8 Register

3.18.2.22.1 CONTROLSS_PWMXBAR1_G8 Register (Offset = 160h) [reset = 0h]

PWM XBAR 1 Input Select.

Return to [Summary Table](#)

Table 3-2174. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1160h

Figure 3-1158. CONTROLSS_PWMXBAR1_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR1_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR1_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2175. CONTROLSS_PWMXBAR1_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR1_G8_SEL_S OCAB	R/W	0h	PWM XBAR1 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR1_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR1 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.23 CONTROLSS_PWMXBAR2_G0 Register

3.18.2.23.1 CONTROLSS_PWMXBAR2_G0 Register (Offset = 180h) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2176. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1180h

Figure 3-1159. CONTROLSS_PWMXBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR2_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR2_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR2_G0_SEL							
R/W							
0h							

Table 3-2177. CONTROLSS_PWMXBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR2_G0_SEL	R/W	0h	PWM XBAR2 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.24 CONTROLSS_PWMXBAR2_G1 Register

3.18.2.24.1 CONTROLSS_PWMXBAR2_G1 Register (Offset = 184h) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2178. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1184h

Figure 3-1160. CONTROLSS_PWMXBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR2_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR2_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR2_G1_SEL							
R/W							
0h							

Table 3-2179. CONTROLSS_PWMXBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR2_G1_SEL	R/W	0h	PWM XBAR2 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.25 CONTROLSS_PWMXBAR2_G2 Register

3.18.2.25.1 CONTROLSS_PWMXBAR2_G2 Register (Offset = 188h) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2180. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1188h

Figure 3-1161. CONTROLSS_PWMXBAR2_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR2_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR2_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR2_G2_SEL_ADC							
R/W							
0h							

Table 3-2181. CONTROLSS_PWMXBAR2_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR2_G2_SEL_EVTAGG	R/W	0h	PWM XBAR2 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR2_G2_SEL_ADC	R/W	0h	PWM XBAR2 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.26 CONTROLSS_PWMXBAR2_G3 Register

3.18.2.26.1 CONTROLSS_PWMXBAR2_G3 Register (Offset = 18Ch) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2182. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 118Ch

Figure 3-1162. CONTROLSS_PWMXBAR2_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR2_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR2_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR2_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR2_G3_SEL							
R/W							
0h							

Table 3-2183. CONTROLSS_PWMXBAR2_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR2_G3_SEL	R/W	0h	PWM XBAR2 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.27 CONTROLSS_PWMXBAR2_G4 Register
3.18.2.27.1 CONTROLSS_PWMXBAR2_G4 Register (Offset = 190h) [reset = 0h]

PWM XBAR 2 Input Select.

 Return to [Summary Table](#)
Table 3-2184. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1190h

Figure 3-1163. CONTROLSS_PWMXBAR2_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR2_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR2_G4_SEL							
R/W							
0h							

Table 3-2185. CONTROLSS_PWMXBAR2_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR2_G4_SEL	R/W	0h	PWM XBAR2 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.28 CONTROLSS_PWMXBAR2_G5 Register

3.18.2.28.1 CONTROLSS_PWMXBAR2_G5 Register (Offset = 194h) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2186. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1194h

Figure 3-1164. CONTROLSS_PWMXBAR2_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR2_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR2_G5_SEL							
R/W							
0h							

Table 3-2187. CONTROLSS_PWMXBAR2_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR2_G5_SEL	R/W	0h	PWM XBAR2 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.29 CONTROLSS_PWMXBAR2_G6 Register

3.18.2.29.1 CONTROLSS_PWMXBAR2_G6 Register (Offset = 198h) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2188. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1198h

Figure 3-1165. CONTROLSS_PWMXBAR2_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR2_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR2_G6_SEL							
R/W							
0h							

Table 3-2189. CONTROLSS_PWMXBAR2_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR2_G6_SEL	R/W	0h	PWM XBAR2 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.30 CONTROLSS_PWMXBAR2_G7 Register

3.18.2.30.1 CONTROLSS_PWMXBAR2_G7 Register (Offset = 19Ch) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2190. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 119Ch

Figure 3-1166. CONTROLSS_PWMXBAR2_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR2_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR2_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR2_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2191. CONTROLSS_PWMXBAR2_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR2_G7_SEL_ECAP	R/W	0h	PWM XBAR1 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR2_G7_SEL_FSIRX	R/W	0h	PWM XBAR1 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR2_G7_SEL_EQEP	R/W	0h	PWM XBAR1 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.31 CONTROLSS_PWMXBAR2_G8 Register

3.18.2.31.1 CONTROLSS_PWMXBAR2_G8 Register (Offset = 1A0h) [reset = 0h]

PWM XBAR 2 Input Select.

Return to [Summary Table](#)

Table 3-2192. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11A0h

Figure 3-1167. CONTROLSS_PWMXBAR2_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR2_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR2_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2193. CONTROLSS_PWMXBAR2_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR2_G8_SEL_S OCAB	R/W	0h	PWM XBAR2 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR2_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR2 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.32 CONTROLSS_PWMXBAR3_G0 Register

3.18.2.32.1 CONTROLSS_PWMXBAR3_G0 Register (Offset = 1C0h) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2194. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11C0h

Figure 3-1168. CONTROLSS_PWMXBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR3_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR3_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR3_G0_SEL							
R/W							
0h							

Table 3-2195. CONTROLSS_PWMXBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR3_G0_SEL	R/W	0h	PWM XBAR3 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.33 CONTROLSS_PWMXBAR3_G1 Register

3.18.2.33.1 CONTROLSS_PWMXBAR3_G1 Register (Offset = 1C4h) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2196. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11C4h

Figure 3-1169. CONTROLSS_PWMXBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR3_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR3_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR3_G1_SEL							
R/W							
0h							

Table 3-2197. CONTROLSS_PWMXBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR3_G1_SEL	R/W	0h	PWM XBAR3 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.34 CONTROLSS_PWMXBAR3_G2 Register

3.18.2.34.1 CONTROLSS_PWMXBAR3_G2 Register (Offset = 1C8h) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2198. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11C8h

Figure 3-1170. CONTROLSS_PWMXBAR3_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR3_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR3_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR3_G2_SEL_ADC							
R/W							
0h							

Table 3-2199. CONTROLSS_PWMXBAR3_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR3_G2_SEL_EVTAGG	R/W	0h	PWM XBAR3 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR3_G2_SEL_ADC	R/W	0h	PWM XBAR3 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.35 CONTROLSS_PWMXBAR3_G3 Register

3.18.2.35.1 CONTROLSS_PWMXBAR3_G3 Register (Offset = 1CCh) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2200. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11CCh

Figure 3-1171. CONTROLSS_PWMXBAR3_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR3_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR3_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR3_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR3_G3_SEL							
R/W							
0h							

Table 3-2201. CONTROLSS_PWMXBAR3_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR3_G3_SEL	R/W	0h	PWM XBAR3 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.36 CONTROLSS_PWMXBAR3_G4 Register

3.18.2.36.1 CONTROLSS_PWMXBAR3_G4 Register (Offset = 1D0h) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2202. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11D0h

Figure 3-1172. CONTROLSS_PWMXBAR3_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR3_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR3_G4_SEL							
R/W							
0h							

Table 3-2203. CONTROLSS_PWMXBAR3_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR3_G4_SEL	R/W	0h	PWM XBAR3 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.37 CONTROLSS_PWMXBAR3_G5 Register

3.18.2.37.1 CONTROLSS_PWMXBAR3_G5 Register (Offset = 1D4h) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2204. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11D4h

Figure 3-1173. CONTROLSS_PWMXBAR3_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR3_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR3_G5_SEL							
R/W							
0h							

Table 3-2205. CONTROLSS_PWMXBAR3_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR3_G5_SEL	R/W	0h	PWM XBAR3 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.38 CONTROLSS_PWMXBAR3_G6 Register

3.18.2.38.1 CONTROLSS_PWMXBAR3_G6 Register (Offset = 1D8h) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2206. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11D8h

Figure 3-1174. CONTROLSS_PWMXBAR3_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR3_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR3_G6_SEL							
R/W							
0h							

Table 3-2207. CONTROLSS_PWMXBAR3_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR3_G6_SEL	R/W	0h	PWM XBAR3 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.39 CONTROLSS_PWMXBAR3_G7 Register

3.18.2.39.1 CONTROLSS_PWMXBAR3_G7 Register (Offset = 1DCh) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2208. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11DCh

Figure 3-1175. CONTROLSS_PWMXBAR3_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR3_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR3_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR3_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2209. CONTROLSS_PWMXBAR3_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR3_G7_SEL_ECAP	R/W	0h	PWM XBAR1 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR3_G7_SEL_FSIRX	R/W	0h	PWM XBAR1 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR3_G7_SEL_EQEP	R/W	0h	PWM XBAR1 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.40 CONTROLSS_PWMXBAR3_G8 Register

3.18.2.40.1 CONTROLSS_PWMXBAR3_G8 Register (Offset = 1E0h) [reset = 0h]

PWM XBAR 3 Input Select.

Return to [Summary Table](#)

Table 3-2210. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 11E0h

Figure 3-1176. CONTROLSS_PWMXBAR3_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR3_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR3_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2211. CONTROLSS_PWMXBAR3_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR3_G8_SEL_SOCAB	R/W	0h	PWM XBAR3 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR3_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR3 G8 Input Select 0:SYMCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.41 CONTROLSS_PWMXBAR4_G0 Register

3.18.2.41.1 CONTROLSS_PWMXBAR4_G0 Register (Offset = 200h) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2212. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1200h

Figure 3-1177. CONTROLSS_PWMXBAR4_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR4_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR4_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR4_G0_SEL							
R/W							
0h							

Table 3-2213. CONTROLSS_PWMXBAR4_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR4_G0_SEL	R/W	0h	PWM XBAR4 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.42 CONTROLSS_PWMXBAR4_G1 Register

3.18.2.42.1 CONTROLSS_PWMXBAR4_G1 Register (Offset = 204h) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2214. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1204h

Figure 3-1178. CONTROLSS_PWMXBAR4_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR4_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR4_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR4_G1_SEL							
R/W							
0h							

Table 3-2215. CONTROLSS_PWMXBAR4_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR4_G1_SEL	R/W	0h	PWM XBAR4 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.43 CONTROLSS_PWMXBAR4_G2 Register
3.18.2.43.1 CONTROLSS_PWMXBAR4_G2 Register (Offset = 208h) [reset = 0h]

PWM XBAR 4 Input Select.

 Return to [Summary Table](#)
Table 3-2216. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1208h

Figure 3-1179. CONTROLSS_PWMXBAR4_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR4_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR4_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR4_G2_SEL_ADC							
R/W							
0h							

Table 3-2217. CONTROLSS_PWMXBAR4_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR4_G2_SEL_EVTAGG	R/W	0h	PWM XBAR4 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR4_G2_SEL_ADC	R/W	0h	PWM XBAR4 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.44 CONTROLSS_PWMXBAR4_G3 Register

3.18.2.44.1 CONTROLSS_PWMXBAR4_G3 Register (Offset = 20Ch) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2218. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 120Ch

Figure 3-1180. CONTROLSS_PWMXBAR4_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR4_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR4_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR4_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR4_G3_SEL							
R/W							
0h							

Table 3-2219. CONTROLSS_PWMXBAR4_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR4_G3_SEL	R/W	0h	PWM XBAR4 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.45 CONTROLSS_PWMXBAR4_G4 Register

3.18.2.45.1 CONTROLSS_PWMXBAR4_G4 Register (Offset = 210h) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2220. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1210h

Figure 3-1181. CONTROLSS_PWMXBAR4_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR4_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR4_G4_SEL							
R/W							
0h							

Table 3-2221. CONTROLSS_PWMXBAR4_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR4_G4_SEL	R/W	0h	PWM XBAR4 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.46 CONTROLSS_PWMXBAR4_G5 Register

3.18.2.46.1 CONTROLSS_PWMXBAR4_G5 Register (Offset = 214h) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2222. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1214h

Figure 3-1182. CONTROLSS_PWMXBAR4_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR4_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR4_G5_SEL							
R/W							
0h							

Table 3-2223. CONTROLSS_PWMXBAR4_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR4_G5_SEL	R/W	0h	PWM XBAR4 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.47 CONTROLSS_PWMXBAR4_G6 Register

3.18.2.47.1 CONTROLSS_PWMXBAR4_G6 Register (Offset = 218h) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2224. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1218h

Figure 3-1183. CONTROLSS_PWMXBAR4_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR4_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR4_G6_SEL							
R/W							
0h							

Table 3-2225. CONTROLSS_PWMXBAR4_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR4_G6_SEL	R/W	0h	PWM XBAR4 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.48 CONTROLSS_PWMXBAR4_G7 Register

3.18.2.48.1 CONTROLSS_PWMXBAR4_G7 Register (Offset = 21Ch) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2226. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 121Ch

Figure 3-1184. CONTROLSS_PWMXBAR4_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR4_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR4_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR4_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2227. CONTROLSS_PWMXBAR4_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR4_G7_SEL_ECAP	R/W	0h	PWM XBAR4 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR4_G7_SEL_FSIRX	R/W	0h	PWM XBAR4 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR4_G7_SEL_EQEP	R/W	0h	PWM XBAR4 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.49 CONTROLSS_PWMXBAR4_G8 Register

3.18.2.49.1 CONTROLSS_PWMXBAR4_G8 Register (Offset = 220h) [reset = 0h]

PWM XBAR 4 Input Select.

Return to [Summary Table](#)

Table 3-2228. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1220h

Figure 3-1185. CONTROLSS_PWMXBAR4_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR4_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR4_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2229. CONTROLSS_PWMXBAR4_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR4_G8_SEL_S OCAB	R/W	0h	PWM XBAR3 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR4_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR3 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.50 CONTROLSS_PWMXBAR5_G0 Register

3.18.2.50.1 CONTROLSS_PWMXBAR5_G0 Register (Offset = 240h) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2230. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1240h

Figure 3-1186. CONTROLSS_PWMXBAR5_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR5_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR5_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR5_G0_SEL							
R/W							
0h							

Table 3-2231. CONTROLSS_PWMXBAR5_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR5_G0_SEL	R/W	0h	PWM XBAR5 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.51 CONTROLSS_PWMXBAR5_G1 Register

3.18.2.51.1 CONTROLSS_PWMXBAR5_G1 Register (Offset = 244h) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2232. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1244h

Figure 3-1187. CONTROLSS_PWMXBAR5_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR5_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR5_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR5_G1_SEL							
R/W							
0h							

Table 3-2233. CONTROLSS_PWMXBAR5_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR5_G1_SEL	R/W	0h	PWM XBAR5 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.52 CONTROLSS_PWMXBAR5_G2 Register

3.18.2.52.1 CONTROLSS_PWMXBAR5_G2 Register (Offset = 248h) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2234. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1248h

Figure 3-1188. CONTROLSS_PWMXBAR5_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR5_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR5_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR5_G2_SEL_ADC							
R/W							
0h							

Table 3-2235. CONTROLSS_PWMXBAR5_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR5_G2_SEL_EVTAGG	R/W	0h	PWM XBAR5 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR5_G2_SEL_ADC	R/W	0h	PWM XBAR5 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.53 CONTROLSS_PWMXBAR5_G3 Register

3.18.2.53.1 CONTROLSS_PWMXBAR5_G3 Register (Offset = 24Ch) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2236. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 124Ch

Figure 3-1189. CONTROLSS_PWMXBAR5_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR5_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR5_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR5_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR5_G3_SEL							
R/W							
0h							

Table 3-2237. CONTROLSS_PWMXBAR5_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR5_G3_SEL	R/W	0h	PWM XBAR5 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.54 CONTROLSS_PWMXBAR5_G4 Register

3.18.2.54.1 CONTROLSS_PWMXBAR5_G4 Register (Offset = 250h) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2238. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1250h

Figure 3-1190. CONTROLSS_PWMXBAR5_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR5_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR5_G4_SEL							
R/W							
0h							

Table 3-2239. CONTROLSS_PWMXBAR5_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR5_G4_SEL	R/W	0h	PWM XBAR5 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.55 CONTROLSS_PWMXBAR5_G5 Register

3.18.2.55.1 CONTROLSS_PWMXBAR5_G5 Register (Offset = 254h) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2240. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1254h

Figure 3-1191. CONTROLSS_PWMXBAR5_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR5_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR5_G5_SEL							
R/W							
0h							

Table 3-2241. CONTROLSS_PWMXBAR5_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR5_G5_SEL	R/W	0h	PWM XBAR5 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.56 CONTROLSS_PWMXBAR5_G6 Register

3.18.2.56.1 CONTROLSS_PWMXBAR5_G6 Register (Offset = 258h) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2242. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1258h

Figure 3-1192. CONTROLSS_PWMXBAR5_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR5_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR5_G6_SEL							
R/W							
0h							

Table 3-2243. CONTROLSS_PWMXBAR5_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR5_G6_SEL	R/W	0h	PWM XBAR5 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.57 CONTROLSS_PWMXBAR5_G7 Register
3.18.2.57.1 CONTROLSS_PWMXBAR5_G7 Register (Offset = 25Ch) [reset = 0h]

PWM XBAR 5 Input Select.

 Return to [Summary Table](#)
Table 3-2244. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 125Ch

Figure 3-1193. CONTROLSS_PWMXBAR5_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR5_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR5_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR5_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2245. CONTROLSS_PWMXBAR5_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR5_G7_SEL_ECAP	R/W	0h	PWM XBAR5 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR5_G7_SEL_FSIRX	R/W	0h	PWM XBAR5 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR5_G7_SEL_EQEP	R/W	0h	PWM XBAR5 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.58 CONTROLSS_PWMXBAR5_G8 Register

3.18.2.58.1 CONTROLSS_PWMXBAR5_G8 Register (Offset = 260h) [reset = 0h]

PWM XBAR 5 Input Select.

Return to [Summary Table](#)

Table 3-2246. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1260h

Figure 3-1194. CONTROLSS_PWMXBAR5_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR5_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR5_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2247. CONTROLSS_PWMXBAR5_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR5_G8_SEL_S OCAB	R/W	0h	PWM XBAR5 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR5_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR5 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.59 CONTROLSS_PWMXBAR6_G0 Register

3.18.2.59.1 CONTROLSS_PWMXBAR6_G0 Register (Offset = 280h) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2248. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1280h

Figure 3-1195. CONTROLSS_PWMXBAR6_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR6_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR6_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR6_G0_SEL							
R/W							
0h							

Table 3-2249. CONTROLSS_PWMXBAR6_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR6_G0_SEL	R/W	0h	PWM XBAR6 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.60 CONTROLSS_PWMXBAR6_G1 Register

3.18.2.60.1 CONTROLSS_PWMXBAR6_G1 Register (Offset = 284h) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2250. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1284h

Figure 3-1196. CONTROLSS_PWMXBAR6_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR6_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR6_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR6_G1_SEL							
R/W							
0h							

Table 3-2251. CONTROLSS_PWMXBAR6_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR6_G1_SEL	R/W	0h	PWM XBAR6 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.61 CONTROLSS_PWMXBAR6_G2 Register

3.18.2.61.1 CONTROLSS_PWMXBAR6_G2 Register (Offset = 288h) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2252. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1288h

Figure 3-1197. CONTROLSS_PWMXBAR6_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR6_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR6_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR6_G2_SEL_ADC							
R/W							
0h							

Table 3-2253. CONTROLSS_PWMXBAR6_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR6_G2_SEL_EVTAGG	R/W	0h	PWM XBAR6 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR6_G2_SEL_ADC	R/W	0h	PWM XBAR6 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.62 CONTROLSS_PWMXBAR6_G3 Register

3.18.2.62.1 CONTROLSS_PWMXBAR6_G3 Register (Offset = 28Ch) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2254. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 128Ch

Figure 3-1198. CONTROLSS_PWMXBAR6_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR6_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR6_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR6_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR6_G3_SEL							
R/W							
0h							

Table 3-2255. CONTROLSS_PWMXBAR6_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR6_G3_SEL	R/W	0h	PWM XBAR6 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.63 CONTROLSS_PWMXBAR6_G4 Register

3.18.2.63.1 CONTROLSS_PWMXBAR6_G4 Register (Offset = 290h) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2256. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1290h

Figure 3-1199. CONTROLSS_PWMXBAR6_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR6_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR6_G4_SEL							
R/W							
0h							

Table 3-2257. CONTROLSS_PWMXBAR6_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR6_G4_SEL	R/W	0h	PWM XBAR6 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.64 CONTROLSS_PWMXBAR6_G5 Register

3.18.2.64.1 CONTROLSS_PWMXBAR6_G5 Register (Offset = 294h) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2258. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1294h

Figure 3-1200. CONTROLSS_PWMXBAR6_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR6_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR6_G5_SEL							
R/W							
0h							

Table 3-2259. CONTROLSS_PWMXBAR6_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR6_G5_SEL	R/W	0h	PWM XBAR6 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.65 CONTROLSS_PWMXBAR6_G6 Register

3.18.2.65.1 CONTROLSS_PWMXBAR6_G6 Register (Offset = 298h) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2260. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1298h

Figure 3-1201. CONTROLSS_PWMXBAR6_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR6_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR6_G6_SEL							
R/W							
0h							

Table 3-2261. CONTROLSS_PWMXBAR6_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR6_G6_SEL	R/W	0h	PWM XBAR6 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.66 CONTROLSS_PWMXBAR6_G7 Register

3.18.2.66.1 CONTROLSS_PWMXBAR6_G7 Register (Offset = 29Ch) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2262. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 129Ch

Figure 3-1202. CONTROLSS_PWMXBAR6_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR6_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR6_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR6_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2263. CONTROLSS_PWMXBAR6_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR6_G7_SEL_ECAP	R/W	0h	PWM XBAR6 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR6_G7_SEL_FSIRX	R/W	0h	PWM XBAR6 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR6_G7_SEL_EQEP	R/W	0h	PWM XBAR6 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.67 CONTROLSS_PWMXBAR6_G8 Register

3.18.2.67.1 CONTROLSS_PWMXBAR6_G8 Register (Offset = 2A0h) [reset = 0h]

PWM XBAR 6 Input Select.

Return to [Summary Table](#)

Table 3-2264. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12A0h

Figure 3-1203. CONTROLSS_PWMXBAR6_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR6_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR6_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2265. CONTROLSS_PWMXBAR6_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR6_G8_SEL_S OCAB	R/W	0h	PWM XBAR6 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR6_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR6 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.68 CONTROLSS_PWMXBAR7_G0 Register

3.18.2.68.1 CONTROLSS_PWMXBAR7_G0 Register (Offset = 2C0h) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2266. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12C0h

Figure 3-1204. CONTROLSS_PWMXBAR7_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR7_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR7_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR7_G0_SEL							
R/W							
0h							

Table 3-2267. CONTROLSS_PWMXBAR7_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR7_G0_SEL	R/W	0h	PWM XBAR7 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.69 CONTROLSS_PWMXBAR7_G1 Register

3.18.2.69.1 CONTROLSS_PWMXBAR7_G1 Register (Offset = 2C4h) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2268. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12C4h

Figure 3-1205. CONTROLSS_PWMXBAR7_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR7_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR7_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR7_G1_SEL							
R/W							
0h							

Table 3-2269. CONTROLSS_PWMXBAR7_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR7_G1_SEL	R/W	0h	PWM XBAR7 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.70 CONTROLSS_PWMXBAR7_G2 Register

3.18.2.70.1 CONTROLSS_PWMXBAR7_G2 Register (Offset = 2C8h) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2270. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12C8h

Figure 3-1206. CONTROLSS_PWMXBAR7_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR7_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR7_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR7_G2_SEL_ADC							
R/W							
0h							

Table 3-2271. CONTROLSS_PWMXBAR7_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR7_G2_SEL_EVTAGG	R/W	0h	PWM XBAR7 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR7_G2_SEL_ADC	R/W	0h	PWM XBAR7 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.71 CONTROLSS_PWMXBAR7_G3 Register

3.18.2.71.1 CONTROLSS_PWMXBAR7_G3 Register (Offset = 2CCh) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2272. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12CCh

Figure 3-1207. CONTROLSS_PWMXBAR7_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR7_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR7_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR7_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR7_G3_SEL							
R/W							
0h							

Table 3-2273. CONTROLSS_PWMXBAR7_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR7_G3_SEL	R/W	0h	PWM XBAR7 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.72 CONTROLSS_PWMXBAR7_G4 Register

3.18.2.72.1 CONTROLSS_PWMXBAR7_G4 Register (Offset = 2D0h) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2274. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12D0h

Figure 3-1208. CONTROLSS_PWMXBAR7_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR7_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR7_G4_SEL							
R/W							
0h							

Table 3-2275. CONTROLSS_PWMXBAR7_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR7_G4_SEL	R/W	0h	PWM XBAR7 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.73 CONTROLSS_PWMXBAR7_G5 Register

3.18.2.73.1 CONTROLSS_PWMXBAR7_G5 Register (Offset = 2D4h) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2276. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12D4h

Figure 3-1209. CONTROLSS_PWMXBAR7_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR7_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR7_G5_SEL							
R/W							
0h							

Table 3-2277. CONTROLSS_PWMXBAR7_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR7_G5_SEL	R/W	0h	PWM XBAR7 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.74 CONTROLSS_PWMXBAR7_G6 Register

3.18.2.74.1 CONTROLSS_PWMXBAR7_G6 Register (Offset = 2D8h) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2278. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12D8h

Figure 3-1210. CONTROLSS_PWMXBAR7_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR7_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR7_G6_SEL							
R/W							
0h							

Table 3-2279. CONTROLSS_PWMXBAR7_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR7_G6_SEL	R/W	0h	PWM XBAR7 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.75 CONTROLSS_PWMXBAR7_G7 Register

3.18.2.75.1 CONTROLSS_PWMXBAR7_G7 Register (Offset = 2DCh) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2280. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12DCh

Figure 3-1211. CONTROLSS_PWMXBAR7_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR7_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR7_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR7_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2281. CONTROLSS_PWMXBAR7_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR7_G7_SEL_ECAP	R/W	0h	PWM XBAR7 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR7_G7_SEL_FSIRX	R/W	0h	PWM XBAR7 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR7_G7_SEL_EQEP	R/W	0h	PWM XBAR7 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.76 CONTROLSS_PWMXBAR7_G8 Register

3.18.2.76.1 CONTROLSS_PWMXBAR7_G8 Register (Offset = 2E0h) [reset = 0h]

PWM XBAR 7 Input Select.

Return to [Summary Table](#)

Table 3-2282. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 12E0h

Figure 3-1212. CONTROLSS_PWMXBAR7_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR7_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR7_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2283. CONTROLSS_PWMXBAR7_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR7_G8_SEL_SOCAB	R/W	0h	PWM XBAR7 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR7_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR7 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.77 CONTROLSS_PWMXBAR8_G0 Register
3.18.2.77.1 CONTROLSS_PWMXBAR8_G0 Register (Offset = 300h) [reset = 0h]

PWM XBAR 8 Input Select.

 Return to [Summary Table](#)
Table 3-2284. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1300h

Figure 3-1213. CONTROLSS_PWMXBAR8_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR8_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR8_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR8_G0_SEL							
R/W							
0h							

Table 3-2285. CONTROLSS_PWMXBAR8_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR8_G0_SEL	R/W	0h	PWM XBAR8 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.78 CONTROLSS_PWMXBAR8_G1 Register

3.18.2.78.1 CONTROLSS_PWMXBAR8_G1 Register (Offset = 304h) [reset = 0h]

PWM XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-2286. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1304h

Figure 3-1214. CONTROLSS_PWMXBAR8_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR8_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR8_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR8_G1_SEL							
R/W							
0h							

Table 3-2287. CONTROLSS_PWMXBAR8_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR8_G1_SEL	R/W	0h	PWM XBAR8 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.79 CONTROLSS_PWMXBAR8_G2 Register

3.18.2.79.1 CONTROLSS_PWMXBAR8_G2 Register (Offset = 308h) [reset = 0h]

PWM XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-2288. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1308h

Figure 3-1215. CONTROLSS_PWMXBAR8_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR8_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR8_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR8_G2_SEL_ADC							
R/W							
0h							

Table 3-2289. CONTROLSS_PWMXBAR8_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR8_G2_SEL_EVTAGG	R/W	0h	PWM XBAR8 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR8_G2_SEL_ADC	R/W	0h	PWM XBAR8 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.80 CONTROLSS_PWMXBAR8_G3 Register

3.18.2.80.1 CONTROLSS_PWMXBAR8_G3 Register (Offset = 30Ch) [reset = 0h]

PWM XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-2290. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 130Ch

Figure 3-1216. CONTROLSS_PWMXBAR8_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR8_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR8_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR8_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR8_G3_SEL							
R/W							
0h							

Table 3-2291. CONTROLSS_PWMXBAR8_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR8_G3_SEL	R/W	0h	PWM XBAR8 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.81 CONTROLSS_PWMXBAR8_G4 Register

3.18.2.81.1 CONTROLSS_PWMXBAR8_G4 Register (Offset = 310h) [reset = 0h]

PWM XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-2292. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1310h

Figure 3-1217. CONTROLSS_PWMXBAR8_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR8_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR8_G4_SEL							
R/W							
0h							

Table 3-2293. CONTROLSS_PWMXBAR8_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR8_G4_SEL	R/W	0h	PWM XBAR8 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.82 CONTROLSS_PWMXBAR8_G5 Register
3.18.2.82.1 CONTROLSS_PWMXBAR8_G5 Register (Offset = 314h) [reset = 0h]

PWM XBAR 8 Input Select.

 Return to [Summary Table](#)
Table 3-2294. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1314h

Figure 3-1218. CONTROLSS_PWMXBAR8_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR8_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR8_G5_SEL							
R/W							
0h							

Table 3-2295. CONTROLSS_PWMXBAR8_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR8_G5_SEL	R/W	0h	PWM XBAR8 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.83 CONTROLSS_PWMXBAR8_G6 Register

3.18.2.83.1 CONTROLSS_PWMXBAR8_G6 Register (Offset = 318h) [reset = 0h]

PWM XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-2296. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1318h

Figure 3-1219. CONTROLSS_PWMXBAR8_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR8_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR8_G6_SEL							
R/W							
0h							

Table 3-2297. CONTROLSS_PWMXBAR8_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR8_G6_SEL	R/W	0h	PWM XBAR8 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.84 CONTROLSS_PWMXBAR8_G7 Register

3.18.2.84.1 CONTROLSS_PWMXBAR8_G7 Register (Offset = 31Ch) [reset = 0h]

PWM XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-2298. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 131Ch

Figure 3-1220. CONTROLSS_PWMXBAR8_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR8_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR8_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR8_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2299. CONTROLSS_PWMXBAR8_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR8_G7_SEL_ECAP	R/W	0h	PWM XBAR8 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR8_G7_SEL_FSIRX	R/W	0h	PWM XBAR8 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR8_G7_SEL_EQEP	R/W	0h	PWM XBAR8 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.85 CONTROLSS_PWMXBAR8_G8 Register

3.18.2.85.1 CONTROLSS_PWMXBAR8_G8 Register (Offset = 320h) [reset = 0h]

PWM XBAR 8 Input Select.

Return to [Summary Table](#)

Table 3-2300. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1320h

Figure 3-1221. CONTROLSS_PWMXBAR8_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR8_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR8_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2301. CONTROLSS_PWMXBAR8_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR8_G8_SEL_S OCAB	R/W	0h	PWM XBAR8 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR8_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR8 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.86 CONTROLSS_PWMXBAR9_G0 Register

3.18.2.86.1 CONTROLSS_PWMXBAR9_G0 Register (Offset = 340h) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2302. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1340h

Figure 3-1222. CONTROLSS_PWMXBAR9_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR9_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR9_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR9_G0_SEL							
R/W							
0h							

Table 3-2303. CONTROLSS_PWMXBAR9_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR9_G0_SEL	R/W	0h	PWM XBAR9 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.87 CONTROLSS_PWMXBAR9_G1 Register

3.18.2.87.1 CONTROLSS_PWMXBAR9_G1 Register (Offset = 344h) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2304. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1344h

Figure 3-1223. CONTROLSS_PWMXBAR9_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR9_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR9_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR9_G1_SEL							
R/W							
0h							

Table 3-2305. CONTROLSS_PWMXBAR9_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR9_G1_SEL	R/W	0h	PWM XBAR9 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.88 CONTROLSS_PWMXBAR9_G2 Register

3.18.2.88.1 CONTROLSS_PWMXBAR9_G2 Register (Offset = 348h) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2306. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1348h

Figure 3-1224. CONTROLSS_PWMXBAR9_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR9_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR9_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR9_G2_SEL_ADC							
R/W							
0h							

Table 3-2307. CONTROLSS_PWMXBAR9_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR9_G2_SEL_EVTAGG	R/W	0h	PWM XBAR9 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR9_G2_SEL_ADC	R/W	0h	PWM XBAR9 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.89 CONTROLSS_PWMXBAR9_G3 Register

3.18.2.89.1 CONTROLSS_PWMXBAR9_G3 Register (Offset = 34Ch) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2308. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 134Ch

Figure 3-1225. CONTROLSS_PWMXBAR9_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR9_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR9_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR9_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR9_G3_SEL							
R/W							
0h							

Table 3-2309. CONTROLSS_PWMXBAR9_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR9_G3_SEL	R/W	0h	PWM XBAR9 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.90 CONTROLSS_PWMXBAR9_G4 Register

3.18.2.90.1 CONTROLSS_PWMXBAR9_G4 Register (Offset = 350h) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2310. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1350h

Figure 3-1226. CONTROLSS_PWMXBAR9_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR9_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR9_G4_SEL							
R/W							
0h							

Table 3-2311. CONTROLSS_PWMXBAR9_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR9_G4_SEL	R/W	0h	PWM XBAR9 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.91 CONTROLSS_PWMXBAR9_G5 Register

3.18.2.91.1 CONTROLSS_PWMXBAR9_G5 Register (Offset = 354h) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2312. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1354h

Figure 3-1227. CONTROLSS_PWMXBAR9_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR9_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR9_G5_SEL							
R/W							
0h							

Table 3-2313. CONTROLSS_PWMXBAR9_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR9_G5_SEL	R/W	0h	PWM XBAR9 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.92 CONTROLSS_PWMXBAR9_G6 Register

3.18.2.92.1 CONTROLSS_PWMXBAR9_G6 Register (Offset = 358h) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2314. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1358h

Figure 3-1228. CONTROLSS_PWMXBAR9_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR9_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR9_G6_SEL							
R/W							
0h							

Table 3-2315. CONTROLSS_PWMXBAR9_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR9_G6_SEL	R/W	0h	PWM XBAR9 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.93 CONTROLSS_PWMXBAR9_G7 Register

3.18.2.93.1 CONTROLSS_PWMXBAR9_G7 Register (Offset = 35Ch) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2316. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 135Ch

Figure 3-1229. CONTROLSS_PWMXBAR9_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR9_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR9_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR9_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2317. CONTROLSS_PWMXBAR9_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR9_G7_SEL_ECAP	R/W	0h	PWM XBAR9 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR9_G7_SEL_FSIRX	R/W	0h	PWM XBAR9 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR9_G7_SEL_EQEP	R/W	0h	PWM XBAR9 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.94 CONTROLSS_PWMXBAR9_G8 Register

3.18.2.94.1 CONTROLSS_PWMXBAR9_G8 Register (Offset = 360h) [reset = 0h]

PWM XBAR 9 Input Select.

Return to [Summary Table](#)

Table 3-2318. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1360h

Figure 3-1230. CONTROLSS_PWMXBAR9_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR9_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR9_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2319. CONTROLSS_PWMXBAR9_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR9_G8_SEL_S OCAB	R/W	0h	PWM XBAR9 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR9_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR9 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.95 CONTROLSS_PWMXBAR10_G0 Register

3.18.2.95.1 CONTROLSS_PWMXBAR10_G0 Register (Offset = 380h) [reset = 0h]

PWM XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-2320. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1380h

Figure 3-1231. CONTROLSS_PWMXBAR10_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR10_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR10_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR10_G0_SEL							
R/W							
0h							

Table 3-2321. CONTROLSS_PWMXBAR10_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR10_G0_SEL	R/W	0h	PWM XBAR10 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.96 CONTROLSS_PWMXBAR10_G1 Register

3.18.2.96.1 CONTROLSS_PWMXBAR10_G1 Register (Offset = 384h) [reset = 0h]

PWM XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-2322. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1384h

Figure 3-1232. CONTROLSS_PWMXBAR10_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR10_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR10_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR10_G1_SEL							
R/W							
0h							

Table 3-2323. CONTROLSS_PWMXBAR10_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR10_G1_SEL	R/W	0h	PWM XBAR10 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.97 CONTROLSS_PWMXBAR10_G2 Register
3.18.2.97.1 CONTROLSS_PWMXBAR10_G2 Register (Offset = 388h) [reset = 0h]

PWM XBAR 10 Input Select.

 Return to [Summary Table](#)
Table 3-2324. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1388h

Figure 3-1233. CONTROLSS_PWMXBAR10_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR10_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR10_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR10_G2_SEL_ADC							
R/W							
0h							

Table 3-2325. CONTROLSS_PWMXBAR10_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR10_G2_SEL_EVTAGG	R/W	0h	PWM XBAR10 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR10_G2_SEL_ADC	R/W	0h	PWM XBAR10 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.98 CONTROLSS_PWMXBAR10_G3 Register

3.18.2.98.1 CONTROLSS_PWMXBAR10_G3 Register (Offset = 38Ch) [reset = 0h]

PWM XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-2326. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 138Ch

Figure 3-1234. CONTROLSS_PWMXBAR10_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR10_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR10_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR10_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR10_G3_SEL							
R/W							
0h							

Table 3-2327. CONTROLSS_PWMXBAR10_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR10_G3_SEL	R/W	0h	PWM XBAR10 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.99 CONTROLSS_PWMXBAR10_G4 Register

3.18.2.99.1 CONTROLSS_PWMXBAR10_G4 Register (Offset = 390h) [reset = 0h]

PWM XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-2328. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1390h

Figure 3-1235. CONTROLSS_PWMXBAR10_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR10_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR10_G4_SEL							
R/W							
0h							

Table 3-2329. CONTROLSS_PWMXBAR10_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR10_G4_SEL	R/W	0h	PWM XBAR10 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.100 CONTROLSS_PWMXBAR10_G5 Register

3.18.2.100.1 CONTROLSS_PWMXBAR10_G5 Register (Offset = 394h) [reset = 0h]

PWM XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-2330. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1394h

Figure 3-1236. CONTROLSS_PWMXBAR10_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR10_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR10_G5_SEL							
R/W							
0h							

Table 3-2331. CONTROLSS_PWMXBAR10_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR10_G5_SEL	R/W	0h	PWM XBAR10 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.101 CONTROLSS_PWMXBAR10_G6 Register
3.18.2.101.1 CONTROLSS_PWMXBAR10_G6 Register (Offset = 398h) [reset = 0h]

PWM XBAR 10 Input Select.

 Return to [Summary Table](#)
Table 3-2332. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1398h

Figure 3-1237. CONTROLSS_PWMXBAR10_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR10_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR10_G6_SEL							
R/W							
0h							

Table 3-2333. CONTROLSS_PWMXBAR10_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR10_G6_SEL	R/W	0h	PWM XBAR10 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.102 CONTROLSS_PWMXBAR10_G7 Register

3.18.2.102.1 CONTROLSS_PWMXBAR10_G7 Register (Offset = 39Ch) [reset = 0h]

PWM XBAR 10 Input Select.

Return to [Summary Table](#)

Table 3-2334. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 139Ch

Figure 3-1238. CONTROLSS_PWMXBAR10_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR10_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR10_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR10_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2335. CONTROLSS_PWMXBAR10_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR10_G7_SEL_ECAP	R/W	0h	PWM XBAR10 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR10_G7_SEL_FSIRX	R/W	0h	PWM XBAR10 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR10_G7_SEL_EQEP	R/W	0h	PWM XBAR10 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.103 CONTROLSS_PWMXBAR10_G8 Register
3.18.2.103.1 CONTROLSS_PWMXBAR10_G8 Register (Offset = 3A0h) [reset = 0h]

PWM XBAR 10 Input Select.

 Return to [Summary Table](#)
Table 3-2336. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13A0h

Figure 3-1239. CONTROLSS_PWMXBAR10_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR10_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR10_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2337. CONTROLSS_PWMXBAR10_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR10_G8_SEL_S OCAB	R/W	0h	PWM XBAR10 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR10_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR10 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.104 CONTROLSS_PWMXBAR11_G0 Register

3.18.2.104.1 CONTROLSS_PWMXBAR11_G0 Register (Offset = 3C0h) [reset = 0h]

PWM XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-2338. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13C0h

Figure 3-1240. CONTROLSS_PWMXBAR11_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR11_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR11_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR11_G0_SEL							
R/W							
0h							

Table 3-2339. CONTROLSS_PWMXBAR11_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR11_G0_SEL	R/W	0h	PWM XBAR11 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.105 CONTROLSS_PWMXBAR11_G1 Register
3.18.2.105.1 CONTROLSS_PWMXBAR11_G1 Register (Offset = 3C4h) [reset = 0h]

PWM XBAR 11 Input Select.

 Return to [Summary Table](#)
Table 3-2340. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13C4h

Figure 3-1241. CONTROLSS_PWMXBAR11_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR11_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR11_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR11_G1_SEL							
R/W							
0h							

Table 3-2341. CONTROLSS_PWMXBAR11_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR11_G1_SEL	R/W	0h	PWM XBAR11 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.106 CONTROLSS_PWMXBAR11_G2 Register

3.18.2.106.1 CONTROLSS_PWMXBAR11_G2 Register (Offset = 3C8h) [reset = 0h]

PWM XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-2342. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13C8h

Figure 3-1242. CONTROLSS_PWMXBAR11_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR11_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR11_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR11_G2_SEL_ADC							
R/W							
0h							

Table 3-2343. CONTROLSS_PWMXBAR11_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR11_G2_SEL_EVTAGG	R/W	0h	PWM XBAR11 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR11_G2_SEL_ADC	R/W	0h	PWM XBAR11 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.107 CONTROLSS_PWMXBAR11_G3 Register
3.18.2.107.1 CONTROLSS_PWMXBAR11_G3 Register (Offset = 3CCh) [reset = 0h]

PWM XBAR 11 Input Select.

 Return to [Summary Table](#)
Table 3-2344. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13CCh

Figure 3-1243. CONTROLSS_PWMXBAR11_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR11_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR11_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR11_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR11_G3_SEL							
R/W							
0h							

Table 3-2345. CONTROLSS_PWMXBAR11_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR11_G3_SEL	R/W	0h	PWM XBAR11 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.108 CONTROLSS_PWMXBAR11_G4 Register

3.18.2.108.1 CONTROLSS_PWMXBAR11_G4 Register (Offset = 3D0h) [reset = 0h]

PWM XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-2346. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13D0h

Figure 3-1244. CONTROLSS_PWMXBAR11_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR11_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR11_G4_SEL							
R/W							
0h							

Table 3-2347. CONTROLSS_PWMXBAR11_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR11_G4_SEL	R/W	0h	PWM XBAR11 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.109 CONTROLSS_PWMXBAR11_G5 Register
3.18.2.109.1 CONTROLSS_PWMXBAR11_G5 Register (Offset = 3D4h) [reset = 0h]

PWM XBAR 11 Input Select.

 Return to [Summary Table](#)
Table 3-2348. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13D4h

Figure 3-1245. CONTROLSS_PWMXBAR11_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR11_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR11_G5_SEL							
R/W							
0h							

Table 3-2349. CONTROLSS_PWMXBAR11_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR11_G5_SEL	R/W	0h	PWM XBAR11 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.110 CONTROLSS_PWMXBAR11_G6 Register

3.18.2.110.1 CONTROLSS_PWMXBAR11_G6 Register (Offset = 3D8h) [reset = 0h]

PWM XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-2350. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13D8h

Figure 3-1246. CONTROLSS_PWMXBAR11_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR11_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR11_G6_SEL							
R/W							
0h							

Table 3-2351. CONTROLSS_PWMXBAR11_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR11_G6_SEL	R/W	0h	PWM XBAR11 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.111 CONTROLSS_PWMXBAR11_G7 Register
3.18.2.111.1 CONTROLSS_PWMXBAR11_G7 Register (Offset = 3DCh) [reset = 0h]

PWM XBAR 11 Input Select.

 Return to [Summary Table](#)
Table 3-2352. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13DCh

Figure 3-1247. CONTROLSS_PWMXBAR11_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR11_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR11_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR11_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2353. CONTROLSS_PWMXBAR11_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR11_G7_SEL_ECAP	R/W	0h	PWM XBAR11 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR11_G7_SEL_FSIRX	R/W	0h	PWM XBAR11 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR11_G7_SEL_EQEP	R/W	0h	PWM XBAR11 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.112 CONTROLSS_PWMXBAR11_G8 Register

3.18.2.112.1 CONTROLSS_PWMXBAR11_G8 Register (Offset = 3E0h) [reset = 0h]

PWM XBAR 11 Input Select.

Return to [Summary Table](#)

Table 3-2354. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 13E0h

Figure 3-1248. CONTROLSS_PWMXBAR11_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR11_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR11_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2355. CONTROLSS_PWMXBAR11_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR11_G8_SEL_S OCAB	R/W	0h	PWM XBAR11 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR11_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR11 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.113 CONTROLSS_PWMXBAR12_G0 Register
3.18.2.113.1 CONTROLSS_PWMXBAR12_G0 Register (Offset = 400h) [reset = 0h]

PWM XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-2356. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1400h

Figure 3-1249. CONTROLSS_PWMXBAR12_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR12_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR12_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR12_G0_SEL							
R/W							
0h							

Table 3-2357. CONTROLSS_PWMXBAR12_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR12_G0_SEL	R/W	0h	PWM XBAR12 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.114 CONTROLSS_PWMXBAR12_G1 Register

3.18.2.114.1 CONTROLSS_PWMXBAR12_G1 Register (Offset = 404h) [reset = 0h]

PWM XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-2358. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1404h

Figure 3-1250. CONTROLSS_PWMXBAR12_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR12_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR12_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR12_G1_SEL							
R/W							
0h							

Table 3-2359. CONTROLSS_PWMXBAR12_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR12_G1_SEL	R/W	0h	PWM XBAR12 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.115 CONTROLSS_PWMXBAR12_G2 Register
3.18.2.115.1 CONTROLSS_PWMXBAR12_G2 Register (Offset = 408h) [reset = 0h]

PWM XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-2360. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1408h

Figure 3-1251. CONTROLSS_PWMXBAR12_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR12_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR12_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR12_G2_SEL_ADC							
R/W							
0h							

Table 3-2361. CONTROLSS_PWMXBAR12_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR12_G2_SEL_EVTAGG	R/W	0h	PWM XBAR12 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR12_G2_SEL_ADC	R/W	0h	PWM XBAR12 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.116 CONTROLSS_PWMXBAR12_G3 Register

3.18.2.116.1 CONTROLSS_PWMXBAR12_G3 Register (Offset = 40Ch) [reset = 0h]

PWM XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-2362. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 140Ch

Figure 3-1252. CONTROLSS_PWMXBAR12_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR12_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR12_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR12_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR12_G3_SEL							
R/W							
0h							

Table 3-2363. CONTROLSS_PWMXBAR12_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR12_G3_SEL	R/W	0h	PWM XBAR12 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.117 CONTROLSS_PWMXBAR12_G4 Register
3.18.2.117.1 CONTROLSS_PWMXBAR12_G4 Register (Offset = 410h) [reset = 0h]

PWM XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-2364. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1410h

Figure 3-1253. CONTROLSS_PWMXBAR12_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR12_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR12_G4_SEL							
R/W							
0h							

Table 3-2365. CONTROLSS_PWMXBAR12_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR12_G4_SEL	R/W	0h	PWM XBAR12 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.118 CONTROLSS_PWMXBAR12_G5 Register

3.18.2.118.1 CONTROLSS_PWMXBAR12_G5 Register (Offset = 414h) [reset = 0h]

PWM XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-2366. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1414h

Figure 3-1254. CONTROLSS_PWMXBAR12_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR12_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR12_G5_SEL							
R/W							
0h							

Table 3-2367. CONTROLSS_PWMXBAR12_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR12_G5_SEL	R/W	0h	PWM XBAR12 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.119 CONTROLSS_PWMXBAR12_G6 Register
3.18.2.119.1 CONTROLSS_PWMXBAR12_G6 Register (Offset = 418h) [reset = 0h]

PWM XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-2368. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1418h

Figure 3-1255. CONTROLSS_PWMXBAR12_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR12_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR12_G6_SEL							
R/W							
0h							

Table 3-2369. CONTROLSS_PWMXBAR12_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR12_G6_SEL	R/W	0h	PWM XBAR12 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.120 CONTROLSS_PWMXBAR12_G7 Register

3.18.2.120.1 CONTROLSS_PWMXBAR12_G7 Register (Offset = 41Ch) [reset = 0h]

PWM XBAR 12 Input Select.

Return to [Summary Table](#)

Table 3-2370. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 141Ch

Figure 3-1256. CONTROLSS_PWMXBAR12_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR12_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR12_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR12_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2371. CONTROLSS_PWMXBAR12_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR12_G7_SEL_ECAP	R/W	0h	PWM XBAR12 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR12_G7_SEL_FSIRX	R/W	0h	PWM XBAR12 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR12_G7_SEL_EQEP	R/W	0h	PWM XBAR12 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.121 CONTROLSS_PWMXBAR12_G8 Register
3.18.2.121.1 CONTROLSS_PWMXBAR12_G8 Register (Offset = 420h) [reset = 0h]

PWM XBAR 12 Input Select.

 Return to [Summary Table](#)
Table 3-2372. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1420h

Figure 3-1257. CONTROLSS_PWMXBAR12_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR12_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR12_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2373. CONTROLSS_PWMXBAR12_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR12_G8_SEL_S OCAB	R/W	0h	PWM XBAR12 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR12_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR12 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.122 CONTROLSS_PWMXBAR13_G0 Register

3.18.2.122.1 CONTROLSS_PWMXBAR13_G0 Register (Offset = 440h) [reset = 0h]

PWM XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-2374. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1440h

Figure 3-1258. CONTROLSS_PWMXBAR13_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR13_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR13_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR13_G0_SEL							
R/W							
0h							

Table 3-2375. CONTROLSS_PWMXBAR13_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR13_G0_SEL	R/W	0h	PWM XBAR13 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.123 CONTROLSS_PWMXBAR13_G1 Register
3.18.2.123.1 CONTROLSS_PWMXBAR13_G1 Register (Offset = 444h) [reset = 0h]

PWM XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-2376. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1444h

Figure 3-1259. CONTROLSS_PWMXBAR13_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR13_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR13_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR13_G1_SEL							
R/W							
0h							

Table 3-2377. CONTROLSS_PWMXBAR13_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR13_G1_SEL	R/W	0h	PWM XBAR13 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.124 CONTROLSS_PWMXBAR13_G2 Register

3.18.2.124.1 CONTROLSS_PWMXBAR13_G2 Register (Offset = 448h) [reset = 0h]

PWM XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-2378. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1448h

Figure 3-1260. CONTROLSS_PWMXBAR13_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR13_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR13_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR13_G2_SEL_ADC							
R/W							
0h							

Table 3-2379. CONTROLSS_PWMXBAR13_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR13_G2_SEL_EVTAGG	R/W	0h	PWM XBAR13 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR13_G2_SEL_ADC	R/W	0h	PWM XBAR13 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.125 CONTROLSS_PWMXBAR13_G3 Register
3.18.2.125.1 CONTROLSS_PWMXBAR13_G3 Register (Offset = 44Ch) [reset = 0h]

PWM XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-2380. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 144Ch

Figure 3-1261. CONTROLSS_PWMXBAR13_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR13_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR13_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR13_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR13_G3_SEL							
R/W							
0h							

Table 3-2381. CONTROLSS_PWMXBAR13_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR13_G3_SEL	R/W	0h	PWM XBAR13 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.126 CONTROLSS_PWMXBAR13_G4 Register

3.18.2.126.1 CONTROLSS_PWMXBAR13_G4 Register (Offset = 450h) [reset = 0h]

PWM XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-2382. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1450h

Figure 3-1262. CONTROLSS_PWMXBAR13_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR13_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR13_G4_SEL							
R/W							
0h							

Table 3-2383. CONTROLSS_PWMXBAR13_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR13_G4_SEL	R/W	0h	PWM XBAR13 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.127 CONTROLSS_PWMXBAR13_G5 Register
3.18.2.127.1 CONTROLSS_PWMXBAR13_G5 Register (Offset = 454h) [reset = 0h]

PWM XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-2384. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1454h

Figure 3-1263. CONTROLSS_PWMXBAR13_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR13_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR13_G5_SEL							
R/W							
0h							

Table 3-2385. CONTROLSS_PWMXBAR13_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR13_G5_SEL	R/W	0h	PWM XBAR13 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.128 CONTROLSS_PWMXBAR13_G6 Register

3.18.2.128.1 CONTROLSS_PWMXBAR13_G6 Register (Offset = 458h) [reset = 0h]

PWM XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-2386. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1458h

Figure 3-1264. CONTROLSS_PWMXBAR13_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR13_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR13_G6_SEL							
R/W							
0h							

Table 3-2387. CONTROLSS_PWMXBAR13_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR13_G6_SEL	R/W	0h	PWM XBAR13 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.129 CONTROLSS_PWMXBAR13_G7 Register
3.18.2.129.1 CONTROLSS_PWMXBAR13_G7 Register (Offset = 45Ch) [reset = 0h]

PWM XBAR 13 Input Select.

 Return to [Summary Table](#)
Table 3-2388. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 145Ch

Figure 3-1265. CONTROLSS_PWMXBAR13_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR13_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR13_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR13_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2389. CONTROLSS_PWMXBAR13_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR13_G7_SEL_ECAP	R/W	0h	PWM XBAR13 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR13_G7_SEL_FSIRX	R/W	0h	PWM XBAR13 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR13_G7_SEL_EQEP	R/W	0h	PWM XBAR13 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.130 CONTROLSS_PWMXBAR13_G8 Register

3.18.2.130.1 CONTROLSS_PWMXBAR13_G8 Register (Offset = 460h) [reset = 0h]

PWM XBAR 13 Input Select.

Return to [Summary Table](#)

Table 3-2390. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1460h

Figure 3-1266. CONTROLSS_PWMXBAR13_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR13_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR13_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2391. CONTROLSS_PWMXBAR13_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR13_G8_SEL_SOCAB	R/W	0h	PWM XBAR13 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR13_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR13 G8 Input Select 0:SYNCOUXBAR0.TRIPOUT 1:SYNCOUXBAR1.TRIPOUT

3.18.2.131 CONTROLSS_PWMXBAR14_G0 Register
3.18.2.131.1 CONTROLSS_PWMXBAR14_G0 Register (Offset = 480h) [reset = 0h]

PWM XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-2392. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1480h

Figure 3-1267. CONTROLSS_PWMXBAR14_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR14_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR14_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR14_G0_SEL							
R/W							
0h							

Table 3-2393. CONTROLSS_PWMXBAR14_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR14_G0_SEL	R/W	0h	PWM XBAR14 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.132 CONTROLSS_PWMXBAR14_G1 Register

3.18.2.132.1 CONTROLSS_PWMXBAR14_G1 Register (Offset = 484h) [reset = 0h]

PWM XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-2394. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1484h

Figure 3-1268. CONTROLSS_PWMXBAR14_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR14_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR14_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR14_G1_SEL							
R/W							
0h							

Table 3-2395. CONTROLSS_PWMXBAR14_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR14_G1_SEL	R/W	0h	PWM XBAR14 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.133 CONTROLSS_PWMXBAR14_G2 Register
3.18.2.133.1 CONTROLSS_PWMXBAR14_G2 Register (Offset = 488h) [reset = 0h]

PWM XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-2396. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1488h

Figure 3-1269. CONTROLSS_PWMXBAR14_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR14_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR14_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR14_G2_SEL_ADC							
R/W							
0h							

Table 3-2397. CONTROLSS_PWMXBAR14_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR14_G2_SEL_EVTAGG	R/W	0h	PWM XBAR14 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR14_G2_SEL_ADC	R/W	0h	PWM XBAR14 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.134 CONTROLSS_PWMXBAR14_G3 Register

3.18.2.134.1 CONTROLSS_PWMXBAR14_G3 Register (Offset = 48Ch) [reset = 0h]

PWM XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-2398. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 148Ch

Figure 3-1270. CONTROLSS_PWMXBAR14_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR14_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR14_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR14_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR14_G3_SEL							
R/W							
0h							

Table 3-2399. CONTROLSS_PWMXBAR14_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR14_G3_SEL	R/W	0h	PWM XBAR14 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.135 CONTROLSS_PWMXBAR14_G4 Register
3.18.2.135.1 CONTROLSS_PWMXBAR14_G4 Register (Offset = 490h) [reset = 0h]

PWM XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-2400. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1490h

Figure 3-1271. CONTROLSS_PWMXBAR14_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR14_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR14_G4_SEL							
R/W							
0h							

Table 3-2401. CONTROLSS_PWMXBAR14_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR14_G4_SEL	R/W	0h	PWM XBAR14 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.136 CONTROLSS_PWMXBAR14_G5 Register

3.18.2.136.1 CONTROLSS_PWMXBAR14_G5 Register (Offset = 494h) [reset = 0h]

PWM XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-2402. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1494h

Figure 3-1272. CONTROLSS_PWMXBAR14_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR14_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR14_G5_SEL							
R/W							
0h							

Table 3-2403. CONTROLSS_PWMXBAR14_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR14_G5_SEL	R/W	0h	PWM XBAR14 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.137 CONTROLSS_PWMXBAR14_G6 Register
3.18.2.137.1 CONTROLSS_PWMXBAR14_G6 Register (Offset = 498h) [reset = 0h]

PWM XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-2404. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1498h

Figure 3-1273. CONTROLSS_PWMXBAR14_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR14_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR14_G6_SEL							
R/W							
0h							

Table 3-2405. CONTROLSS_PWMXBAR14_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR14_G6_SEL	R/W	0h	PWM XBAR14 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.138 CONTROLSS_PWMXBAR14_G7 Register

3.18.2.138.1 CONTROLSS_PWMXBAR14_G7 Register (Offset = 49Ch) [reset = 0h]

PWM XBAR 14 Input Select.

Return to [Summary Table](#)

Table 3-2406. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 149Ch

Figure 3-1274. CONTROLSS_PWMXBAR14_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR14_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR14_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR14_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2407. CONTROLSS_PWMXBAR14_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR14_G7_SEL_ECAP	R/W	0h	PWM XBAR14 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR14_G7_SEL_FSIRX	R/W	0h	PWM XBAR14 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR14_G7_SEL_EQEP	R/W	0h	PWM XBAR14 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.139 CONTROLSS_PWMXBAR14_G8 Register
3.18.2.139.1 CONTROLSS_PWMXBAR14_G8 Register (Offset = 4A0h) [reset = 0h]

PWM XBAR 14 Input Select.

 Return to [Summary Table](#)
Table 3-2408. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14A0h

Figure 3-1275. CONTROLSS_PWMXBAR14_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR14_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR14_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2409. CONTROLSS_PWMXBAR14_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR14_G8_SEL_S OCAB	R/W	0h	PWM XBAR14 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR14_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR14 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.140 CONTROLSS_PWMXBAR15_G0 Register

3.18.2.140.1 CONTROLSS_PWMXBAR15_G0 Register (Offset = 4C0h) [reset = 0h]

PWM XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-2410. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14C0h

Figure 3-1276. CONTROLSS_PWMXBAR15_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR15_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR15_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR15_G0_SEL							
R/W							
0h							

Table 3-2411. CONTROLSS_PWMXBAR15_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR15_G0_SEL	R/W	0h	PWM XBAR15 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.141 CONTROLSS_PWMXBAR15_G1 Register
3.18.2.141.1 CONTROLSS_PWMXBAR15_G1 Register (Offset = 4C4h) [reset = 0h]

PWM XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-2412. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14C4h

Figure 3-1277. CONTROLSS_PWMXBAR15_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR15_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR15_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR15_G1_SEL							
R/W							
0h							

Table 3-2413. CONTROLSS_PWMXBAR15_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR15_G1_SEL	R/W	0h	PWM XBAR15 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.142 CONTROLSS_PWMXBAR15_G2 Register

3.18.2.142.1 CONTROLSS_PWMXBAR15_G2 Register (Offset = 4C8h) [reset = 0h]

PWM XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-2414. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14C8h

Figure 3-1278. CONTROLSS_PWMXBAR15_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR15_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR15_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR15_G2_SEL_ADC							
R/W							
0h							

Table 3-2415. CONTROLSS_PWMXBAR15_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR15_G2_SEL_EVTAGG	R/W	0h	PWM XBAR15 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR15_G2_SEL_ADC	R/W	0h	PWM XBAR15 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.143 CONTROLSS_PWMXBAR15_G3 Register
3.18.2.143.1 CONTROLSS_PWMXBAR15_G3 Register (Offset = 4CCh) [reset = 0h]

PWM XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-2416. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14CCh

Figure 3-1279. CONTROLSS_PWMXBAR15_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR15_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR15_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR15_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR15_G3_SEL							
R/W							
0h							

Table 3-2417. CONTROLSS_PWMXBAR15_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR15_G3_SEL	R/W	0h	PWM XBAR15 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.144 CONTROLSS_PWMXBAR15_G4 Register

3.18.2.144.1 CONTROLSS_PWMXBAR15_G4 Register (Offset = 4D0h) [reset = 0h]

PWM XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-2418. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14D0h

Figure 3-1280. CONTROLSS_PWMXBAR15_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR15_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR15_G4_SEL							
R/W							
0h							

Table 3-2419. CONTROLSS_PWMXBAR15_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR15_G4_SEL	R/W	0h	PWM XBAR15 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.145 CONTROLSS_PWMXBAR15_G5 Register
3.18.2.145.1 CONTROLSS_PWMXBAR15_G5 Register (Offset = 4D4h) [reset = 0h]

PWM XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-2420. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14D4h

Figure 3-1281. CONTROLSS_PWMXBAR15_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR15_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR15_G5_SEL							
R/W							
0h							

Table 3-2421. CONTROLSS_PWMXBAR15_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR15_G5_SEL	R/W	0h	PWM XBAR15 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.146 CONTROLSS_PWMXBAR15_G6 Register

3.18.2.146.1 CONTROLSS_PWMXBAR15_G6 Register (Offset = 4D8h) [reset = 0h]

PWM XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-2422. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14D8h

Figure 3-1282. CONTROLSS_PWMXBAR15_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR15_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR15_G6_SEL							
R/W							
0h							

Table 3-2423. CONTROLSS_PWMXBAR15_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR15_G6_SEL	R/W	0h	PWM XBAR15 G6 input bit select. Input source is PWM DEL ACTIVE 1: PWM DEL ACTIVE bit[x] selected 0: PWM DEL ACTIVE bit[x] is de-selected

3.18.2.147 CONTROLSS_PWMXBAR15_G7 Register
3.18.2.147.1 CONTROLSS_PWMXBAR15_G7 Register (Offset = 4DCh) [reset = 0h]

PWM XBAR 15 Input Select.

 Return to [Summary Table](#)
Table 3-2424. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14DCh

Figure 3-1283. CONTROLSS_PWMXBAR15_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR15_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR15_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR15_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2425. CONTROLSS_PWMXBAR15_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR15_G7_SEL_ECAP	R/W	0h	PWM XBAR15 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR15_G7_SEL_FSIRX	R/W	0h	PWM XBAR15 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR15_G7_SEL_EQEP	R/W	0h	PWM XBAR15 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.148 CONTROLSS_PWMXBAR15_G8 Register

3.18.2.148.1 CONTROLSS_PWMXBAR15_G8 Register (Offset = 4E0h) [reset = 0h]

PWM XBAR 15 Input Select.

Return to [Summary Table](#)

Table 3-2426. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 14E0h

Figure 3-1284. CONTROLSS_PWMXBAR15_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR15_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR15_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2427. CONTROLSS_PWMXBAR15_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR15_G8_SEL_SOCAB	R/W	0h	PWM XBAR15 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR15_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR15 G8 Input Select 0:SYNCOUXTBAR0.TRIPOUT 1:SYNCOUXTBAR1.TRIPOUT

3.18.2.149 CONTROLSS_PWMXBAR16_G0 Register
3.18.2.149.1 CONTROLSS_PWMXBAR16_G0 Register (Offset = 500h) [reset = 0h]

PWM XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-2428. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1500h

Figure 3-1285. CONTROLSS_PWMXBAR16_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR16_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR16_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR16_G0_SEL							
R/W							
0h							

Table 3-2429. CONTROLSS_PWMXBAR16_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR16_G0_SEL	R/W	0h	PWM XBAR16 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH 18: CMP12SS9.CTRIPL 19: CMP12SS9.CTRIPH

3.18.2.150 CONTROLSS_PWMXBAR16_G1 Register

3.18.2.150.1 CONTROLSS_PWMXBAR16_G1 Register (Offset = 504h) [reset = 0h]

PWM XBAR 16 Input Select.

Return to [Summary Table](#)

Table 3-2430. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1504h

Figure 3-1286. CONTROLSS_PWMXBAR16_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR16_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR16_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR16_G1_SEL							
R/W							
0h							

Table 3-2431. CONTROLSS_PWMXBAR16_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR16_G1_SEL	R/W	0h	PWM XBAR16 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.151 CONTROLSS_PWMXBAR16_G2 Register
3.18.2.151.1 CONTROLSS_PWMXBAR16_G2 Register (Offset = 508h) [reset = 0h]

PWM XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-2432. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1508h

Figure 3-1287. CONTROLSS_PWMXBAR16_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR16_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR16_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR16_G2_SEL_ADC							
R/W							
0h							

Table 3-2433. CONTROLSS_PWMXBAR16_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR16_G2_SEL_EVTAGG	R/W	0h	PWM XBAR16 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR16_G2_SEL_ADC	R/W	0h	PWM XBAR16 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.152 CONTROLSS_PWMXBAR16_G3 Register

3.18.2.152.1 CONTROLSS_PWMXBAR16_G3 Register (Offset = 50Ch) [reset = 0h]

PWM XBAR 16 Input Select.

Return to [Summary Table](#)

Table 3-2434. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 150Ch

Figure 3-1288. CONTROLSS_PWMXBAR16_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR16_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR16_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR16_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR16_G3_SEL							
R/W							
0h							

Table 3-2435. CONTROLSS_PWMXBAR16_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR16_G3_SEL	R/W	0h	PWM XBAR16 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.153 CONTROLSS_PWMXBAR16_G4 Register
3.18.2.153.1 CONTROLSS_PWMXBAR16_G4 Register (Offset = 510h) [reset = 0h]

PWM XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-2436. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1510h

Figure 3-1289. CONTROLSS_PWMXBAR16_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR16_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR16_G4_SEL							
R/W							
0h							

Table 3-2437. CONTROLSS_PWMXBAR16_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR16_G4_SEL	R/W	0h	PWM XBAR16 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.154 CONTROLSS_PWMXBAR16_G5 Register

3.18.2.154.1 CONTROLSS_PWMXBAR16_G5 Register (Offset = 514h) [reset = 0h]

PWM XBAR 16 Input Select.

Return to [Summary Table](#)

Table 3-2438. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1514h

Figure 3-1290. CONTROLSS_PWMXBAR16_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR16_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR16_G5_SEL							
R/W							
0h							

Table 3-2439. CONTROLSS_PWMXBAR16_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR16_G5_SEL	R/W	0h	PWM XBAR16 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.155 CONTROLSS_PWMXBAR16_G6 Register
3.18.2.155.1 CONTROLSS_PWMXBAR16_G6 Register (Offset = 518h) [reset = 0h]

PWM XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-2440. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1518h

Figure 3-1291. CONTROLSS_PWMXBAR16_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR16_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR16_G6_SEL							
R/W							
0h							

Table 3-2441. CONTROLSS_PWMXBAR16_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR16_G6_SEL	R/W	0h	PWM XBAR16 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.156 CONTROLSS_PWMXBAR16_G7 Register

3.18.2.156.1 CONTROLSS_PWMXBAR16_G7 Register (Offset = 51Ch) [reset = 0h]

PWM XBAR 16 Input Select.

Return to [Summary Table](#)

Table 3-2442. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 151Ch

Figure 3-1292. CONTROLSS_PWMXBAR16_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR16_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR16_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR16_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2443. CONTROLSS_PWMXBAR16_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR16_G7_SEL_ECAP	R/W	0h	PWM XBAR16 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR16_G7_SEL_FSIRX	R/W	0h	PWM XBAR16 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR16_G7_SEL_EQEP	R/W	0h	PWM XBAR16 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.157 CONTROLSS_PWMXBAR16_G8 Register
3.18.2.157.1 CONTROLSS_PWMXBAR16_G8 Register (Offset = 520h) [reset = 0h]

PWM XBAR 16 Input Select.

 Return to [Summary Table](#)
Table 3-2444. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1520h

Figure 3-1293. CONTROLSS_PWMXBAR16_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR16_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR16_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2445. CONTROLSS_PWMXBAR16_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR16_G8_SEL_S OCAB	R/W	0h	PWM XBAR16 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR16_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR16 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.158 CONTROLSS_PWMXBAR17_G0 Register

3.18.2.158.1 CONTROLSS_PWMXBAR17_G0 Register (Offset = 540h) [reset = 0h]

PWM XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-2446. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1540h

Figure 3-1294. CONTROLSS_PWMXBAR17_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR17_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR17_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR17_G0_SEL							
R/W							
0h							

Table 3-2447. CONTROLSS_PWMXBAR17_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR17_G0_SEL	R/W	0h	PWM XBAR17 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.159 CONTROLSS_PWMXBAR17_G1 Register
3.18.2.159.1 CONTROLSS_PWMXBAR17_G1 Register (Offset = 544h) [reset = 0h]

PWM XBAR 17 Input Select.

 Return to [Summary Table](#)
Table 3-2448. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1544h

Figure 3-1295. CONTROLSS_PWMXBAR17_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR17_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR17_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR17_G1_SEL							
R/W							
0h							

Table 3-2449. CONTROLSS_PWMXBAR17_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR17_G1_SEL	R/W	0h	PWM XBAR17 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.160 CONTROLSS_PWMXBAR17_G2 Register

3.18.2.160.1 CONTROLSS_PWMXBAR17_G2 Register (Offset = 548h) [reset = 0h]

PWM XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-2450. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1548h

Figure 3-1296. CONTROLSS_PWMXBAR17_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR17_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR17_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR17_G2_SEL_ADC							
R/W							
0h							

Table 3-2451. CONTROLSS_PWMXBAR17_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR17_G2_SEL_EVTAGG	R/W	0h	PWM XBAR17 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR17_G2_SEL_ADC	R/W	0h	PWM XBAR17 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.161 CONTROLSS_PWMXBAR17_G3 Register
3.18.2.161.1 CONTROLSS_PWMXBAR17_G3 Register (Offset = 54Ch) [reset = 0h]

PWM XBAR 17 Input Select.

 Return to [Summary Table](#)
Table 3-2452. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 154Ch

Figure 3-1297. CONTROLSS_PWMXBAR17_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR17_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR17_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR17_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR17_G3_SEL							
R/W							
0h							

Table 3-2453. CONTROLSS_PWMXBAR17_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR17_G3_SEL	R/W	0h	PWM XBAR17 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.162 CONTROLSS_PWMXBAR17_G4 Register

3.18.2.162.1 CONTROLSS_PWMXBAR17_G4 Register (Offset = 550h) [reset = 0h]

PWM XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-2454. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1550h

Figure 3-1298. CONTROLSS_PWMXBAR17_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR17_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR17_G4_SEL							
R/W							
0h							

Table 3-2455. CONTROLSS_PWMXBAR17_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR17_G4_SEL	R/W	0h	PWM XBAR17 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.163 CONTROLSS_PWMXBAR17_G5 Register

3.18.2.163.1 CONTROLSS_PWMXBAR17_G5 Register (Offset = 554h) [reset = 0h]

PWM XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-2456. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1554h

Figure 3-1299. CONTROLSS_PWMXBAR17_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR17_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR17_G5_SEL							
R/W							
0h							

Table 3-2457. CONTROLSS_PWMXBAR17_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR17_G5_SEL	R/W	0h	PWM XBAR17 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.164 CONTROLSS_PWMXBAR17_G6 Register

3.18.2.164.1 CONTROLSS_PWMXBAR17_G6 Register (Offset = 558h) [reset = 0h]

PWM XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-2458. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1558h

Figure 3-1300. CONTROLSS_PWMXBAR17_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR17_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR17_G6_SEL							
R/W							
0h							

Table 3-2459. CONTROLSS_PWMXBAR17_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR17_G6_SEL	R/W	0h	PWM XBAR17 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.165 CONTROLSS_PWMXBAR17_G7 Register
3.18.2.165.1 CONTROLSS_PWMXBAR17_G7 Register (Offset = 55Ch) [reset = 0h]

PWM XBAR 17 Input Select.

 Return to [Summary Table](#)
Table 3-2460. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 155Ch

Figure 3-1301. CONTROLSS_PWMXBAR17_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR17_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR17_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR17_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2461. CONTROLSS_PWMXBAR17_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR17_G7_SEL_ECAP	R/W	0h	PWM XBAR17 G7 Input Select 23:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR17_G7_SEL_FSIRX	R/W	0h	PWM XBAR17 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR17_G7_SEL_EQEP	R/W	0h	PWM XBAR17 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.166 CONTROLSS_PWMXBAR17_G8 Register

3.18.2.166.1 CONTROLSS_PWMXBAR17_G8 Register (Offset = 560h) [reset = 0h]

PWM XBAR 17 Input Select.

Return to [Summary Table](#)

Table 3-2462. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1560h

Figure 3-1302. CONTROLSS_PWMXBAR17_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR17_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR17_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2463. CONTROLSS_PWMXBAR17_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR17_G8_SEL_S OCAB	R/W	0h	PWM XBAR17 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR17_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR17 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.167 CONTROLSS_PWMXBAR18_G0 Register
3.18.2.167.1 CONTROLSS_PWMXBAR18_G0 Register (Offset = 580h) [reset = 0h]

PWM XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-2464. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1580h

Figure 3-1303. CONTROLSS_PWMXBAR18_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR18_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR18_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR18_G0_SEL							
R/W							
0h							

Table 3-2465. CONTROLSS_PWMXBAR18_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR18_G0_SEL	R/W	0h	PWM XBAR18 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.168 CONTROLSS_PWMXBAR18_G1 Register

3.18.2.168.1 CONTROLSS_PWMXBAR18_G1 Register (Offset = 584h) [reset = 0h]

PWM XBAR 18 Input Select.

Return to [Summary Table](#)

Table 3-2466. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1584h

Figure 3-1304. CONTROLSS_PWMXBAR18_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR18_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR18_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR18_G1_SEL							
R/W							
0h							

Table 3-2467. CONTROLSS_PWMXBAR18_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR18_G1_SEL	R/W	0h	PWM XBAR18 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.169 CONTROLSS_PWMXBAR18_G2 Register
3.18.2.169.1 CONTROLSS_PWMXBAR18_G2 Register (Offset = 588h) [reset = 0h]

PWM XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-2468. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1588h

Figure 3-1305. CONTROLSS_PWMXBAR18_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR18_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR18_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR18_G2_SEL_ADC							
R/W							
0h							

Table 3-2469. CONTROLSS_PWMXBAR18_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR18_G2_SEL_EVTAGG	R/W	0h	PWM XBAR18 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR18_G2_SEL_ADC	R/W	0h	PWM XBAR18 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.170 CONTROLSS_PWMXBAR18_G3 Register

3.18.2.170.1 CONTROLSS_PWMXBAR18_G3 Register (Offset = 58Ch) [reset = 0h]

PWM XBAR 18 Input Select.

Return to [Summary Table](#)

Table 3-2470. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 158Ch

Figure 3-1306. CONTROLSS_PWMXBAR18_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR18_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR18_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR18_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR18_G3_SEL							
R/W							
0h							

Table 3-2471. CONTROLSS_PWMXBAR18_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR18_G3_SEL	R/W	0h	PWM XBAR18 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.171 CONTROLSS_PWMXBAR18_G4 Register
3.18.2.171.1 CONTROLSS_PWMXBAR18_G4 Register (Offset = 590h) [reset = 0h]

PWM XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-2472. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1590h

Figure 3-1307. CONTROLSS_PWMXBAR18_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR18_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR18_G4_SEL							
R/W							
0h							

Table 3-2473. CONTROLSS_PWMXBAR18_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR18_G4_SEL	R/W	0h	PWM XBAR18 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.172 CONTROLSS_PWMXBAR18_G5 Register

3.18.2.172.1 CONTROLSS_PWMXBAR18_G5 Register (Offset = 594h) [reset = 0h]

PWM XBAR 18 Input Select.

Return to [Summary Table](#)

Table 3-2474. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1594h

Figure 3-1308. CONTROLSS_PWMXBAR18_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR18_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR18_G5_SEL							
R/W							
0h							

Table 3-2475. CONTROLSS_PWMXBAR18_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR18_G5_SEL	R/W	0h	PWM XBAR18 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.173 CONTROLSS_PWMXBAR18_G6 Register
3.18.2.173.1 CONTROLSS_PWMXBAR18_G6 Register (Offset = 598h) [reset = 0h]

PWM XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-2476. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1598h

Figure 3-1309. CONTROLSS_PWMXBAR18_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR18_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR18_G6_SEL							
R/W							
0h							

Table 3-2477. CONTROLSS_PWMXBAR18_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR18_G6_SEL	R/W	0h	PWM XBAR18 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.174 CONTROLSS_PWMXBAR18_G7 Register

3.18.2.174.1 CONTROLSS_PWMXBAR18_G7 Register (Offset = 59Ch) [reset = 0h]

PWM XBAR 18 Input Select.

Return to [Summary Table](#)

Table 3-2478. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 159Ch

Figure 3-1310. CONTROLSS_PWMXBAR18_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR18_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR18_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR18_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2479. CONTROLSS_PWMXBAR18_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR18_G7_SEL_ECAP	R/W	0h	PWM XBAR18 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR18_G7_SEL_FSIRX	R/W	0h	PWM XBAR18 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR18_G7_SEL_EQEP	R/W	0h	PWM XBAR18 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.175 CONTROLSS_PWMXBAR18_G8 Register
3.18.2.175.1 CONTROLSS_PWMXBAR18_G8 Register (Offset = 5A0h) [reset = 0h]

PWM XBAR 18 Input Select.

 Return to [Summary Table](#)
Table 3-2480. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15A0h

Figure 3-1311. CONTROLSS_PWMXBAR18_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR18_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR18_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2481. CONTROLSS_PWMXBAR18_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR18_G8_SEL_S OCAB	R/W	0h	PWM XBAR18 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR18_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR18 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.176 CONTROLSS_PWMXBAR19_G0 Register

3.18.2.176.1 CONTROLSS_PWMXBAR19_G0 Register (Offset = 5C0h) [reset = 0h]

PWM XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-2482. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15C0h

Figure 3-1312. CONTROLSS_PWMXBAR19_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR19_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR19_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR19_G0_SEL							
R/W							
0h							

Table 3-2483. CONTROLSS_PWMXBAR19_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR19_G0_SEL	R/W	0h	PWM XBAR19 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.177 CONTROLSS_PWMXBAR19_G1 Register
3.18.2.177.1 CONTROLSS_PWMXBAR19_G1 Register (Offset = 5C4h) [reset = 0h]

PWM XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-2484. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15C4h

Figure 3-1313. CONTROLSS_PWMXBAR19_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR19_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR19_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR19_G1_SEL							
R/W							
0h							

Table 3-2485. CONTROLSS_PWMXBAR19_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR19_G1_SEL	R/W	0h	PWM XBAR19 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.178 CONTROLSS_PWMXBAR19_G2 Register

3.18.2.178.1 CONTROLSS_PWMXBAR19_G2 Register (Offset = 5C8h) [reset = 0h]

PWM XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-2486. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15C8h

Figure 3-1314. CONTROLSS_PWMXBAR19_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR19_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR19_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR19_G2_SEL_ADC							
R/W							
0h							

Table 3-2487. CONTROLSS_PWMXBAR19_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR19_G2_SEL_EVTAGG	R/W	0h	PWM XBAR19 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR19_G2_SEL_ADC	R/W	0h	PWM XBAR19 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.179 CONTROLSS_PWMXBAR19_G3 Register
3.18.2.179.1 CONTROLSS_PWMXBAR19_G3 Register (Offset = 5CCh) [reset = 0h]

PWM XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-2488. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15CCh

Figure 3-1315. CONTROLSS_PWMXBAR19_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR19_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR19_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR19_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR19_G3_SEL							
R/W							
0h							

Table 3-2489. CONTROLSS_PWMXBAR19_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR19_G3_SEL	R/W	0h	PWM XBAR19 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.180 CONTROLSS_PWMXBAR19_G4 Register

3.18.2.180.1 CONTROLSS_PWMXBAR19_G4 Register (Offset = 5D0h) [reset = 0h]

PWM XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-2490. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15D0h

Figure 3-1316. CONTROLSS_PWMXBAR19_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR19_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR19_G4_SEL							
R/W							
0h							

Table 3-2491. CONTROLSS_PWMXBAR19_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR19_G4_SEL	R/W	0h	PWM XBAR19 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.181 CONTROLSS_PWMXBAR19_G5 Register
3.18.2.181.1 CONTROLSS_PWMXBAR19_G5 Register (Offset = 5D4h) [reset = 0h]

PWM XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-2492. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15D4h

Figure 3-1317. CONTROLSS_PWMXBAR19_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR19_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR19_G5_SEL							
R/W							
0h							

Table 3-2493. CONTROLSS_PWMXBAR19_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR19_G5_SEL	R/W	0h	PWM XBAR19 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.182 CONTROLSS_PWMXBAR19_G6 Register

3.18.2.182.1 CONTROLSS_PWMXBAR19_G6 Register (Offset = 5D8h) [reset = 0h]

PWM XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-2494. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15D8h

Figure 3-1318. CONTROLSS_PWMXBAR19_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR19_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR19_G6_SEL							
R/W							
0h							

Table 3-2495. CONTROLSS_PWMXBAR19_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR19_G6_SEL	R/W	0h	PWM XBAR19 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.183 CONTROLSS_PWMXBAR19_G7 Register
3.18.2.183.1 CONTROLSS_PWMXBAR19_G7 Register (Offset = 5DCh) [reset = 0h]

PWM XBAR 19 Input Select.

 Return to [Summary Table](#)
Table 3-2496. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15DCh

Figure 3-1319. CONTROLSS_PWMXBAR19_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR19_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR19_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR19_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2497. CONTROLSS_PWMXBAR19_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR19_G7_SEL_ECAP	R/W	0h	PWM XBAR19 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR19_G7_SEL_FSIRX	R/W	0h	PWM XBAR19 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR19_G7_SEL_EQEP	R/W	0h	PWM XBAR19 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.184 CONTROLSS_PWMXBAR19_G8 Register

3.18.2.184.1 CONTROLSS_PWMXBAR19_G8 Register (Offset = 5E0h) [reset = 0h]

PWM XBAR 19 Input Select.

Return to [Summary Table](#)

Table 3-2498. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 15E0h

Figure 3-1320. CONTROLSS_PWMXBAR19_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR19_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR19_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2499. CONTROLSS_PWMXBAR19_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR19_G8_SEL_S OCAB	R/W	0h	PWM XBAR19 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR19_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR19 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.185 CONTROLSS_PWMXBAR20_G0 Register
3.18.2.185.1 CONTROLSS_PWMXBAR20_G0 Register (Offset = 600h) [reset = 0h]

PWM XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-2500. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1600h

Figure 3-1321. CONTROLSS_PWMXBAR20_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR20_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR20_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR20_G0_SEL							
R/W							
0h							

Table 3-2501. CONTROLSS_PWMXBAR20_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR20_G0_SEL	R/W	0h	PWM XBAR20 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.186 CONTROLSS_PWMXBAR20_G1 Register

3.18.2.186.1 CONTROLSS_PWMXBAR20_G1 Register (Offset = 604h) [reset = 0h]

PWM XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-2502. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1604h

Figure 3-1322. CONTROLSS_PWMXBAR20_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR20_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR20_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR20_G1_SEL							
R/W							
0h							

Table 3-2503. CONTROLSS_PWMXBAR20_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR20_G1_SEL	R/W	0h	PWM XBAR20 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.187 CONTROLSS_PWMXBAR20_G2 Register
3.18.2.187.1 CONTROLSS_PWMXBAR20_G2 Register (Offset = 608h) [reset = 0h]

PWM XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-2504. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1608h

Figure 3-1323. CONTROLSS_PWMXBAR20_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR20_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR20_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR20_G2_SEL_ADC							
R/W							
0h							

Table 3-2505. CONTROLSS_PWMXBAR20_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR20_G2_SEL_EVTAGG	R/W	0h	PWM XBAR20 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR20_G2_SEL_ADC	R/W	0h	PWM XBAR20 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.188 CONTROLSS_PWMXBAR20_G3 Register

3.18.2.188.1 CONTROLSS_PWMXBAR20_G3 Register (Offset = 60Ch) [reset = 0h]

PWM XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-2506. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 160Ch

Figure 3-1324. CONTROLSS_PWMXBAR20_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR20_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR20_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR20_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR20_G3_SEL							
R/W							
0h							

Table 3-2507. CONTROLSS_PWMXBAR20_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR20_G3_SEL	R/W	0h	PWM XBAR20 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.189 CONTROLSS_PWMXBAR20_G4 Register
3.18.2.189.1 CONTROLSS_PWMXBAR20_G4 Register (Offset = 610h) [reset = 0h]

PWM XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-2508. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1610h

Figure 3-1325. CONTROLSS_PWMXBAR20_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR20_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR20_G4_SEL							
R/W							
0h							

Table 3-2509. CONTROLSS_PWMXBAR20_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR20_G4_SEL	R/W	0h	PWM XBAR20 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.190 CONTROLSS_PWMXBAR20_G5 Register

3.18.2.190.1 CONTROLSS_PWMXBAR20_G5 Register (Offset = 614h) [reset = 0h]

PWM XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-2510. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1614h

Figure 3-1326. CONTROLSS_PWMXBAR20_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR20_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR20_G5_SEL							
R/W							
0h							

Table 3-2511. CONTROLSS_PWMXBAR20_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR20_G5_SEL	R/W	0h	PWM XBAR20 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.191 CONTROLSS_PWMXBAR20_G6 Register
3.18.2.191.1 CONTROLSS_PWMXBAR20_G6 Register (Offset = 618h) [reset = 0h]

PWM XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-2512. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1618h

Figure 3-1327. CONTROLSS_PWMXBAR20_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR20_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR20_G6_SEL							
R/W							
0h							

Table 3-2513. CONTROLSS_PWMXBAR20_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR20_G6_SEL	R/W	0h	PWM XBAR20 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.192 CONTROLSS_PWMXBAR20_G7 Register

3.18.2.192.1 CONTROLSS_PWMXBAR20_G7 Register (Offset = 61Ch) [reset = 0h]

PWM XBAR 20 Input Select.

Return to [Summary Table](#)

Table 3-2514. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 161Ch

Figure 3-1328. CONTROLSS_PWMXBAR20_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR20_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR20_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR20_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2515. CONTROLSS_PWMXBAR20_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR20_G7_SEL_ECAP	R/W	0h	PWM XBAR20 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR20_G7_SEL_FSIRX	R/W	0h	PWM XBAR20 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR20_G7_SEL_EQEP	R/W	0h	PWM XBAR20 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.193 CONTROLSS_PWMXBAR20_G8 Register
3.18.2.193.1 CONTROLSS_PWMXBAR20_G8 Register (Offset = 620h) [reset = 0h]

PWM XBAR 20 Input Select.

 Return to [Summary Table](#)
Table 3-2516. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1620h

Figure 3-1329. CONTROLSS_PWMXBAR20_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR20_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR20_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2517. CONTROLSS_PWMXBAR20_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR20_G8_SEL_S OCAB	R/W	0h	PWM XBAR20 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR20_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR20 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.194 CONTROLSS_PWMXBAR21_G0 Register

3.18.2.194.1 CONTROLSS_PWMXBAR21_G0 Register (Offset = 640h) [reset = 0h]

PWM XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-2518. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1640h

Figure 3-1330. CONTROLSS_PWMXBAR21_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR21_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR21_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR21_G0_SEL							
R/W							
0h							

Table 3-2519. CONTROLSS_PWMXBAR21_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR21_G0_SEL	R/W	0h	PWM XBAR21 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.195 CONTROLSS_PWMXBAR21_G1 Register
3.18.2.195.1 CONTROLSS_PWMXBAR21_G1 Register (Offset = 644h) [reset = 0h]

PWM XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-2520. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1644h

Figure 3-1331. CONTROLSS_PWMXBAR21_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR21_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR21_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR21_G1_SEL							
R/W							
0h							

Table 3-2521. CONTROLSS_PWMXBAR21_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR21_G1_SEL	R/W	0h	PWM XBAR21 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.196 CONTROLSS_PWMXBAR21_G2 Register

3.18.2.196.1 CONTROLSS_PWMXBAR21_G2 Register (Offset = 648h) [reset = 0h]

PWM XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-2522. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1648h

Figure 3-1332. CONTROLSS_PWMXBAR21_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR21_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR21_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR21_G2_SEL_ADC							
R/W							
0h							

Table 3-2523. CONTROLSS_PWMXBAR21_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR21_G2_SEL_EVTAGG	R/W	0h	PWM XBAR21 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR21_G2_SEL_ADC	R/W	0h	PWM XBAR21 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.197 CONTROLSS_PWMXBAR21_G3 Register
3.18.2.197.1 CONTROLSS_PWMXBAR21_G3 Register (Offset = 64Ch) [reset = 0h]

PWM XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-2524. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 164Ch

Figure 3-1333. CONTROLSS_PWMXBAR21_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR21_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR21_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR21_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR21_G3_SEL							
R/W							
0h							

Table 3-2525. CONTROLSS_PWMXBAR21_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR21_G3_SEL	R/W	0h	PWM XBAR21 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.198 CONTROLSS_PWMXBAR21_G4 Register

3.18.2.198.1 CONTROLSS_PWMXBAR21_G4 Register (Offset = 650h) [reset = 0h]

PWM XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-2526. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1650h

Figure 3-1334. CONTROLSS_PWMXBAR21_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR21_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR21_G4_SEL							
R/W							
0h							

Table 3-2527. CONTROLSS_PWMXBAR21_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR21_G4_SEL	R/W	0h	PWM XBAR21 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.199 CONTROLSS_PWMXBAR21_G5 Register
3.18.2.199.1 CONTROLSS_PWMXBAR21_G5 Register (Offset = 654h) [reset = 0h]

PWM XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-2528. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1654h

Figure 3-1335. CONTROLSS_PWMXBAR21_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR21_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR21_G5_SEL							
R/W							
0h							

Table 3-2529. CONTROLSS_PWMXBAR21_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR21_G5_SEL	R/W	0h	PWM XBAR21 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.200 CONTROLSS_PWMXBAR21_G6 Register

3.18.2.200.1 CONTROLSS_PWMXBAR21_G6 Register (Offset = 658h) [reset = 0h]

PWM XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-2530. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1658h

Figure 3-1336. CONTROLSS_PWMXBAR21_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR21_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR21_G6_SEL							
R/W							
0h							

Table 3-2531. CONTROLSS_PWMXBAR21_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR21_G6_SEL	R/W	0h	PWM XBAR21 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.201 CONTROLSS_PWMXBAR21_G7 Register
3.18.2.201.1 CONTROLSS_PWMXBAR21_G7 Register (Offset = 65Ch) [reset = 0h]

PWM XBAR 21 Input Select.

 Return to [Summary Table](#)
Table 3-2532. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 165Ch

Figure 3-1337. CONTROLSS_PWMXBAR21_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR21_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR21_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR21_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2533. CONTROLSS_PWMXBAR21_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR21_G7_SEL_ECAP	R/W	0h	PWM XBAR21 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR21_G7_SEL_FSIRX	R/W	0h	PWM XBAR21 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR21_G7_SEL_EQEP	R/W	0h	PWM XBAR21 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.202 CONTROLSS_PWMXBAR21_G8 Register

3.18.2.202.1 CONTROLSS_PWMXBAR21_G8 Register (Offset = 660h) [reset = 0h]

PWM XBAR 21 Input Select.

Return to [Summary Table](#)

Table 3-2534. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1660h

Figure 3-1338. CONTROLSS_PWMXBAR21_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR21_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR21_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2535. CONTROLSS_PWMXBAR21_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR21_G8_SEL_S OCAB	R/W	0h	PWM XBAR21 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR21_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR21 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.203 CONTROLSS_PWMXBAR22_G0 Register
3.18.2.203.1 CONTROLSS_PWMXBAR22_G0 Register (Offset = 680h) [reset = 0h]

PWM XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-2536. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1680h

Figure 3-1339. CONTROLSS_PWMXBAR22_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR22_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR22_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR22_G0_SEL							
R/W							
0h							

Table 3-2537. CONTROLSS_PWMXBAR22_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR22_G0_SEL	R/W	0h	PWM XBAR22 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.204 CONTROLSS_PWMXBAR22_G1 Register

3.18.2.204.1 CONTROLSS_PWMXBAR22_G1 Register (Offset = 684h) [reset = 0h]

PWM XBAR 22 Input Select.

Return to [Summary Table](#)

Table 3-2538. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1684h

Figure 3-1340. CONTROLSS_PWMXBAR22_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR22_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR22_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR22_G1_SEL							
R/W							
0h							

Table 3-2539. CONTROLSS_PWMXBAR22_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR22_G1_SEL	R/W	0h	PWM XBAR22 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.205 CONTROLSS_PWMXBAR22_G2 Register
3.18.2.205.1 CONTROLSS_PWMXBAR22_G2 Register (Offset = 688h) [reset = 0h]

PWM XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-2540. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1688h

Figure 3-1341. CONTROLSS_PWMXBAR22_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR22_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR22_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR22_G2_SEL_ADC							
R/W							
0h							

Table 3-2541. CONTROLSS_PWMXBAR22_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR22_G2_SEL_EVTAGG	R/W	0h	PWM XBAR22 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR22_G2_SEL_ADC	R/W	0h	PWM XBAR22 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.206 CONTROLSS_PWMXBAR22_G3 Register

3.18.2.206.1 CONTROLSS_PWMXBAR22_G3 Register (Offset = 68Ch) [reset = 0h]

PWM XBAR 22 Input Select.

Return to [Summary Table](#)

Table 3-2542. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 168Ch

Figure 3-1342. CONTROLSS_PWMXBAR22_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR22_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR22_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR22_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR22_G3_SEL							
R/W							
0h							

Table 3-2543. CONTROLSS_PWMXBAR22_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR22_G3_SEL	R/W	0h	PWM XBAR22 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.207 CONTROLSS_PWMXBAR22_G4 Register
3.18.2.207.1 CONTROLSS_PWMXBAR22_G4 Register (Offset = 690h) [reset = 0h]

PWM XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-2544. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1690h

Figure 3-1343. CONTROLSS_PWMXBAR22_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR22_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR22_G4_SEL							
R/W							
0h							

Table 3-2545. CONTROLSS_PWMXBAR22_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR22_G4_SEL	R/W	0h	PWM XBAR22 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.208 CONTROLSS_PWMXBAR22_G5 Register

3.18.2.208.1 CONTROLSS_PWMXBAR22_G5 Register (Offset = 694h) [reset = 0h]

PWM XBAR 22 Input Select.

Return to [Summary Table](#)

Table 3-2546. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1694h

Figure 3-1344. CONTROLSS_PWMXBAR22_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR22_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR22_G5_SEL							
R/W							
0h							

Table 3-2547. CONTROLSS_PWMXBAR22_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR22_G5_SEL	R/W	0h	PWM XBAR22 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.209 CONTROLSS_PWMXBAR22_G6 Register
3.18.2.209.1 CONTROLSS_PWMXBAR22_G6 Register (Offset = 698h) [reset = 0h]

PWM XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-2548. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1698h

Figure 3-1345. CONTROLSS_PWMXBAR22_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR22_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR22_G6_SEL							
R/W							
0h							

Table 3-2549. CONTROLSS_PWMXBAR22_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR22_G6_SEL	R/W	0h	PWM XBAR22 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.210 CONTROLSS_PWMXBAR22_G7 Register

3.18.2.210.1 CONTROLSS_PWMXBAR22_G7 Register (Offset = 69Ch) [reset = 0h]

PWM XBAR 22 Input Select.

Return to [Summary Table](#)

Table 3-2550. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 169Ch

Figure 3-1346. CONTROLSS_PWMXBAR22_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR22_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR22_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR22_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2551. CONTROLSS_PWMXBAR22_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR22_G7_SEL_ECAP	R/W	0h	PWM XBAR22 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR22_G7_SEL_FSIRX	R/W	0h	PWM XBAR22 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR22_G7_SEL_EQEP	R/W	0h	PWM XBAR22 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.211 CONTROLSS_PWMXBAR22_G8 Register
3.18.2.211.1 CONTROLSS_PWMXBAR22_G8 Register (Offset = 6A0h) [reset = 0h]

PWM XBAR 22 Input Select.

 Return to [Summary Table](#)
Table 3-2552. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16A0h

Figure 3-1347. CONTROLSS_PWMXBAR22_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR22_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR22_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2553. CONTROLSS_PWMXBAR22_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR22_G8_SEL_S OCAB	R/W	0h	PWM XBAR22 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR22_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR22 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.212 CONTROLSS_PWMXBAR23_G0 Register

3.18.2.212.1 CONTROLSS_PWMXBAR23_G0 Register (Offset = 6C0h) [reset = 0h]

PWM XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-2554. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16C0h

Figure 3-1348. CONTROLSS_PWMXBAR23_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR23_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR23_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR23_G0_SEL							
R/W							
0h							

Table 3-2555. CONTROLSS_PWMXBAR23_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR23_G0_SEL	R/W	0h	PWM XBAR23 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.213 CONTROLSS_PWMXBAR23_G1 Register
3.18.2.213.1 CONTROLSS_PWMXBAR23_G1 Register (Offset = 6C4h) [reset = 0h]

PWM XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-2556. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16C4h

Figure 3-1349. CONTROLSS_PWMXBAR23_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR23_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR23_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR23_G1_SEL							
R/W							
0h							

Table 3-2557. CONTROLSS_PWMXBAR23_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR23_G1_SEL	R/W	0h	PWM XBAR23 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.214 CONTROLSS_PWMXBAR23_G2 Register

3.18.2.214.1 CONTROLSS_PWMXBAR23_G2 Register (Offset = 6C8h) [reset = 0h]

PWM XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-2558. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16C8h

Figure 3-1350. CONTROLSS_PWMXBAR23_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR23_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR23_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR23_G2_SEL_ADC							
R/W							
0h							

Table 3-2559. CONTROLSS_PWMXBAR23_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR23_G2_SEL_EVTAGG	R/W	0h	PWM XBAR23 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR23_G2_SEL_ADC	R/W	0h	PWM XBAR23 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.215 CONTROLSS_PWMXBAR23_G3 Register
3.18.2.215.1 CONTROLSS_PWMXBAR23_G3 Register (Offset = 6CCh) [reset = 0h]

PWM XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-2560. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16CCh

Figure 3-1351. CONTROLSS_PWMXBAR23_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR23_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR23_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR23_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR23_G3_SEL							
R/W							
0h							

Table 3-2561. CONTROLSS_PWMXBAR23_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR23_G3_SEL	R/W	0h	PWM XBAR23 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.216 CONTROLSS_PWMXBAR23_G4 Register

3.18.2.216.1 CONTROLSS_PWMXBAR23_G4 Register (Offset = 6D0h) [reset = 0h]

PWM XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-2562. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16D0h

Figure 3-1352. CONTROLSS_PWMXBAR23_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR23_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR23_G4_SEL							
R/W							
0h							

Table 3-2563. CONTROLSS_PWMXBAR23_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR23_G4_SEL	R/W	0h	PWM XBAR23 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.217 CONTROLSS_PWMXBAR23_G5 Register
3.18.2.217.1 CONTROLSS_PWMXBAR23_G5 Register (Offset = 6D4h) [reset = 0h]

PWM XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-2564. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16D4h

Figure 3-1353. CONTROLSS_PWMXBAR23_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR23_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR23_G5_SEL							
R/W							
0h							

Table 3-2565. CONTROLSS_PWMXBAR23_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR23_G5_SEL	R/W	0h	PWM XBAR23 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.218 CONTROLSS_PWMXBAR23_G6 Register

3.18.2.218.1 CONTROLSS_PWMXBAR23_G6 Register (Offset = 6D8h) [reset = 0h]

PWM XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-2566. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16D8h

Figure 3-1354. CONTROLSS_PWMXBAR23_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR23_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR23_G6_SEL							
R/W							
0h							

Table 3-2567. CONTROLSS_PWMXBAR23_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR23_G6_SEL	R/W	0h	PWM XBAR23 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.219 CONTROLSS_PWMXBAR23_G7 Register
3.18.2.219.1 CONTROLSS_PWMXBAR23_G7 Register (Offset = 6DCh) [reset = 0h]

PWM XBAR 23 Input Select.

 Return to [Summary Table](#)
Table 3-2568. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16DCh

Figure 3-1355. CONTROLSS_PWMXBAR23_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR23_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR23_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR23_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2569. CONTROLSS_PWMXBAR23_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR23_G7_SEL_ECAP	R/W	0h	PWM XBAR23 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR23_G7_SEL_FSIRX	R/W	0h	PWM XBAR23 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR23_G7_SEL_EQEP	R/W	0h	PWM XBAR23 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.220 CONTROLSS_PWMXBAR23_G8 Register

3.18.2.220.1 CONTROLSS_PWMXBAR23_G8 Register (Offset = 6E0h) [reset = 0h]

PWM XBAR 23 Input Select.

Return to [Summary Table](#)

Table 3-2570. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 16E0h

Figure 3-1356. CONTROLSS_PWMXBAR23_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR23_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR23_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2571. CONTROLSS_PWMXBAR23_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR23_G8_SEL_SOCAB	R/W	0h	PWM XBAR23 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR23_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR23 G8 Input Select 0:SYNCOUXTBAR0.TRIPOUT 1:SYNCOUXTBAR1.TRIPOUT

3.18.2.221 CONTROLSS_PWMXBAR24_G0 Register
3.18.2.221.1 CONTROLSS_PWMXBAR24_G0 Register (Offset = 700h) [reset = 0h]

PWM XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-2572. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1700h

Figure 3-1357. CONTROLSS_PWMXBAR24_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR24_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR24_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR24_G0_SEL							
R/W							
0h							

Table 3-2573. CONTROLSS_PWMXBAR24_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR24_G0_SEL	R/W	0h	PWM XBAR24 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.222 CONTROLSS_PWMXBAR24_G1 Register

3.18.2.222.1 CONTROLSS_PWMXBAR24_G1 Register (Offset = 704h) [reset = 0h]

PWM XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-2574. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1704h

Figure 3-1358. CONTROLSS_PWMXBAR24_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR24_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR24_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR24_G1_SEL							
R/W							
0h							

Table 3-2575. CONTROLSS_PWMXBAR24_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR24_G1_SEL	R/W	0h	PWM XBAR24 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.223 CONTROLSS_PWMXBAR24_G2 Register
3.18.2.223.1 CONTROLSS_PWMXBAR24_G2 Register (Offset = 708h) [reset = 0h]

PWM XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-2576. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1708h

Figure 3-1359. CONTROLSS_PWMXBAR24_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR24_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR24_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR24_G2_SEL_ADC							
R/W							
0h							

Table 3-2577. CONTROLSS_PWMXBAR24_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR24_G2_SEL_EVTAGG	R/W	0h	PWM XBAR24 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR24_G2_SEL_ADC	R/W	0h	PWM XBAR24 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.224 CONTROLSS_PWMXBAR24_G3 Register

3.18.2.224.1 CONTROLSS_PWMXBAR24_G3 Register (Offset = 70Ch) [reset = 0h]

PWM XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-2578. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 170Ch

Figure 3-1360. CONTROLSS_PWMXBAR24_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR24_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR24_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR24_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR24_G3_SEL							
R/W							
0h							

Table 3-2579. CONTROLSS_PWMXBAR24_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR24_G3_SEL	R/W	0h	PWM XBAR24 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.225 CONTROLSS_PWMXBAR24_G4 Register
3.18.2.225.1 CONTROLSS_PWMXBAR24_G4 Register (Offset = 710h) [reset = 0h]

PWM XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-2580. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1710h

Figure 3-1361. CONTROLSS_PWMXBAR24_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR24_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR24_G4_SEL							
R/W							
0h							

Table 3-2581. CONTROLSS_PWMXBAR24_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR24_G4_SEL	R/W	0h	PWM XBAR24 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.226 CONTROLSS_PWMXBAR24_G5 Register

3.18.2.226.1 CONTROLSS_PWMXBAR24_G5 Register (Offset = 714h) [reset = 0h]

PWM XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-2582. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1714h

Figure 3-1362. CONTROLSS_PWMXBAR24_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR24_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR24_G5_SEL							
R/W							
0h							

Table 3-2583. CONTROLSS_PWMXBAR24_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR24_G5_SEL	R/W	0h	PWM XBAR24 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.227 CONTROLSS_PWMXBAR24_G6 Register
3.18.2.227.1 CONTROLSS_PWMXBAR24_G6 Register (Offset = 718h) [reset = 0h]

PWM XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-2584. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1718h

Figure 3-1363. CONTROLSS_PWMXBAR24_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR24_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR24_G6_SEL							
R/W							
0h							

Table 3-2585. CONTROLSS_PWMXBAR24_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR24_G6_SEL	R/W	0h	PWM XBAR24 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.228 CONTROLSS_PWMXBAR24_G7 Register

3.18.2.228.1 CONTROLSS_PWMXBAR24_G7 Register (Offset = 71Ch) [reset = 0h]

PWM XBAR 24 Input Select.

Return to [Summary Table](#)

Table 3-2586. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 171Ch

Figure 3-1364. CONTROLSS_PWMXBAR24_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR24_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR24_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR24_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2587. CONTROLSS_PWMXBAR24_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR24_G7_SEL_ECAP	R/W	0h	PWM XBAR24 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR24_G7_SEL_FSIRX	R/W	0h	PWM XBAR24 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR24_G7_SEL_EQEP	R/W	0h	PWM XBAR24 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.229 CONTROLSS_PWMXBAR24_G8 Register
3.18.2.229.1 CONTROLSS_PWMXBAR24_G8 Register (Offset = 720h) [reset = 0h]

PWM XBAR 24 Input Select.

 Return to [Summary Table](#)
Table 3-2588. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1720h

Figure 3-1365. CONTROLSS_PWMXBAR24_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR24_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR24_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2589. CONTROLSS_PWMXBAR24_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR24_G8_SEL_SOCAB	R/W	0h	PWM XBAR24 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR24_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR24 G8 Input Select 0:SYNCOUXTBAR0.TRIPOUT 1:SYNCOUXTBAR1.TRIPOUT

3.18.2.230 CONTROLSS_PWMXBAR25_G0 Register

3.18.2.230.1 CONTROLSS_PWMXBAR25_G0 Register (Offset = 740h) [reset = 0h]

PWM XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-2590. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1740h

Figure 3-1366. CONTROLSS_PWMXBAR25_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR25_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR25_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR25_G0_SEL							
R/W							
0h							

Table 3-2591. CONTROLSS_PWMXBAR25_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR25_G0_SEL	R/W	0h	PWM XBAR25 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.231 CONTROLSS_PWMXBAR25_G1 Register
3.18.2.231.1 CONTROLSS_PWMXBAR25_G1 Register (Offset = 744h) [reset = 0h]

PWM XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-2592. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1744h

Figure 3-1367. CONTROLSS_PWMXBAR25_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR25_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR25_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR25_G1_SEL							
R/W							
0h							

Table 3-2593. CONTROLSS_PWMXBAR25_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR25_G1_SEL	R/W	0h	PWM XBAR25 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.232 CONTROLSS_PWMXBAR25_G2 Register

3.18.2.232.1 CONTROLSS_PWMXBAR25_G2 Register (Offset = 748h) [reset = 0h]

PWM XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-2594. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1748h

Figure 3-1368. CONTROLSS_PWMXBAR25_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR25_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR25_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR25_G2_SEL_ADC							
R/W							
0h							

Table 3-2595. CONTROLSS_PWMXBAR25_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR25_G2_SEL_EVTAGG	R/W	0h	PWM XBAR25 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR25_G2_SEL_ADC	R/W	0h	PWM XBAR25 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.233 CONTROLSS_PWMXBAR25_G3 Register
3.18.2.233.1 CONTROLSS_PWMXBAR25_G3 Register (Offset = 74Ch) [reset = 0h]

PWM XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-2596. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 174Ch

Figure 3-1369. CONTROLSS_PWMXBAR25_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR25_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR25_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR25_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR25_G3_SEL							
R/W							
0h							

Table 3-2597. CONTROLSS_PWMXBAR25_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR25_G3_SEL	R/W	0h	PWM XBAR25 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.234 CONTROLSS_PWMXBAR25_G4 Register

3.18.2.234.1 CONTROLSS_PWMXBAR25_G4 Register (Offset = 750h) [reset = 0h]

PWM XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-2598. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1750h

Figure 3-1370. CONTROLSS_PWMXBAR25_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR25_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR25_G4_SEL							
R/W							
0h							

Table 3-2599. CONTROLSS_PWMXBAR25_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR25_G4_SEL	R/W	0h	PWM XBAR25 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.235 CONTROLSS_PWMXBAR25_G5 Register
3.18.2.235.1 CONTROLSS_PWMXBAR25_G5 Register (Offset = 754h) [reset = 0h]

PWM XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-2600. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1754h

Figure 3-1371. CONTROLSS_PWMXBAR25_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR25_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR25_G5_SEL							
R/W							
0h							

Table 3-2601. CONTROLSS_PWMXBAR25_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR25_G5_SEL	R/W	0h	PWM XBAR25 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.236 CONTROLSS_PWMXBAR25_G6 Register

3.18.2.236.1 CONTROLSS_PWMXBAR25_G6 Register (Offset = 758h) [reset = 0h]

PWM XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-2602. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1758h

Figure 3-1372. CONTROLSS_PWMXBAR25_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR25_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR25_G6_SEL							
R/W							
0h							

Table 3-2603. CONTROLSS_PWMXBAR25_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR25_G6_SEL	R/W	0h	PWM XBAR25 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.237 CONTROLSS_PWMXBAR25_G7 Register
3.18.2.237.1 CONTROLSS_PWMXBAR25_G7 Register (Offset = 75Ch) [reset = 0h]

PWM XBAR 25 Input Select.

 Return to [Summary Table](#)
Table 3-2604. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 175Ch

Figure 3-1373. CONTROLSS_PWMXBAR25_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR25_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR25_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR25_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2605. CONTROLSS_PWMXBAR25_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR25_G7_SEL_ECAP	R/W	0h	PWM XBAR25 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR25_G7_SEL_FSIRX	R/W	0h	PWM XBAR25 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR25_G7_SEL_EQEP	R/W	0h	PWM XBAR25 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.238 CONTROLSS_PWMXBAR25_G8 Register

3.18.2.238.1 CONTROLSS_PWMXBAR25_G8 Register (Offset = 760h) [reset = 0h]

PWM XBAR 25 Input Select.

Return to [Summary Table](#)

Table 3-2606. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1760h

Figure 3-1374. CONTROLSS_PWMXBAR25_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR25_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR25_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2607. CONTROLSS_PWMXBAR25_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR25_G8_SEL_SOCAB	R/W	0h	PWM XBAR25 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR25_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR25 G8 Input Select 0:SYNCOUXTBAR0.TRIPOUT 1:SYNCOUXTBAR1.TRIPOUT

3.18.2.239 CONTROLSS_PWMXBAR26_G0 Register
3.18.2.239.1 CONTROLSS_PWMXBAR26_G0 Register (Offset = 780h) [reset = 0h]

PWM XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-2608. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1780h

Figure 3-1375. CONTROLSS_PWMXBAR26_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR26_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR26_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR26_G0_SEL							
R/W							
0h							

Table 3-2609. CONTROLSS_PWMXBAR26_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR26_G0_SEL	R/W	0h	PWM XBAR26 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.240 CONTROLSS_PWMXBAR26_G1 Register

3.18.2.240.1 CONTROLSS_PWMXBAR26_G1 Register (Offset = 784h) [reset = 0h]

PWM XBAR 26 Input Select.

Return to [Summary Table](#)

Table 3-2610. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1784h

Figure 3-1376. CONTROLSS_PWMXBAR26_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR26_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR26_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR26_G1_SEL							
R/W							
0h							

Table 3-2611. CONTROLSS_PWMXBAR26_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR26_G1_SEL	R/W	0h	PWM XBAR26 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.241 CONTROLSS_PWMXBAR26_G2 Register
3.18.2.241.1 CONTROLSS_PWMXBAR26_G2 Register (Offset = 788h) [reset = 0h]

PWM XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-2612. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1788h

Figure 3-1377. CONTROLSS_PWMXBAR26_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR26_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR26_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR26_G2_SEL_ADC							
R/W							
0h							

Table 3-2613. CONTROLSS_PWMXBAR26_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR26_G2_SEL_EVTAGG	R/W	0h	PWM XBAR26 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR26_G2_SEL_ADC	R/W	0h	PWM XBAR26 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.242 CONTROLSS_PWMXBAR26_G3 Register

3.18.2.242.1 CONTROLSS_PWMXBAR26_G3 Register (Offset = 78Ch) [reset = 0h]

PWM XBAR 26 Input Select.

Return to [Summary Table](#)

Table 3-2614. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 178Ch

Figure 3-1378. CONTROLSS_PWMXBAR26_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR26_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR26_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR26_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR26_G3_SEL							
R/W							
0h							

Table 3-2615. CONTROLSS_PWMXBAR26_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR26_G3_SEL	R/W	0h	PWM XBAR26 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.243 CONTROLSS_PWMXBAR26_G4 Register
3.18.2.243.1 CONTROLSS_PWMXBAR26_G4 Register (Offset = 790h) [reset = 0h]

PWM XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-2616. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1790h

Figure 3-1379. CONTROLSS_PWMXBAR26_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR26_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR26_G4_SEL							
R/W							
0h							

Table 3-2617. CONTROLSS_PWMXBAR26_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR26_G4_SEL	R/W	0h	PWM XBAR26 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.244 CONTROLSS_PWMXBAR26_G5 Register

3.18.2.244.1 CONTROLSS_PWMXBAR26_G5 Register (Offset = 794h) [reset = 0h]

PWM XBAR 26 Input Select.

Return to [Summary Table](#)

Table 3-2618. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1794h

Figure 3-1380. CONTROLSS_PWMXBAR26_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR26_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR26_G5_SEL							
R/W							
0h							

Table 3-2619. CONTROLSS_PWMXBAR26_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR26_G5_SEL	R/W	0h	PWM XBAR26 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.245 CONTROLSS_PWMXBAR26_G6 Register
3.18.2.245.1 CONTROLSS_PWMXBAR26_G6 Register (Offset = 798h) [reset = 0h]

PWM XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-2620. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1798h

Figure 3-1381. CONTROLSS_PWMXBAR26_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR26_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR26_G6_SEL							
R/W							
0h							

Table 3-2621. CONTROLSS_PWMXBAR26_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR26_G6_SEL	R/W	0h	PWM XBAR26 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.246 CONTROLSS_PWMXBAR26_G7 Register

3.18.2.246.1 CONTROLSS_PWMXBAR26_G7 Register (Offset = 79Ch) [reset = 0h]

PWM XBAR 26 Input Select.

Return to [Summary Table](#)

Table 3-2622. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 179Ch

Figure 3-1382. CONTROLSS_PWMXBAR26_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR26_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR26_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR26_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2623. CONTROLSS_PWMXBAR26_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR26_G7_SEL_ECAP	R/W	0h	PWM XBAR26 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR26_G7_SEL_FSIRX	R/W	0h	PWM XBAR26 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR26_G7_SEL_EQEP	R/W	0h	PWM XBAR26 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.247 CONTROLSS_PWMXBAR26_G8 Register
3.18.2.247.1 CONTROLSS_PWMXBAR26_G8 Register (Offset = 7A0h) [reset = 0h]

PWM XBAR 26 Input Select.

 Return to [Summary Table](#)
Table 3-2624. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17A0h

Figure 3-1383. CONTROLSS_PWMXBAR26_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR26_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR26_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2625. CONTROLSS_PWMXBAR26_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR26_G8_SEL_SOCAB	R/W	0h	PWM XBAR26 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR26_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR26 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.248 CONTROLSS_PWMXBAR27_G0 Register

3.18.2.248.1 CONTROLSS_PWMXBAR27_G0 Register (Offset = 7C0h) [reset = 0h]

PWM XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-2626. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17C0h

Figure 3-1384. CONTROLSS_PWMXBAR27_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR27_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR27_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR27_G0_SEL							
R/W							
0h							

Table 3-2627. CONTROLSS_PWMXBAR27_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR27_G0_SEL	R/W	0h	PWM XBAR27 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.249 CONTROLSS_PWMXBAR27_G1 Register
3.18.2.249.1 CONTROLSS_PWMXBAR27_G1 Register (Offset = 7C4h) [reset = 0h]

PWM XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-2628. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17C4h

Figure 3-1385. CONTROLSS_PWMXBAR27_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR27_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR27_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR27_G1_SEL							
R/W							
0h							

Table 3-2629. CONTROLSS_PWMXBAR27_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR27_G1_SEL	R/W	0h	PWM XBAR27 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.250 CONTROLSS_PWMXBAR27_G2 Register

3.18.2.250.1 CONTROLSS_PWMXBAR27_G2 Register (Offset = 7C8h) [reset = 0h]

PWM XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-2630. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17C8h

Figure 3-1386. CONTROLSS_PWMXBAR27_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR27_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR27_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR27_G2_SEL_ADC							
R/W							
0h							

Table 3-2631. CONTROLSS_PWMXBAR27_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR27_G2_SEL_EVTAGG	R/W	0h	PWM XBAR27 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR27_G2_SEL_ADC	R/W	0h	PWM XBAR27 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.251 CONTROLSS_PWMXBAR27_G3 Register
3.18.2.251.1 CONTROLSS_PWMXBAR27_G3 Register (Offset = 7CCh) [reset = 0h]

PWM XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-2632. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17CCh

Figure 3-1387. CONTROLSS_PWMXBAR27_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR27_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR27_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR27_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR27_G3_SEL							
R/W							
0h							

Table 3-2633. CONTROLSS_PWMXBAR27_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR27_G3_SEL	R/W	0h	PWM XBAR27 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.252 CONTROLSS_PWMXBAR27_G4 Register

3.18.2.252.1 CONTROLSS_PWMXBAR27_G4 Register (Offset = 7D0h) [reset = 0h]

PWM XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-2634. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17D0h

Figure 3-1388. CONTROLSS_PWMXBAR27_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR27_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR27_G4_SEL							
R/W							
0h							

Table 3-2635. CONTROLSS_PWMXBAR27_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR27_G4_SEL	R/W	0h	PWM XBAR27 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.253 CONTROLSS_PWMXBAR27_G5 Register
3.18.2.253.1 CONTROLSS_PWMXBAR27_G5 Register (Offset = 7D4h) [reset = 0h]

PWM XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-2636. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17D4h

Figure 3-1389. CONTROLSS_PWMXBAR27_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR27_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR27_G5_SEL							
R/W							
0h							

Table 3-2637. CONTROLSS_PWMXBAR27_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR27_G5_SEL	R/W	0h	PWM XBAR27 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.254 CONTROLSS_PWMXBAR27_G6 Register

3.18.2.254.1 CONTROLSS_PWMXBAR27_G6 Register (Offset = 7D8h) [reset = 0h]

PWM XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-2638. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17D8h

Figure 3-1390. CONTROLSS_PWMXBAR27_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR27_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR27_G6_SEL							
R/W							
0h							

Table 3-2639. CONTROLSS_PWMXBAR27_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR27_G6_SEL	R/W	0h	PWM XBAR27 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.255 CONTROLSS_PWMXBAR27_G7 Register
3.18.2.255.1 CONTROLSS_PWMXBAR27_G7 Register (Offset = 7DCh) [reset = 0h]

PWM XBAR 27 Input Select.

 Return to [Summary Table](#)
Table 3-2640. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17DCh

Figure 3-1391. CONTROLSS_PWMXBAR27_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR27_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR27_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR27_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2641. CONTROLSS_PWMXBAR27_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR27_G7_SEL_ECAP	R/W	0h	PWM XBAR27 G6 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR27_G7_SEL_FSIRX	R/W	0h	PWM XBAR27 G6 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR27_G7_SEL_EQEP	R/W	0h	PWM XBAR27 G6 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.256 CONTROLSS_PWMXBAR27_G8 Register

3.18.2.256.1 CONTROLSS_PWMXBAR27_G8 Register (Offset = 7E0h) [reset = 0h]

PWM XBAR 27 Input Select.

Return to [Summary Table](#)

Table 3-2642. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 17E0h

Figure 3-1392. CONTROLSS_PWMXBAR27_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR27_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR27_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2643. CONTROLSS_PWMXBAR27_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR27_G8_SEL_S OCAB	R/W	0h	PWM XBAR27 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR27_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR27 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.257 CONTROLSS_PWMXBAR28_G0 Register
3.18.2.257.1 CONTROLSS_PWMXBAR28_G0 Register (Offset = 800h) [reset = 0h]

PWM XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-2644. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1800h

Figure 3-1393. CONTROLSS_PWMXBAR28_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR28_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR28_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR28_G0_SEL							
R/W							
0h							

Table 3-2645. CONTROLSS_PWMXBAR28_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR28_G0_SEL	R/W	0h	PWM XBAR28 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.258 CONTROLSS_PWMXBAR28_G1 Register

3.18.2.258.1 CONTROLSS_PWMXBAR28_G1 Register (Offset = 804h) [reset = 0h]

PWM XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-2646. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1804h

Figure 3-1394. CONTROLSS_PWMXBAR28_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR28_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR28_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR28_G1_SEL							
R/W							
0h							

Table 3-2647. CONTROLSS_PWMXBAR28_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR28_G1_SEL	R/W	0h	PWM XBAR28 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.259 CONTROLSS_PWMXBAR28_G2 Register
3.18.2.259.1 CONTROLSS_PWMXBAR28_G2 Register (Offset = 808h) [reset = 0h]

PWM XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-2648. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1808h

Figure 3-1395. CONTROLSS_PWMXBAR28_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR28_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR28_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR28_G2_SEL_ADC							
R/W							
0h							

Table 3-2649. CONTROLSS_PWMXBAR28_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR28_G2_SEL_EVTAGG	R/W	0h	PWM XBAR28 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR28_G2_SEL_ADC	R/W	0h	PWM XBAR28 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.260 CONTROLSS_PWMXBAR28_G3 Register

3.18.2.260.1 CONTROLSS_PWMXBAR28_G3 Register (Offset = 80Ch) [reset = 0h]

PWM XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-2650. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 180Ch

Figure 3-1396. CONTROLSS_PWMXBAR28_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR28_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR28_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR28_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR28_G3_SEL							
R/W							
0h							

Table 3-2651. CONTROLSS_PWMXBAR28_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR28_G3_SEL	R/W	0h	PWM XBAR28 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.261 CONTROLSS_PWMXBAR28_G4 Register
3.18.2.261.1 CONTROLSS_PWMXBAR28_G4 Register (Offset = 810h) [reset = 0h]

PWM XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-2652. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1810h

Figure 3-1397. CONTROLSS_PWMXBAR28_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR28_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR28_G4_SEL							
R/W							
0h							

Table 3-2653. CONTROLSS_PWMXBAR28_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR28_G4_SEL	R/W	0h	PWM XBAR28 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.262 CONTROLSS_PWMXBAR28_G5 Register

3.18.2.262.1 CONTROLSS_PWMXBAR28_G5 Register (Offset = 814h) [reset = 0h]

PWM XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-2654. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1814h

Figure 3-1398. CONTROLSS_PWMXBAR28_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR28_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR28_G5_SEL							
R/W							
0h							

Table 3-2655. CONTROLSS_PWMXBAR28_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR28_G5_SEL	R/W	0h	PWM XBAR28 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.263 CONTROLSS_PWMXBAR28_G6 Register
3.18.2.263.1 CONTROLSS_PWMXBAR28_G6 Register (Offset = 818h) [reset = 0h]

PWM XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-2656. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1818h

Figure 3-1399. CONTROLSS_PWMXBAR28_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR28_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR28_G6_SEL							
R/W							
0h							

Table 3-2657. CONTROLSS_PWMXBAR28_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR28_G6_SEL	R/W	0h	PWM XBAR28 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.264 CONTROLSS_PWMXBAR28_G7 Register

3.18.2.264.1 CONTROLSS_PWMXBAR28_G7 Register (Offset = 81Ch) [reset = 0h]

PWM XBAR 28 Input Select.

Return to [Summary Table](#)

Table 3-2658. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 181Ch

Figure 3-1400. CONTROLSS_PWMXBAR28_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR28_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR28_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR28_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2659. CONTROLSS_PWMXBAR28_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR28_G7_SEL_ECAP	R/W	0h	PWM XBAR28 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR28_G7_SEL_FSIRX	R/W	0h	PWM XBAR28 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR28_G7_SEL_EQEP	R/W	0h	PWM XBAR28 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.265 CONTROLSS_PWMXBAR28_G8 Register
3.18.2.265.1 CONTROLSS_PWMXBAR28_G8 Register (Offset = 820h) [reset = 0h]

PWM XBAR 28 Input Select.

 Return to [Summary Table](#)
Table 3-2660. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1820h

Figure 3-1401. CONTROLSS_PWMXBAR28_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR28_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR28_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2661. CONTROLSS_PWMXBAR28_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR28_G8_SEL_SOCAB	R/W	0h	PWM XBAR28 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR28_G8_SEL_SYNCOUT	R/W	0h	PWM XBAR28 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.18.2.266 CONTROLSS_PWMXBAR29_G0 Register

3.18.2.266.1 CONTROLSS_PWMXBAR29_G0 Register (Offset = 840h) [reset = 0h]

PWM XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-2662. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1840h

Figure 3-1402. CONTROLSS_PWMXBAR29_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR29_G0_SEL	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
PWMXBAR29_G0_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR29_G0_SEL							
R/W							
0h							

Table 3-2663. CONTROLSS_PWMXBAR29_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:0	PWMXBAR29_G0_SEL	R/W	0h	PWM XBAR29 G0 Input Select 0: CMP12SS0.CTRIPL 1: CMP12SS0.CTRIPH 2: CMP12SS1.CTRIPL 3: CMP12SS1.CTRIPH 4: CMP12SS2.CTRIPL 5: CMP12SS2.CTRIPH 6: CMP12SS3.CTRIPL 7: CMP12SS3.CTRIPH 8: CMP12SS4.CTRIPL 9: CMP12SS4.CTRIPH 10: CMP12SS5.CTRIPL 11: CMP12SS5.CTRIPH 12: CMP12SS6.CTRIPL 13: CMP12SS6.CTRIPH 14: CMP12SS7.CTRIPL 15: CMP12SS7.CTRIPH 16: CMP12SS8.CTRIPL 17: CMP12SS8.CTRIPH

3.18.2.267 CONTROLSS_PWMXBAR29_G1 Register
3.18.2.267.1 CONTROLSS_PWMXBAR29_G1 Register (Offset = 844h) [reset = 0h]

PWM XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-2664. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1844h

Figure 3-1403. CONTROLSS_PWMXBAR29_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR29_G1_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR29_G1_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR29_G1_SEL							
R/W							
0h							

Table 3-2665. CONTROLSS_PWMXBAR29_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	PWMXBAR29_G1_SEL	R/W	0h	PWM XBAR29 G1 Input Select 0:SDFM0.FILT1CEVT1 1:SDFM0.FILT1CEVT2 2:SDFM0.FILT1COMPHZ 3:SDFM0.FILT2CEVT1 4:SDFM0.FILT2CEVT2 5:SDFM0.FILT2COMPHZ 6:SDFM0.FILT3CEVT1 7:SDFM0.FILT3CEVT2 8:SDFM0.FILT3COMPHZ 9:SDFM0.FILT4CEVT1 10:SDFM0.FILT4CEVT2 11:SDFM0.FILT4COMPHZ 12:SDFM1.FILT1CEVT1 13:SDFM1.FILT1CEVT2 14:SDFM1.FILT1COMPHZ 15:SDFM1.FILT2CEVT1 16:SDFM1.FILT2CEVT2 17:SDFM1.FILT2COMPHZ 18:SDFM1.FILT3CEVT1 19:SDFM1.FILT3CEVT2 20:SDFM1.FILT3COMPHZ 21:SDFM1.FILT4CEVT1 22:SDFM1.FILT4CEVT2 23:SDFM1.FILT4COMPHZ

3.18.2.268 CONTROLSS_PWMXBAR29_G2 Register

3.18.2.268.1 CONTROLSS_PWMXBAR29_G2 Register (Offset = 848h) [reset = 0h]

PWM XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-2666. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1848h

Figure 3-1404. CONTROLSS_PWMXBAR29_G2 Name Register

31	30	29	28	27	26	25	24
PWMXBAR29_G2_SEL_EVTAGG				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR29_G2_SEL_ADC			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PWMXBAR29_G2_SEL_ADC							
R/W							
0h							

Table 3-2667. CONTROLSS_PWMXBAR29_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PWMXBAR29_G2_SEL_EVTAGG	R/W	0h	PWM XBAR29 G2 Input Select 28 31:ADC_ASC_CHECKEVENT[3:0]
27:12	RESERVED	NONE	0h	Reserved
11:0	PWMXBAR29_G2_SEL_ADC	R/W	0h	PWM XBAR29 G2 Input Select 1:ADC0.EVT2 2:ADC0.EVT3 3:ADC0.EVT4 4:ADC1.EVT1 5:ADC1.EVT2 6:ADC1.EVT3 7:ADC1.EVT4 8:ADC2.EVT1 9:ADC2.EVT2 10:ADC2.EVT3 11:ADC2.EVT4

3.18.2.269 CONTROLSS_PWMXBAR29_G3 Register
3.18.2.269.1 CONTROLSS_PWMXBAR29_G3 Register (Offset = 84Ch) [reset = 0h]

PWM XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-2668. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 184Ch

Figure 3-1405. CONTROLSS_PWMXBAR29_G3 Name Register

31	30	29	28	27	26	25	24
PWMXBAR29_G3_SEL							
R/W							
0h							
23	22	21	20	19	18	17	16
PWMXBAR29_G3_SEL							
R/W							
0h							
15	14	13	12	11	10	9	8
PWMXBAR29_G3_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
PWMXBAR29_G3_SEL							
R/W							
0h							

Table 3-2669. CONTROLSS_PWMXBAR29_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PWMXBAR29_G3_SEL	R/W	0h	PWM XBAR29 G3 input bit select. Input source is INPUT XBAR. 1:INPUT XBAR output bit[x] selected 0:INPUT XBAR output bit[x] is de-selected

3.18.2.270 CONTROLSS_PWMXBAR29_G4 Register

3.18.2.270.1 CONTROLSS_PWMXBAR29_G4 Register (Offset = 850h) [reset = 0h]

PWM XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-2670. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1850h

Figure 3-1406. CONTROLSS_PWMXBAR29_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR29_G4_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR29_G4_SEL							
R/W							
0h							

Table 3-2671. CONTROLSS_PWMXBAR29_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR29_G4_SEL	R/W	0h	PWM XBAR29 G4 input bit select. Input source is PWM TRIPOUT. 1:PWM TRIPOUT bit[x] selected 0:PWM TRIPOUT bit[x] is de-selected

3.18.2.271 CONTROLSS_PWMXBAR29_G5 Register
3.18.2.271.1 CONTROLSS_PWMXBAR29_G5 Register (Offset = 854h) [reset = 0h]

PWM XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-2672. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1854h

Figure 3-1407. CONTROLSS_PWMXBAR29_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR29_G5_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR29_G5_SEL							
R/W							
0h							

Table 3-2673. CONTROLSS_PWMXBAR29_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR29_G5_SEL	R/W	0h	PWM XBAR29 G5 input bit select. Input source is PWM DEL TRIP 1:PWM DEL TRIP bit[x] selected 0:PWM DEL TRIP bit[x] is de-selected

3.18.2.272 CONTROLSS_PWMXBAR29_G6 Register

3.18.2.272.1 CONTROLSS_PWMXBAR29_G6 Register (Offset = 858h) [reset = 0h]

PWM XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-2674. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1858h

Figure 3-1408. CONTROLSS_PWMXBAR29_G6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMXBAR29_G6_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMXBAR29_G6_SEL							
R/W							
0h							

Table 3-2675. CONTROLSS_PWMXBAR29_G6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMXBAR29_G6_SEL	R/W	0h	PWM XBAR29 G6 input bit select. Input source is PWM DEL ACTIVE 1:PWM DEL ACTIVE bit[x] selected 0:PWM DEL ACTIVE bit[x] is de-selected

3.18.2.273 CONTROLSS_PWMXBAR29_G7 Register
3.18.2.273.1 CONTROLSS_PWMXBAR29_G7 Register (Offset = 85Ch) [reset = 0h]

PWM XBAR 29 Input Select.

 Return to [Summary Table](#)
Table 3-2676. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 185Ch

Figure 3-1409. CONTROLSS_PWMXBAR29_G7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PWMXBAR29_G7_SEL_ECAP							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				PWMXBAR29_G7_SEL_FSIRX			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR29_G7_SEL_EQEP	
NONE						R/W	
0h						0h	

Table 3-2677. CONTROLSS_PWMXBAR29_G7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	PWMXBAR29_G7_SEL_ECAP	R/W	0h	PWM XBAR29 G7 Input Select 23 16:ECAP[7:0].TRIPOUT
15:12	RESERVED	NONE	0h	Reserved
11:8	PWMXBAR29_G7_SEL_FSIRX	R/W	0h	PWM XBAR29 G7 Input Select 8:FSIRX0.RX_TRIG0 9:FSIRX0.RX_TRIG1 10:FSIRX0.RX_TRIG2 11:FSIRX0.RX_TRIG3
7:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR29_G7_SEL_EQEP	R/W	0h	PWM XBAR29 G7 Input Select 0:EQEP0.ERR 1:EQEP1.ERR

3.18.2.274 CONTROLSS_PWMXBAR29_G8 Register

3.18.2.274.1 CONTROLSS_PWMXBAR29_G8 Register (Offset = 860h) [reset = 0h]

PWM XBAR 29 Input Select.

Return to [Summary Table](#)

Table 3-2678. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMXBAR	502D 1860h

Figure 3-1410. CONTROLSS_PWMXBAR29_G8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PWMXBAR29_G8_SEL_SOCAB	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						PWMXBAR29_G8_SEL_SYNCOUT	
NONE						R/W	
0h						0h	

Table 3-2679. CONTROLSS_PWMXBAR29_G8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:16	PWMXBAR29_G8_SEL_S OCAB	R/W	0h	PWM XBAR29 G8 Input Select 16:ADCSOCAB.OUTSOCA 17:ADCSOCAB.OUTSOCB
15:2	RESERVED	NONE	0h	Reserved
1:0	PWMXBAR29_G8_SEL_S YNCOUT	R/W	0h	PWM XBAR29 G8 Input Select 0:SYNCOUTXBAR0.TRIPOUT 1:SYMCOUTXBAR1.TRIPOUT

3.19 CONTROLSS_PWMSYNCOUXTBAR

CONTROLSS_PWMSYNCOUXTBAR

3.19.1 CONTROLSS_PWMSYNCOUXTBAR Summaries

CONTROLSS_PWMSYNCOUXTBAR Summaries

Table 3-2680. CONTROLSS Registers, Base Address=502D 2000h, Length=2048

Offset	Length	Register Name	CONTROLSS_PWMSYNCOUXTBAR Physical Address
100h	32	CONTROLSS_PWMSYNCOUXTBAR0_G0	502D 2100h
140h	32	CONTROLSS_PWMSYNCOUXTBAR1_G0	502D 2140h
180h	32	CONTROLSS_PWMSYNCOUXTBAR2_G0	502D 2180h
1C0h	32	CONTROLSS_PWMSYNCOUXTBAR3_G0	502D 21C0h
200h	32	CONTROLSS_PWMSYNCOUXTBAR0_G1	502D 2200h
240h	32	CONTROLSS_PWMSYNCOUXTBAR1_G1	502D 2240h
280h	32	CONTROLSS_PWMSYNCOUXTBAR2_G1	502D 2280h
2C0h	32	CONTROLSS_PWMSYNCOUXTBAR3_G1	502D 22C0h

3.19.2 CONTROLSS_PWMSYNCOUXTBAR Registers

CONTROLSS_PWMSYNCOUXTBAR Registers

3.19.2.1 CONTROLSS_PWMSYNCOUXTBAR0_G0 Register

3.19.2.1.1 CONTROLSS_PWMSYNCOUXTBAR0_G0 Register (Offset = 100h) [reset = 0h]

EPWM pwmsyncout XBAR0 select.

Return to [Summary Table](#)

Table 3-2681. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR0	502D 2100h

Figure 3-1411. CONTROLSS_PWMSYNCOUXTBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMSYNCOUXTBAR0_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR0_G0_SEL							
R/W							
0h							

Table 3-2682. CONTROLSS_PWMSYNCOUXTBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMSYNCOUXTBAR0_G0_SEL	R/W	0h	EPWM pwmsyncout XBAR0 select 1:PWM[x] SYNCOUT selected 0:PWM[x] SYNCOUT is de-selected

3.19.2.2 CONTROLSS_PWMSYNCOUXTBAR1_G0 Register

3.19.2.2.1 CONTROLSS_PWMSYNCOUXTBAR1_G0 Register (Offset = 140h) [reset = 0h]

EPWM pwmsyncout XBAR1 select.

Return to [Summary Table](#)

Table 3-2683. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR1_G0	502D 2140h

Figure 3-1412. CONTROLSS_PWMSYNCOUXTBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMSYNCOUXTBAR1_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR1_G0_SEL							
R/W							
0h							

Table 3-2684. CONTROLSS_PWMSYNCOUXTBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMSYNCOUXTBAR1_G0_SEL	R/W	0h	EPWM pwmsyncout XBAR1 select 1:PWM[x] SYNCOUT selected 0:PWM[x] SYNCOUT is de-selected

3.19.2.3 CONTROLSS_PWMSYNCOUXTBAR2_G0 Register

3.19.2.3.1 CONTROLSS_PWMSYNCOUXTBAR2_G0 Register (Offset = 180h) [reset = 0h]

EPWM pwmsyncout XBAR2 select.

Return to [Summary Table](#)

Table 3-2685. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR	502D 2180h

Figure 3-1413. CONTROLSS_PWMSYNCOUXTBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMSYNCOUXTBAR2_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR2_G0_SEL							
R/W							
0h							

Table 3-2686. CONTROLSS_PWMSYNCOUXTBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMSYNCOUXTBAR2_G0_SEL	R/W	0h	EPWM pwmsyncout XBAR2 select 1:PWM[x] SYNCOUT selected 0:PWM[x] SYNCOUT is de-selected

3.19.2.4 CONTROLSS_PWMSYNCOUXTBAR3_G0 Register

3.19.2.4.1 CONTROLSS_PWMSYNCOUXTBAR3_G0 Register (Offset = 1C0h) [reset = 0h]

EPWM pwmsyncout XBAR2 select.

Return to [Summary Table](#)

Table 3-2687. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR3	502D 21C0h

Figure 3-1414. CONTROLSS_PWMSYNCOUXTBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PWMSYNCOUXTBAR3_G0_SEL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR3_G0_SEL							
R/W							
0h							

Table 3-2688. CONTROLSS_PWMSYNCOUXTBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PWMSYNCOUXTBAR3_G0_SEL	R/W	0h	EPWM pwmsyncout XBAR3 select 1:PWM[x] SYNCOUT selected 0:PWM[x] SYNCOUT is de-selected

3.19.2.5 CONTROLSS_PWMSYNCOUXTBAR0_G1 Register

3.19.2.5.1 CONTROLSS_PWMSYNCOUXTBAR0_G1 Register (Offset = 200h) [reset = 0h]

EPWM pwmsyncout XBAR3 select.

Return to [Summary Table](#)

Table 3-2689. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR0	502D 2200h

Figure 3-1415. CONTROLSS_PWMSYNCOUXTBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR0_G1_SEL							
R/W							
0h							

Table 3-2690. CONTROLSS_PWMSYNCOUXTBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	PWMSYNCOUXTBAR0_G1_SEL	R/W	0h	EPWM pwmsyncout XBAR0 select 1:ECAP[x] SYNCOUT selected 0:ECAP[x] SYNCOUT is de-selected

3.19.2.6 CONTROLSS_PWMSYNCOUXTBAR1_G1 Register

3.19.2.6.1 CONTROLSS_PWMSYNCOUXTBAR1_G1 Register (Offset = 240h) [reset = 0h]

EPWM pwmsyncout XBAR3 select.

Return to [Summary Table](#)

Table 3-2691. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR	502D 2240h

Figure 3-1416. CONTROLSS_PWMSYNCOUXTBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR1_G1_SEL							
R/W							
0h							

Table 3-2692. CONTROLSS_PWMSYNCOUXTBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	PWMSYNCOUXTBAR1_G1_SEL	R/W	0h	EPWM pwmsyncout XBAR1 select 1:ECAP[x] SYNCOUT selected 0:ECAP[x] SYNCOUT is de-selected

3.19.2.7 CONTROLSS_PWMSYNCOUXTBAR2_G1 Register

3.19.2.7.1 CONTROLSS_PWMSYNCOUXTBAR2_G1 Register (Offset = 280h) [reset = 0h]

EPWM pwmsyncout XBAR0 select.

Return to [Summary Table](#)

Table 3-2693. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR	502D 2280h

Figure 3-1417. CONTROLSS_PWMSYNCOUXTBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR2_G1_SEL							
R/W							
0h							

Table 3-2694. CONTROLSS_PWMSYNCOUXTBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	PWMSYNCOUXTBAR2_G1_SEL	R/W	0h	EPWM pwmsyncout XBAR2 select 1:ECAP[x] SYNCOUT selected 0:ECAP[x] SYNCOUT is de-selected

3.19.2.8 CONTROLSS_PWMSYNCOUXTBAR3_G1 Register

3.19.2.8.1 CONTROLSS_PWMSYNCOUXTBAR3_G1 Register (Offset = 2C0h) [reset = 0h]

EPWM pwmsyncout XBAR1 select.

Return to [Summary Table](#)

Table 3-2695. Instance Table

Instance Name	Physical Address
CONTROLSS_PWMSYNCOUXTBAR3	502D 22C0h

Figure 3-1418. CONTROLSS_PWMSYNCOUXTBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PWMSYNCOUXTBAR3_G1_SEL							
R/W							
0h							

Table 3-2696. CONTROLSS_PWMSYNCOUXTBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	PWMSYNCOUXTBAR3_G1_SEL	R/W	0h	EPWM pwmsyncout XBAR3 select 1:ECAP[x] SYNCOUT selected 0:ECAP[x] SYNCOUT is de-selected

4 Processors and Accelerator Registers

The Processor and Accelerator module registers are described in the following sections.

4.1 R5SS

R5SS

4.1.1 R5SS Summaries

R5SS Summaries

Table 4-1. TCMA_CORE0_ROM Registers, Base Address=0000 0000h, Length=65536

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMA_CORE0_ROM_START	0000 0000h
FFFCh	32	TCMA_CORE0_ROM_END	0000 FFFCh

Table 4-2. TCMA_CORE0_RAM Registers, Base Address=0002 0000h, Length=131072

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMA_CORE0_RAM_START	0002 0000h
1FFFCh	32	TCMA_CORE0_RAM_END	0003 FFFCh

Table 4-3. TCMA_CORE1_RAM Registers, Base Address=0002 0000h, Length=131072

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMA_CORE1_RAM_START	0002 0000h
1FFFCh	32	TCMA_CORE1_RAM_END	0003 FFFCh

Table 4-4. TMU_0 Registers, Base Address=0006 0000h, Length=1024

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TMU_0_REVISION	0006 0000h
40h	32	TMU_0_SINPUF32_R0	0006 0040h
48h	32	TMU_0_SINPUF32_R1	0006 0048h
50h	32	TMU_0_SINPUF32_R2	0006 0050h
58h	32	TMU_0_SINPUF32_R3	0006 0058h
60h	32	TMU_0_SINPUF32_R4	0006 0060h
68h	32	TMU_0_SINPUF32_R5	0006 0068h
70h	32	TMU_0_SINPUF32_R6	0006 0070h
78h	32	TMU_0_SINPUF32_R7	0006 0078h
80h	32	TMU_0_COSPUF32_R0	0006 0080h
88h	32	TMU_0_COSPUF32_R1	0006 0088h
90h	32	TMU_0_COSPUF32_R2	0006 0090h
98h	32	TMU_0_COSPUF32_R3	0006 0098h
A0h	32	TMU_0_COSPUF32_R4	0006 00A0h
A8h	32	TMU_0_COSPUF32_R5	0006 00A8h
B0h	32	TMU_0_COSPUF32_R6	0006 00B0h
B8h	32	TMU_0_COSPUF32_R7	0006 00B8h
C0h	32	TMU_0_ATANPUF32_R0	0006 00C0h
C8h	32	TMU_0_ATANPUF32_R1	0006 00C8h
D0h	32	TMU_0_ATANPUF32_R2	0006 00D0h
D8h	32	TMU_0_ATANPUF32_R3	0006 00D8h
E0h	32	TMU_0_ATANPUF32_R4	0006 00E0h
E8h	32	TMU_0_ATANPUF32_R5	0006 00E8h

Table 4-4. TMU_0 Registers, Base Address=0006 0000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
F0h	32	TMU_0_ATANPUF32_R6	0006 00F0h
F8h	32	TMU_0_ATANPUF32_R7	0006 00F8h
140h	32	TMU_0_IEXP2F32_R0	0006 0140h
148h	32	TMU_0_IEXP2F32_R1	0006 0148h
150h	32	TMU_0_IEXP2F32_R2	0006 0150h
158h	32	TMU_0_IEXP2F32_R3	0006 0158h
160h	32	TMU_0_IEXP2F32_R4	0006 0160h
168h	32	TMU_0_IEXP2F32_R5	0006 0168h
170h	32	TMU_0_IEXP2F32_R6	0006 0170h
178h	32	TMU_0_IEXP2F32_R7	0006 0178h
180h	32	TMU_0_LOG2F32_R0	0006 0180h
188h	32	TMU_0_LOG2F32_R1	0006 0188h
190h	32	TMU_0_LOG2F32_R2	0006 0190h
198h	32	TMU_0_LOG2F32_R3	0006 0198h
1A0h	32	TMU_0_LOG2F32_R4	0006 01A0h
1A8h	32	TMU_0_LOG2F32_R5	0006 01A8h
1B0h	32	TMU_0_LOG2F32_R6	0006 01B0h
1B8h	32	TMU_0_LOG2F32_R7	0006 01B8h
1C0h	32	TMU_0_QUADF32_X_R0_R1	0006 01C0h
1C8h	32	TMU_0_QUADF32_X_R1_R2	0006 01C8h
1D0h	32	TMU_0_QUADF32_X_R2_R3	0006 01D0h
1D8h	32	TMU_0_QUADF32_X_R3_R4	0006 01D8h
1E0h	32	TMU_0_QUADF32_X_R4_R5	0006 01E0h
1E8h	32	TMU_0_QUADF32_X_R5SS0_R6	0006 01E8h
1F0h	32	TMU_0_QUADF32_X_R6_R7	0006 01F0h
280h	32	TMU_0_RESULT_R0	0006 0280h
288h	32	TMU_0_RESULT_R1	0006 0288h
290h	32	TMU_0_RESULT_R2	0006 0290h
298h	32	TMU_0_RESULT_R3	0006 0298h
2A0h	32	TMU_0_RESULT_R4	0006 02A0h
2A8h	32	TMU_0_RESULT_R5	0006 02A8h
2B0h	32	TMU_0_RESULT_R6	0006 02B0h
2B8h	32	TMU_0_RESULT_R7	0006 02B8h
2C0h	32	TMU_0_CSAVE_R0	0006 02C0h
2C8h	32	TMU_0_CSAVE_R1	0006 02C8h
2D0h	32	TMU_0_CSAVE_R2	0006 02D0h
2D8h	32	TMU_0_CSAVE_R3	0006 02D8h
2E0h	32	TMU_0_CSAVE_R4	0006 02E0h
2E8h	32	TMU_0_CSAVE_R5	0006 02E8h
2F0h	32	TMU_0_CSAVE_R6	0006 02F0h
2F8h	32	TMU_0_CSAVE_R7	0006 02F8h
300h	32	TMU_0_CSAVE_OP2	0006 0300h
308h	32	TMU_0_CONTEXT_SAVE	0006 0308h
310h	32	TMU_0_CONTEXT_RESTORE	0006 0310h
348h	32	TMU_0_STF	0006 0348h
380h	32	TMU_0_PARITY_TEST	0006 0380h
390h	32	TMU_0_LCM_LOCK	0006 0390h

Table 4-4. TMU_0 Registers, Base Address=0006 0000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
3A0h	32	TMU_0_LCM_COMMIT	0006 03A0h

Table 4-5. TMU_1 Registers, Base Address=0006 0000h, Length=1024

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TMU_1_REVISION	0006 0000h
40h	32	TMU_1_SINPUF32_R0	0006 0040h
48h	32	TMU_1_SINPUF32_R1	0006 0048h
50h	32	TMU_1_SINPUF32_R2	0006 0050h
58h	32	TMU_1_SINPUF32_R3	0006 0058h
60h	32	TMU_1_SINPUF32_R4	0006 0060h
68h	32	TMU_1_SINPUF32_R5	0006 0068h
70h	32	TMU_1_SINPUF32_R6	0006 0070h
78h	32	TMU_1_SINPUF32_R7	0006 0078h
80h	32	TMU_1_COSPUF32_R0	0006 0080h
88h	32	TMU_1_COSPUF32_R1	0006 0088h
90h	32	TMU_1_COSPUF32_R2	0006 0090h
98h	32	TMU_1_COSPUF32_R3	0006 0098h
A0h	32	TMU_1_COSPUF32_R4	0006 00A0h
A8h	32	TMU_1_COSPUF32_R5	0006 00A8h
B0h	32	TMU_1_COSPUF32_R6	0006 00B0h
B8h	32	TMU_1_COSPUF32_R7	0006 00B8h
C0h	32	TMU_1_ATANPUF32_R0	0006 00C0h
C8h	32	TMU_1_ATANPUF32_R1	0006 00C8h
D0h	32	TMU_1_ATANPUF32_R2	0006 00D0h
D8h	32	TMU_1_ATANPUF32_R3	0006 00D8h
E0h	32	TMU_1_ATANPUF32_R4	0006 00E0h
E8h	32	TMU_1_ATANPUF32_R5	0006 00E8h
F0h	32	TMU_1_ATANPUF32_R6	0006 00F0h
F8h	32	TMU_1_ATANPUF32_R7	0006 00F8h
140h	32	TMU_1_IEXP2F32_R0	0006 0140h
148h	32	TMU_1_IEXP2F32_R1	0006 0148h
150h	32	TMU_1_IEXP2F32_R2	0006 0150h
158h	32	TMU_1_IEXP2F32_R3	0006 0158h
160h	32	TMU_1_IEXP2F32_R4	0006 0160h
168h	32	TMU_1_IEXP2F32_R5	0006 0168h
170h	32	TMU_1_IEXP2F32_R6	0006 0170h
178h	32	TMU_1_IEXP2F32_R7	0006 0178h
180h	32	TMU_1_LOG2F32_R0	0006 0180h
188h	32	TMU_1_LOG2F32_R1	0006 0188h
190h	32	TMU_1_LOG2F32_R2	0006 0190h
198h	32	TMU_1_LOG2F32_R3	0006 0198h
1A0h	32	TMU_1_LOG2F32_R4	0006 01A0h
1A8h	32	TMU_1_LOG2F32_R5	0006 01A8h
1B0h	32	TMU_1_LOG2F32_R6	0006 01B0h
1B8h	32	TMU_1_LOG2F32_R7	0006 01B8h
1C0h	32	TMU_1_QUADF32_X_R0_R1	0006 01C0h

Table 4-5. TMU_1 Registers, Base Address=0006 0000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
1C8h	32	TMU_1_QUADF32_X_R1_R2	0006 01C8h
1D0h	32	TMU_1_QUADF32_X_R2_R3	0006 01D0h
1D8h	32	TMU_1_QUADF32_X_R3_R4	0006 01D8h
1E0h	32	TMU_1_QUADF32_X_R4_R5	0006 01E0h
1E8h	32	TMU_1_QUADF32_X_R5SS0_R6	0006 01E8h
1F0h	32	TMU_1_QUADF32_X_R6_R7	0006 01F0h
280h	32	TMU_1_RESULT_R0	0006 0280h
288h	32	TMU_1_RESULT_R1	0006 0288h
290h	32	TMU_1_RESULT_R2	0006 0290h
298h	32	TMU_1_RESULT_R3	0006 0298h
2A0h	32	TMU_1_RESULT_R4	0006 02A0h
2A8h	32	TMU_1_RESULT_R5	0006 02A8h
2B0h	32	TMU_1_RESULT_R6	0006 02B0h
2B8h	32	TMU_1_RESULT_R7	0006 02B8h
2C0h	32	TMU_1_CSAVE_R0	0006 02C0h
2C8h	32	TMU_1_CSAVE_R1	0006 02C8h
2D0h	32	TMU_1_CSAVE_R2	0006 02D0h
2D8h	32	TMU_1_CSAVE_R3	0006 02D8h
2E0h	32	TMU_1_CSAVE_R4	0006 02E0h
2E8h	32	TMU_1_CSAVE_R5	0006 02E8h
2F0h	32	TMU_1_CSAVE_R6	0006 02F0h
2F8h	32	TMU_1_CSAVE_R7	0006 02F8h
300h	32	TMU_1_CSAVE_OP2	0006 0300h
308h	32	TMU_1_CONTEXT_SAVE	0006 0308h
310h	32	TMU_1_CONTEXT_RESTORE	0006 0310h
348h	32	TMU_1_STF	0006 0348h
380h	32	TMU_1_PARITY_TEST	0006 0380h
390h	32	TMU_1_LCM_LOCK	0006 0390h
3A0h	32	TMU_1_LCM_COMMIT	0006 03A0h

Table 4-6. TCMB_CORE0_RAM Registers, Base Address=0008 0000h, Length=131072

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMB_CORE0_RAM_START	0008 0000h
1FFFCCh	32	TCMB_CORE0_RAM_END	0009 FFFCh

Table 4-7. TCMB_CORE1_RAM Registers, Base Address=0008 0000h, Length=131072

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMB_CORE1_RAM_START	0008 0000h
1FFFCCh	32	TCMB_CORE1_RAM_END	0009 FFFCh

Table 4-8. VIM0 Registers, Base Address=50F0 0000h, Length=16384

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	VIM0_PID	50F0 0000h
4h	32	VIM0_INFO	50F0 0004h
8h	32	VIM0_PRIIRQ	50F0 0008h

Table 4-8. VIM0 Registers, Base Address=50F0 0000h, Length=16384 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
Ch	32	VIM0_PRIFIQ	50F0 000Ch
10h	32	VIM0_IRQGSTS	50F0 0010h
14h	32	VIM0_FIQGSTS	50F0 0014h
18h	32	VIM0_IRQVEC	50F0 0018h
1Ch	32	VIM0_FIQVEC	50F0 001Ch
20h	32	VIM0_ACTIRQ	50F0 0020h
24h	32	VIM0_ACTFIQ	50F0 0024h
28h	32	VIM0_IRQPRIMSK	50F0 0028h
2Ch	32	VIM0_FIQPRIMSK	50F0 002Ch
30h	32	VIM0_DEDVEC	50F0 0030h
400h	32	VIM0_RAW_M	50F0 0400h
404h	32	VIM0_STS_M	50F0 0404h
408h	32	VIM0_INTR_EN_SET_M	50F0 0408h
40Ch	32	VIM0_INTER_EN_CLR_M	50F0 040Ch
410h	32	VIM0_IRQSTS_M	50F0 0410h
414h	32	VIM0_FIQSTS_M	50F0 0414h
418h	32	VIM0_INTMAP_M	50F0 0418h
41Ch	32	VIM0_INTTYPE_M	50F0 041Ch
1000h	32	VIM0_INTPRIORITY_Q	50F0 1000h
2000h	32	VIM0_INTVECTOR_Q	50F0 2000h

Table 4-9. VIM1 Registers, Base Address=50F0 0000h, Length=16384

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	VIM1_PID	50F0 0000h
4h	32	VIM1_INFO	50F0 0004h
8h	32	VIM1_PRIIRQ	50F0 0008h
Ch	32	VIM1_PRIFIQ	50F0 000Ch
10h	32	VIM1_IRQGSTS	50F0 0010h
14h	32	VIM1_FIQGSTS	50F0 0014h
18h	32	VIM1_IRQVEC	50F0 0018h
1Ch	32	VIM1_FIQVEC	50F0 001Ch
20h	32	VIM1_ACTIRQ	50F0 0020h
24h	32	VIM1_ACTFIQ	50F0 0024h
28h	32	VIM1_IRQPRIMSK	50F0 0028h
2Ch	32	VIM1_FIQPRIMSK	50F0 002Ch
30h	32	VIM1_DEDVEC	50F0 0030h
400h	32	VIM1_RAW_M	50F0 0400h
404h	32	VIM1_STS_M	50F0 0404h
408h	32	VIM1_INTR_EN_SET_M	50F0 0408h
40Ch	32	VIM1_INTER_EN_CLR_M	50F0 040Ch
410h	32	VIM1_IRQSTS_M	50F0 0410h
414h	32	VIM1_FIQSTS_M	50F0 0414h
418h	32	VIM1_INTMAP_M	50F0 0418h
41Ch	32	VIM1_INTTYPE_M	50F0 041Ch
1000h	32	VIM1_INTPRIORITY_Q	50F0 1000h
2000h	32	VIM1_INTVECTOR_Q	50F0 2000h

Table 4-10. ECC_AGG_CORE0 Registers, Base Address=5300 0000h, Length=1024

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	ECC_AGG_CORE0_AGGR_REVISION	5300 0000h
8h	32	ECC_AGG_CORE0_ECC_VECTOR	5300 0008h
Ch	32	ECC_AGG_CORE0_MISC_STATUS	5300 000Ch
10h	32	ECC_AGG_CORE0_ECC_WRAP_REVISION	5300 0010h
14h	32	ECC_AGG_CORE0_CONTROL	5300 0014h
18h	32	ECC_AGG_CORE0_ERROR_CTRL1	5300 0018h
1Ch	32	ECC_AGG_CORE0_ERROR_CTRL2	5300 001Ch
20h	32	ECC_AGG_CORE0_ERROR_STATUS1	5300 0020h
24h	32	ECC_AGG_CORE0_ERROR_STATUS2	5300 0024h
28h	32	ECC_AGG_CORE0_ERROR_STATUS3	5300 0028h
3Ch	32	ECC_AGG_CORE0_SEC_EOI_REG	5300 003Ch
40h	32	ECC_AGG_CORE0_SEC_STATUS_REG0	5300 0040h
80h	32	ECC_AGG_CORE0_SEC_ENABLE_SET_REG0	5300 0080h
C0h	32	ECC_AGG_CORE0_SEC_ENABLE_CLR_REG0	5300 00C0h
13Ch	32	ECC_AGG_CORE0_DED_EOI_REG	5300 013Ch
140h	32	ECC_AGG_CORE0_DED_STATUS_REG0	5300 0140h
180h	32	ECC_AGG_CORE0_DED_ENABLE_SET_REG0	5300 0180h
1C0h	32	ECC_AGG_CORE0_DED_ENABLE_CLR_REG0	5300 01C0h
200h	32	ECC_AGG_CORE0_AGGR_ENABLE_SET	5300 0200h
204h	32	ECC_AGG_CORE0_AGGR_ENABLE_CLR	5300 0204h
208h	32	ECC_AGG_CORE0_AGGR_STATUS_SET	5300 0208h
20Ch	32	ECC_AGG_CORE0_AGGR_STATUS_CLR	5300 020Ch

Table 4-11. ECC_AGG_CORE1 Registers, Base Address=5300 3000h, Length=1024

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	ECC_AGG_CORE1_AGGR_REVISION	5300 3000h
8h	32	ECC_AGG_CORE1_ECC_VECTOR	5300 3008h
Ch	32	ECC_AGG_CORE1_MISC_STATUS	5300 300Ch
10h	32	ECC_AGG_CORE1_ECC_WRAP_REVISION	5300 3010h
14h	32	ECC_AGG_CORE1_CONTROL	5300 3014h
18h	32	ECC_AGG_CORE1_ERROR_CTRL1	5300 3018h
1Ch	32	ECC_AGG_CORE1_ERROR_CTRL2	5300 301Ch
20h	32	ECC_AGG_CORE1_ERROR_STATUS1	5300 3020h
24h	32	ECC_AGG_CORE1_ERROR_STATUS2	5300 3024h
28h	32	ECC_AGG_CORE1_ERROR_STATUS3	5300 3028h
3Ch	32	ECC_AGG_CORE1_SEC_EOI_REG	5300 303Ch
40h	32	ECC_AGG_CORE1_SEC_STATUS_REG0	5300 3040h
80h	32	ECC_AGG_CORE1_SEC_ENABLE_SET_REG0	5300 3080h
C0h	32	ECC_AGG_CORE1_SEC_ENABLE_CLR_REG0	5300 30C0h
13Ch	32	ECC_AGG_CORE1_DED_EOI_REG	5300 313Ch
140h	32	ECC_AGG_CORE1_DED_STATUS_REG0	5300 3140h
180h	32	ECC_AGG_CORE1_DED_ENABLE_SET_REG0	5300 3180h
1C0h	32	ECC_AGG_CORE1_DED_ENABLE_CLR_REG0	5300 31C0h
200h	32	ECC_AGG_CORE1_AGGR_ENABLE_SET	5300 3200h
204h	32	ECC_AGG_CORE1_AGGR_ENABLE_CLR	5300 3204h

Table 4-11. ECC_AGG_CORE1 Registers, Base Address=5300 3000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
208h	32	ECC_AGG_CORE1_AGGR_STATUS_SET	5300 3208h
20Ch	32	ECC_AGG_CORE1_AGGR_STATUS_CLR	5300 320Ch

Table 4-12. TMU_ROM_CORE0 Registers, Base Address=5302 0000h, Length=8192

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TMU_ROM_CORE0_START	5302 0000h
2FFCh	32	TMU_ROM_CORE0_END	5302 2FFCh

Table 4-13. TMU_ROM_CORE1 Registers, Base Address=5302 4000h, Length=8192

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TMU_ROM_CORE1_START	5302 4000h
2FFCh	32	TMU_ROM_CORE1_END	5302 6FFCh

Table 4-14. CCMR Registers, Base Address=5321 0000h, Length=4096

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	CCMR_CCMSR1	5321 0000h
4h	32	CCMR_CCMKEYR1	5321 0004h
8h	32	CCMR_CCMSR2	5321 0008h
Ch	32	CCMR_CCMKEYR2	5321 000Ch
10h	32	CCMR_CCMSR3	5321 0010h
14h	32	CCMR_CCMKEYR3	5321 0014h
18h	32	CCMR_CCMPCNTRL	5321 0018h
2Ch	32	CCMR_CCMSR5	5321 002Ch
30h	32	CCMR_CCMKEYR5	5321 0030h
34h	32	CCMR_CCMSR6	5321 0034h
38h	32	CCMR_CCMKEYR6	5321 0038h

Table 4-15. STC Registers, Base Address=5350 0000h, Length=512

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	STC_STCGCR0	5350 0000h
4h	32	STC_STCGCR1	5350 0004h
8h	32	STC_STCTPR	5350 0008h
Ch	32	STC_STC_CADDR	5350 000Ch
10h	32	STC_STCCICR	5350 0010h
14h	32	STC_STCGSTAT	5350 0014h
18h	32	STC_STCFSTAT	5350 0018h
1Ch	32	STC_STCSCSCR	5350 001Ch
20h	32	STC_STC_CADDR2	5350 0020h
24h	32	STC_STC_CLKDIV	5350 0024h
28h	32	STC_STC_SEGPLR	5350 0028h
2Ch	32	STC_SEG0_START_ADDR	5350 002Ch
30h	32	STC_SEG1_START_ADDR	5350 0030h
34h	32	STC_SEG2_START_ADDR	5350 0034h
38h	32	STC_SEG3_START_ADDR	5350 0038h
3Ch	32	STC_CORE1_CURMISR_0	5350 003Ch

Table 4-15. STC Registers, Base Address=5350 0000h, Length=512 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
40h	32	STC_CORE1_CURMISR_1	5350 0040h
44h	32	STC_CORE1_CURMISR_2	5350 0044h
48h	32	STC_CORE1_CURMISR_3	5350 0048h
4Ch	32	STC_CORE1_CURMISR_4	5350 004Ch
50h	32	STC_CORE1_CURMISR_5	5350 0050h
54h	32	STC_CORE1_CURMISR_6	5350 0054h
58h	32	STC_CORE1_CURMISR_7	5350 0058h
5Ch	32	STC_CORE1_CURMISR_8	5350 005Ch
60h	32	STC_CORE1_CURMISR_9	5350 0060h
64h	32	STC_CORE1_CURMISR_10	5350 0064h
68h	32	STC_CORE1_CURMISR_11	5350 0068h
6Ch	32	STC_CORE1_CURMISR_12	5350 006Ch
70h	32	STC_CORE1_CURMISR_13	5350 0070h
74h	32	STC_CORE1_CURMISR_14	5350 0074h
78h	32	STC_CORE1_CURMISR_15	5350 0078h
7Ch	32	STC_CORE1_CURMISR_16	5350 007Ch
80h	32	STC_CORE1_CURMISR_17	5350 0080h
84h	32	STC_CORE1_CURMISR_18	5350 0084h
88h	32	STC_CORE1_CURMISR_19	5350 0088h
8Ch	32	STC_CORE1_CURMISR_20	5350 008Ch
90h	32	STC_CORE1_CURMISR_21	5350 0090h
94h	32	STC_CORE1_CURMISR_22	5350 0094h
98h	32	STC_CORE1_CURMISR_23	5350 0098h
9Ch	32	STC_CORE1_CURMISR_24	5350 009Ch
A0h	32	STC_CORE1_CURMISR_25	5350 00A0h
A4h	32	STC_CORE1_CURMISR_26	5350 00A4h
A8h	32	STC_CORE1_CURMISR_27	5350 00A8h
ACh	32	STC_CORE2_CURMISR_0	5350 00ACh
B0h	32	STC_CORE2_CURMISR_1	5350 00B0h
B4h	32	STC_CORE2_CURMISR_2	5350 00B4h
B8h	32	STC_CORE2_CURMISR_3	5350 00B8h
BCh	32	STC_CORE2_CURMISR_4	5350 00BCh
C0h	32	STC_CORE2_CURMISR_5	5350 00C0h
C4h	32	STC_CORE2_CURMISR_6	5350 00C4h
C8h	32	STC_CORE2_CURMISR_7	5350 00C8h
CCh	32	STC_CORE2_CURMISR_8	5350 00CCh
D0h	32	STC_CORE2_CURMISR_9	5350 00D0h
D4h	32	STC_CORE2_CURMISR_10	5350 00D4h
D8h	32	STC_CORE2_CURMISR_11	5350 00D8h
DCh	32	STC_CORE2_CURMISR_12	5350 00DCh
E0h	32	STC_CORE2_CURMISR_13	5350 00E0h
E4h	32	STC_CORE2_CURMISR_14	5350 00E4h
E8h	32	STC_CORE2_CURMISR_15	5350 00E8h
ECh	32	STC_CORE2_CURMISR_16	5350 00ECh
F0h	32	STC_CORE2_CURMISR_17	5350 00F0h
F4h	32	STC_CORE2_CURMISR_18	5350 00F4h
F8h	32	STC_CORE2_CURMISR_19	5350 00F8h

Table 4-15. STC Registers, Base Address=5350 0000h, Length=512 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
FCh	32	STC_CORE2_CURMISR_20	5350 00FCh
100h	32	STC_CORE2_CURMISR_21	5350 0100h
104h	32	STC_CORE2_CURMISR_22	5350 0104h
108h	32	STC_CORE2_CURMISR_23	5350 0108h
10Ch	32	STC_CORE2_CURMISR_24	5350 010Ch
110h	32	STC_CORE2_CURMISR_25	5350 0110h
114h	32	STC_CORE2_CURMISR_26	5350 0114h
118h	32	STC_CORE2_CURMISR_27	5350 0118h

Table 4-16. ICACHE_CORE0 Registers, Base Address=7400 0000h, Length=8388608

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	ICACHE_CORE0_START	7400 0000h
7FFFFCh	32	ICACHE_CORE0_END	747F FFFCh

Table 4-17. DCACHE_CORE0 Registers, Base Address=7480 0000h, Length=8388608

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	DCACHE_CORE0_START	7480 0000h
7FFFFCh	32	DCACHE_CORE0_END	74FF FFFCh

Table 4-18. ICACHE_CORE1 Registers, Base Address=7500 0000h, Length=8388608

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	ICACHE_CORE1_START	7500 0000h
7FFFFCh	32	ICACHE_CORE1_END	757F FFFCh

Table 4-19. DCACHE_CORE1 Registers, Base Address=7580 0000h, Length=8388608

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	DCACHE_CORE1_START	7580 0000h
7FFFFCh	32	DCACHE_CORE1_END	75FF FFFCh

Table 4-20. TCMA_CORE0 Registers, Base Address=7800 0000h, Length=262144

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMA_CORE0_START	7800 0000h
5FFFCh	32	TCMA_CORE0_END	7805 FFFCh

Table 4-21. TMU_EXT_CORE0 Registers, Base Address=7806 0000h, Length=1024

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TMU_EXT_CORE0_REVISION	7806 0000h
40h	32	TMU_EXT_CORE0_SINPUF32_R0	7806 0040h
48h	32	TMU_EXT_CORE0_SINPUF32_R1	7806 0048h
50h	32	TMU_EXT_CORE0_SINPUF32_R2	7806 0050h
58h	32	TMU_EXT_CORE0_SINPUF32_R3	7806 0058h
60h	32	TMU_EXT_CORE0_SINPUF32_R4	7806 0060h
68h	32	TMU_EXT_CORE0_SINPUF32_R5	7806 0068h
70h	32	TMU_EXT_CORE0_SINPUF32_R6	7806 0070h

Table 4-21. TMU_EXT_CORE0 Registers, Base Address=7806 0000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
78h	32	TMU_EXT_CORE0_SINPUF32_R7	7806 0078h
80h	32	TMU_EXT_CORE0_COSPUF32_R0	7806 0080h
88h	32	TMU_EXT_CORE0_COSPUF32_R1	7806 0088h
90h	32	TMU_EXT_CORE0_COSPUF32_R2	7806 0090h
98h	32	TMU_EXT_CORE0_COSPUF32_R3	7806 0098h
A0h	32	TMU_EXT_CORE0_COSPUF32_R4	7806 00A0h
A8h	32	TMU_EXT_CORE0_COSPUF32_R5	7806 00A8h
B0h	32	TMU_EXT_CORE0_COSPUF32_R6	7806 00B0h
B8h	32	TMU_EXT_CORE0_COSPUF32_R7	7806 00B8h
C0h	32	TMU_EXT_CORE0_ATANPUF32_R0	7806 00C0h
C8h	32	TMU_EXT_CORE0_ATANPUF32_R1	7806 00C8h
D0h	32	TMU_EXT_CORE0_ATANPUF32_R2	7806 00D0h
D8h	32	TMU_EXT_CORE0_ATANPUF32_R3	7806 00D8h
E0h	32	TMU_EXT_CORE0_ATANPUF32_R4	7806 00E0h
E8h	32	TMU_EXT_CORE0_ATANPUF32_R5	7806 00E8h
F0h	32	TMU_EXT_CORE0_ATANPUF32_R6	7806 00F0h
F8h	32	TMU_EXT_CORE0_ATANPUF32_R7	7806 00F8h
140h	32	TMU_EXT_CORE0_IEXP2F32_R0	7806 0140h
148h	32	TMU_EXT_CORE0_IEXP2F32_R1	7806 0148h
150h	32	TMU_EXT_CORE0_IEXP2F32_R2	7806 0150h
158h	32	TMU_EXT_CORE0_IEXP2F32_R3	7806 0158h
160h	32	TMU_EXT_CORE0_IEXP2F32_R4	7806 0160h
168h	32	TMU_EXT_CORE0_IEXP2F32_R5	7806 0168h
170h	32	TMU_EXT_CORE0_IEXP2F32_R6	7806 0170h
178h	32	TMU_EXT_CORE0_IEXP2F32_R7	7806 0178h
180h	32	TMU_EXT_CORE0_LOG2F32_R0	7806 0180h
188h	32	TMU_EXT_CORE0_LOG2F32_R1	7806 0188h
190h	32	TMU_EXT_CORE0_LOG2F32_R2	7806 0190h
198h	32	TMU_EXT_CORE0_LOG2F32_R3	7806 0198h
1A0h	32	TMU_EXT_CORE0_LOG2F32_R4	7806 01A0h
1A8h	32	TMU_EXT_CORE0_LOG2F32_R5	7806 01A8h
1B0h	32	TMU_EXT_CORE0_LOG2F32_R6	7806 01B0h
1B8h	32	TMU_EXT_CORE0_LOG2F32_R7	7806 01B8h
1C0h	32	TMU_EXT_CORE0_QUADF32_X_R0_R1	7806 01C0h
1C8h	32	TMU_EXT_CORE0_QUADF32_X_R1_R2	7806 01C8h
1D0h	32	TMU_EXT_CORE0_QUADF32_X_R2_R3	7806 01D0h
1D8h	32	TMU_EXT_CORE0_QUADF32_X_R3_R4	7806 01D8h
1E0h	32	TMU_EXT_CORE0_QUADF32_X_R4_R5	7806 01E0h
1E8h	32	TMU_EXT_CORE0_QUADF32_X_R5SS0_R6	7806 01E8h
1F0h	32	TMU_EXT_CORE0_QUADF32_X_R6_R7	7806 01F0h
280h	32	TMU_EXT_CORE0_RESULT_R0	7806 0280h
288h	32	TMU_EXT_CORE0_RESULT_R1	7806 0288h
290h	32	TMU_EXT_CORE0_RESULT_R2	7806 0290h
298h	32	TMU_EXT_CORE0_RESULT_R3	7806 0298h
2A0h	32	TMU_EXT_CORE0_RESULT_R4	7806 02A0h
2A8h	32	TMU_EXT_CORE0_RESULT_R5	7806 02A8h
2B0h	32	TMU_EXT_CORE0_RESULT_R6	7806 02B0h

Table 4-21. TMU_EXT_CORE0 Registers, Base Address=7806 0000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
2B8h	32	TMU_EXT_CORE0_RESULT_R7	7806 02B8h
2C0h	32	TMU_EXT_CORE0_CSAVE_R0	7806 02C0h
2C8h	32	TMU_EXT_CORE0_CSAVE_R1	7806 02C8h
2D0h	32	TMU_EXT_CORE0_CSAVE_R2	7806 02D0h
2D8h	32	TMU_EXT_CORE0_CSAVE_R3	7806 02D8h
2E0h	32	TMU_EXT_CORE0_CSAVE_R4	7806 02E0h
2E8h	32	TMU_EXT_CORE0_CSAVE_R5	7806 02E8h
2F0h	32	TMU_EXT_CORE0_CSAVE_R6	7806 02F0h
2F8h	32	TMU_EXT_CORE0_CSAVE_R7	7806 02F8h
300h	32	TMU_EXT_CORE0_CSAVE_OP2	7806 0300h
308h	32	TMU_EXT_CORE0_CONTEXT_SAVE	7806 0308h
310h	32	TMU_EXT_CORE0_CONTEXT_RESTORE	7806 0310h
348h	32	TMU_EXT_CORE0_STF	7806 0348h
380h	32	TMU_EXT_CORE0_PARITY_TEST	7806 0380h
390h	32	TMU_EXT_CORE0_LCM_LOCK	7806 0390h
3A0h	32	TMU_EXT_CORE0_LCM_COMMIT	7806 03A0h

Table 4-22. TCMB_CORE0 Registers, Base Address=7810 0000h, Length=262144

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMB_CORE0_START	7810 0000h
3FFFCCh	32	TCMB_CORE0_END	7813 FFFCh

Table 4-23. TCMA_CORE1 Registers, Base Address=7820 0000h, Length=131072

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMA_CORE1_START	7820 0000h
1FFFCCh	32	TCMA_CORE1_END	7821 FFFCh

Table 4-24. TMU_EXT_CORE1 Registers, Base Address=7826 0000h, Length=1024

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TMU_EXT_CORE1_REVISION	7826 0000h
40h	32	TMU_EXT_CORE1_SINPUF32_R0	7826 0040h
48h	32	TMU_EXT_CORE1_SINPUF32_R1	7826 0048h
50h	32	TMU_EXT_CORE1_SINPUF32_R2	7826 0050h
58h	32	TMU_EXT_CORE1_SINPUF32_R3	7826 0058h
60h	32	TMU_EXT_CORE1_SINPUF32_R4	7826 0060h
68h	32	TMU_EXT_CORE1_SINPUF32_R5	7826 0068h
70h	32	TMU_EXT_CORE1_SINPUF32_R6	7826 0070h
78h	32	TMU_EXT_CORE1_SINPUF32_R7	7826 0078h
80h	32	TMU_EXT_CORE1_COSPUF32_R0	7826 0080h
88h	32	TMU_EXT_CORE1_COSPUF32_R1	7826 0088h
90h	32	TMU_EXT_CORE1_COSPUF32_R2	7826 0090h
98h	32	TMU_EXT_CORE1_COSPUF32_R3	7826 0098h
A0h	32	TMU_EXT_CORE1_COSPUF32_R4	7826 00A0h
A8h	32	TMU_EXT_CORE1_COSPUF32_R5	7826 00A8h
B0h	32	TMU_EXT_CORE1_COSPUF32_R6	7826 00B0h

Table 4-24. TMU_EXT_CORE1 Registers, Base Address=7826 0000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
B8h	32	TMU_EXT_CORE1_COSPUF32_R7	7826 00B8h
C0h	32	TMU_EXT_CORE1_ATANPUF32_R0	7826 00C0h
C8h	32	TMU_EXT_CORE1_ATANPUF32_R1	7826 00C8h
D0h	32	TMU_EXT_CORE1_ATANPUF32_R2	7826 00D0h
D8h	32	TMU_EXT_CORE1_ATANPUF32_R3	7826 00D8h
E0h	32	TMU_EXT_CORE1_ATANPUF32_R4	7826 00E0h
E8h	32	TMU_EXT_CORE1_ATANPUF32_R5	7826 00E8h
F0h	32	TMU_EXT_CORE1_ATANPUF32_R6	7826 00F0h
F8h	32	TMU_EXT_CORE1_ATANPUF32_R7	7826 00F8h
140h	32	TMU_EXT_CORE1_IEXP2F32_R0	7826 0140h
148h	32	TMU_EXT_CORE1_IEXP2F32_R1	7826 0148h
150h	32	TMU_EXT_CORE1_IEXP2F32_R2	7826 0150h
158h	32	TMU_EXT_CORE1_IEXP2F32_R3	7826 0158h
160h	32	TMU_EXT_CORE1_IEXP2F32_R4	7826 0160h
168h	32	TMU_EXT_CORE1_IEXP2F32_R5	7826 0168h
170h	32	TMU_EXT_CORE1_IEXP2F32_R6	7826 0170h
178h	32	TMU_EXT_CORE1_IEXP2F32_R7	7826 0178h
180h	32	TMU_EXT_CORE1_LOG2F32_R0	7826 0180h
188h	32	TMU_EXT_CORE1_LOG2F32_R1	7826 0188h
190h	32	TMU_EXT_CORE1_LOG2F32_R2	7826 0190h
198h	32	TMU_EXT_CORE1_LOG2F32_R3	7826 0198h
1A0h	32	TMU_EXT_CORE1_LOG2F32_R4	7826 01A0h
1A8h	32	TMU_EXT_CORE1_LOG2F32_R5	7826 01A8h
1B0h	32	TMU_EXT_CORE1_LOG2F32_R6	7826 01B0h
1B8h	32	TMU_EXT_CORE1_LOG2F32_R7	7826 01B8h
1C0h	32	TMU_EXT_CORE1_QUADF32_X_R0_R1	7826 01C0h
1C8h	32	TMU_EXT_CORE1_QUADF32_X_R1_R2	7826 01C8h
1D0h	32	TMU_EXT_CORE1_QUADF32_X_R2_R3	7826 01D0h
1D8h	32	TMU_EXT_CORE1_QUADF32_X_R3_R4	7826 01D8h
1E0h	32	TMU_EXT_CORE1_QUADF32_X_R4_R5	7826 01E0h
1E8h	32	TMU_EXT_CORE1_QUADF32_X_R5SS0_R6	7826 01E8h
1F0h	32	TMU_EXT_CORE1_QUADF32_X_R6_R7	7826 01F0h
280h	32	TMU_EXT_CORE1_RESULT_R0	7826 0280h
288h	32	TMU_EXT_CORE1_RESULT_R1	7826 0288h
290h	32	TMU_EXT_CORE1_RESULT_R2	7826 0290h
298h	32	TMU_EXT_CORE1_RESULT_R3	7826 0298h
2A0h	32	TMU_EXT_CORE1_RESULT_R4	7826 02A0h
2A8h	32	TMU_EXT_CORE1_RESULT_R5	7826 02A8h
2B0h	32	TMU_EXT_CORE1_RESULT_R6	7826 02B0h
2B8h	32	TMU_EXT_CORE1_RESULT_R7	7826 02B8h
2C0h	32	TMU_EXT_CORE1_CSAVE_R0	7826 02C0h
2C8h	32	TMU_EXT_CORE1_CSAVE_R1	7826 02C8h
2D0h	32	TMU_EXT_CORE1_CSAVE_R2	7826 02D0h
2D8h	32	TMU_EXT_CORE1_CSAVE_R3	7826 02D8h
2E0h	32	TMU_EXT_CORE1_CSAVE_R4	7826 02E0h
2E8h	32	TMU_EXT_CORE1_CSAVE_R5	7826 02E8h
2F0h	32	TMU_EXT_CORE1_CSAVE_R6	7826 02F0h

Table 4-24. TMU_EXT_CORE1 Registers, Base Address=7826 0000h, Length=1024 (continued)

Offset	Length	Register Name	R5SS0 Physical Address
2F8h	32	TMU_EXT_CORE1_CSAVE_R7	7826 02F8h
300h	32	TMU_EXT_CORE1_CSAVE_OP2	7826 0300h
308h	32	TMU_EXT_CORE1_CONTEXT_SAVE	7826 0308h
310h	32	TMU_EXT_CORE1_CONTEXT_RESTORE	7826 0310h
348h	32	TMU_EXT_CORE1_STF	7826 0348h
380h	32	TMU_EXT_CORE1_PARITY_TEST	7826 0380h
390h	32	TMU_EXT_CORE1_LCM_LOCK	7826 0390h
3A0h	32	TMU_EXT_CORE1_LCM_COMMIT	7826 03A0h

Table 4-25. TCMB_CORE1 Registers, Base Address=7830 0000h, Length=131072

Offset	Length	Register Name	R5SS0 Physical Address
0h	32	TCMB_CORE1_START	7830 0000h
1FFFCCh	32	TCMB_CORE1_END	7831 FFFCh

4.1.2 R5SS Registers

R5SS Registers

4.1.2.1 TCMA_CORE0_ROM_START Register

4.1.2.1.1 TCMA_CORE0_ROM_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)**Table 4-26. Instance Table**

Instance Name	Physical Address
R5SS0	0000 0000h

Figure 4-1. TCMA_CORE0_ROM_START Name Register

31	30	29	28	27	26	25	24
ROM_START							
R							
0h							
23	22	21	20	19	18	17	16
ROM_START							
R							
0h							
15	14	13	12	11	10	9	8
ROM_START							
R							
0h							
7	6	5	4	3	2	1	0
ROM_START							
R							
0h							

Table 4-27. TCMA_CORE0_ROM_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ROM_START	R	0h	ROM start address of master sub system tcma

4.1.2.2 TCMA_CORE0_ROM_END Register

4.1.2.2.1 TCMA_CORE0_ROM_END Register (Offset = FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-28. Instance Table

Instance Name	Physical Address
R5SS0	0000 FFFCh

Figure 4-2. TCMA_CORE0_ROM_END Name Register

31	30	29	28	27	26	25	24
ROM_END							
R							
0h							
23	22	21	20	19	18	17	16
ROM_END							
R							
0h							
15	14	13	12	11	10	9	8
ROM_END							
R							
0h							
7	6	5	4	3	2	1	0
ROM_END							
R							
0h							

Table 4-29. TCMA_CORE0_ROM_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ROM_END	R	0h	ROM end address of master sub system tcma

4.1.2.3 TCMA_CORE0_RAM_START Register

4.1.2.3.1 TCMA_CORE0_RAM_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-30. Instance Table

Instance Name	Physical Address
R5SS0	0002 0000h

Figure 4-3. TCMA_CORE0_RAM_START Name Register

31	30	29	28	27	26	25	24
RAM_START							
R/W							
0h							
23	22	21	20	19	18	17	16
RAM_START							
R/W							
0h							
15	14	13	12	11	10	9	8
RAM_START							
R/W							
0h							
7	6	5	4	3	2	1	0
RAM_START							
R/W							
0h							

Table 4-31. TCMA_CORE0_RAM_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAM_START	R/W	0h	RAM start address of master sub system tcma

4.1.2.4 TCMA_CORE0_RAM_END Register

4.1.2.4.1 TCMA_CORE0_RAM_END Register (Offset = 1FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-32. Instance Table

Instance Name	Physical Address
R5SS0	0003 FFFCh

Figure 4-4. TCMA_CORE0_RAM_END Name Register

31	30	29	28	27	26	25	24
RAM_END							
R/W							
0h							
23	22	21	20	19	18	17	16
RAM_END							
R/W							
0h							
15	14	13	12	11	10	9	8
RAM_END							
R/W							
0h							
7	6	5	4	3	2	1	0
RAM_END							
R/W							
0h							

Table 4-33. TCMA_CORE0_RAM_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAM_END	R/W	0h	RAM end address of master sub system tcma

4.1.2.5 TCMA_CORE1_RAM_START Register

4.1.2.5.1 TCMA_CORE1_RAM_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)**Table 4-34. Instance Table**

Instance Name	Physical Address
R5SS0	0002 0000h

Figure 4-5. TCMA_CORE1_RAM_START Name Register

31	30	29	28	27	26	25	24
RAM_START							
R/W							
0h							
23	22	21	20	19	18	17	16
RAM_START							
R/W							
0h							
15	14	13	12	11	10	9	8
RAM_START							
R/W							
0h							
7	6	5	4	3	2	1	0
RAM_START							
R/W							
0h							

Table 4-35. TCMA_CORE1_RAM_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAM_START	R/W	0h	RAM start address of master sub system tcma

4.1.2.6 TCMA_CORE1_RAM_END Register

4.1.2.6.1 TCMA_CORE1_RAM_END Register (Offset = 1FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-36. Instance Table

Instance Name	Physical Address
R5SS0	0003 FFFCh

Figure 4-6. TCMA_CORE1_RAM_END Name Register

31	30	29	28	27	26	25	24
RAM_END							
R/W							
0h							
23	22	21	20	19	18	17	16
RAM_END							
R/W							
0h							
15	14	13	12	11	10	9	8
RAM_END							
R/W							
0h							
7	6	5	4	3	2	1	0
RAM_END							
R/W							
0h							

Table 4-37. TCMA_CORE1_RAM_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAM_END	R/W	0h	RAM end address of master sub system tcma

4.1.2.7 TMU_0_REVISION Register

4.1.2.7.1 TMU_0_REVISION Register (Offset = 0h) [reset = 4000000h]

IP revision id register.

Return to [Summary Table](#)

Table 4-38. Instance Table

Instance Name	Physical Address
R5SS0	0006 0000h

Figure 4-7. TMU_0_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED_1		FUNC			
R		R		R			
1h		0h		0h			
23	22	21	20	19	18	17	16
FUNC							
R							
0h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-39. TMU_0_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	This identifies the scheme revision ID register type implemented for this module
29:28	RESERVED_1	R	0h	Reserved
27:16	FUNC	R	0h	Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned; for compatible modules, the same number is maintained.
15:11	RTL	R	0h	Design Release Number Incremented for releases due to spec changes or post-release design changes. Reset to 0 when either MAJOR or MINOR is incremented.
10:8	MAJOR	R	0h	Major Revision Number Represents major changes to the module [e.g. entirely new features are added/changed]. The major revision number for this module.
7:6	CUSTOM	R	0h	Custom Module Number Indicates a special version of the module. May not be supported by standard software.
5:0	MINOR	R	0h	Minor Revision Number Represents minor changes to the module [e.g. enhancements to existing features]. The minor revision number for this module.

4.1.2.8 TMU_0_SINPUF32_R0 Register

4.1.2.8.1 TMU_0_SINPUF32_R0 Register (Offset = 40h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-40. Instance Table

Instance Name	Physical Address
R5SS0	0006 0040h

Figure 4-8. TMU_0_SINPUF32_R0 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R0							
R/W							
0h							

Table 4-41. TMU_0_SINPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.9 TMU_0_SINPUF32_R1 Register

4.1.2.9.1 TMU_0_SINPUF32_R1 Register (Offset = 48h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-42. Instance Table

Instance Name	Physical Address
R5SS0	0006 0048h

Figure 4-9. TMU_0_SINPUF32_R1 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R1							
R/W							
0h							

Table 4-43. TMU_0_SINPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.10 TMU_0_SINPUF32_R2 Register

4.1.2.10.1 TMU_0_SINPUF32_R2 Register (Offset = 50h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-44. Instance Table

Instance Name	Physical Address
R5SS0	0006 0050h

Figure 4-10. TMU_0_SINPUF32_R2 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R2							
R/W							
0h							

Table 4-45. TMU_0_SINPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.11 TMU_0_SINPUF32_R3 Register

4.1.2.11.1 TMU_0_SINPUF32_R3 Register (Offset = 58h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-46. Instance Table

Instance Name	Physical Address
R5SS0	0006 0058h

Figure 4-11. TMU_0_SINPUF32_R3 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R3							
R/W							
0h							

Table 4-47. TMU_0_SINPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.12 TMU_0_SINPUF32_R4 Register

4.1.2.12.1 TMU_0_SINPUF32_R4 Register (Offset = 60h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-48. Instance Table

Instance Name	Physical Address
R5SS0	0006 0060h

Figure 4-12. TMU_0_SINPUF32_R4 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R4							
R/W							
0h							

Table 4-49. TMU_0_SINPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.13 TMU_0_SINPUF32_R5 Register

4.1.2.13.1 TMU_0_SINPUF32_R5 Register (Offset = 68h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-50. Instance Table

Instance Name	Physical Address
R5SS0	0006 0068h

Figure 4-13. TMU_0_SINPUF32_R5 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R5							
R/W							
0h							

Table 4-51. TMU_0_SINPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.14 TMU_0_SINPUF32_R6 Register

4.1.2.14.1 TMU_0_SINPUF32_R6 Register (Offset = 70h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-52. Instance Table

Instance Name	Physical Address
R5SS0	0006 0070h

Figure 4-14. TMU_0_SINPUF32_R6 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R6							
R/W							
0h							

Table 4-53. TMU_0_SINPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.15 TMU_0_SINPUF32_R7 Register

4.1.2.15.1 TMU_0_SINPUF32_R7 Register (Offset = 78h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-54. Instance Table

Instance Name	Physical Address
R5SS0	0006 0078h

Figure 4-15. TMU_0_SINPUF32_R7 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R7							
R/W							
0h							

Table 4-55. TMU_0_SINPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.16 TMU_0_COSPUF32_R0 Register

4.1.2.16.1 TMU_0_COSPUF32_R0 Register (Offset = 80h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-56. Instance Table

Instance Name	Physical Address
R5SS0	0006 0080h

Figure 4-16. TMU_0_COSPUF32_R0 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R0							
R/W							
0h							

Table 4-57. TMU_0_COSPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.17 TMU_0_COSPUF32_R1 Register

4.1.2.17.1 TMU_0_COSPUF32_R1 Register (Offset = 88h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-58. Instance Table

Instance Name	Physical Address
R5SS0	0006 0088h

Figure 4-17. TMU_0_COSPUF32_R1 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R1							
R/W							
0h							

Table 4-59. TMU_0_COSPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.18 TMU_0_COSPUF32_R2 Register

4.1.2.18.1 TMU_0_COSPUF32_R2 Register (Offset = 90h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-60. Instance Table

Instance Name	Physical Address
R5SS0	0006 0090h

Figure 4-18. TMU_0_COSPUF32_R2 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R2							
R/W							
0h							

Table 4-61. TMU_0_COSPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.19 TMU_0_COSPUF32_R3 Register

4.1.2.19.1 TMU_0_COSPUF32_R3 Register (Offset = 98h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-62. Instance Table

Instance Name	Physical Address
R5SS0	0006 0098h

Figure 4-19. TMU_0_COSPUF32_R3 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R3							
R/W							
0h							

Table 4-63. TMU_0_COSPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.20 TMU_0_COSPUF32_R4 Register

4.1.2.20.1 TMU_0_COSPUF32_R4 Register (Offset = A0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-64. Instance Table

Instance Name	Physical Address
R5SS0	0006 00A0h

Figure 4-20. TMU_0_COSPUF32_R4 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R4							
R/W							
0h							

Table 4-65. TMU_0_COSPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.21 TMU_0_COSPUF32_R5 Register

4.1.2.21.1 TMU_0_COSPUF32_R5 Register (Offset = A8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-66. Instance Table

Instance Name	Physical Address
R5SS0	0006 00A8h

Figure 4-21. TMU_0_COSPUF32_R5 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R5							
R/W							
0h							

Table 4-67. TMU_0_COSPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.22 TMU_0_COSPUF32_R6 Register

4.1.2.22.1 TMU_0_COSPUF32_R6 Register (Offset = B0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-68. Instance Table

Instance Name	Physical Address
R5SS0	0006 00B0h

Figure 4-22. TMU_0_COSPUF32_R6 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R6							
R/W							
0h							

Table 4-69. TMU_0_COSPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.23 TMU_0_COSPUF32_R7 Register

4.1.2.23.1 TMU_0_COSPUF32_R7 Register (Offset = B8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-70. Instance Table

Instance Name	Physical Address
R5SS0	0006 00B8h

Figure 4-23. TMU_0_COSPUF32_R7 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R7							
R/W							
0h							

Table 4-71. TMU_0_COSPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.24 TMU_0_ATANPUF32_R0 Register

4.1.2.24.1 TMU_0_ATANPUF32_R0 Register (Offset = C0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-72. Instance Table

Instance Name	Physical Address
R5SS0	0006 00C0h

Figure 4-24. TMU_0_ATANPUF32_R0 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R0							
R/W							
0h							

Table 4-73. TMU_0_ATANPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.25 TMU_0_ATANPUF32_R1 Register

4.1.2.25.1 TMU_0_ATANPUF32_R1 Register (Offset = C8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-74. Instance Table

Instance Name	Physical Address
R5SS0	0006 00C8h

Figure 4-25. TMU_0_ATANPUF32_R1 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R1							
R/W							
0h							

Table 4-75. TMU_0_ATANPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.26 TMU_0_ATANPUF32_R2 Register

4.1.2.26.1 TMU_0_ATANPUF32_R2 Register (Offset = D0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-76. Instance Table

Instance Name	Physical Address
R5SS0	0006 00D0h

Figure 4-26. TMU_0_ATANPUF32_R2 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R2							
R/W							
0h							

Table 4-77. TMU_0_ATANPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.27 TMU_0_ATANPUF32_R3 Register

4.1.2.27.1 TMU_0_ATANPUF32_R3 Register (Offset = D8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-78. Instance Table

Instance Name	Physical Address
R5SS0	0006 00D8h

Figure 4-27. TMU_0_ATANPUF32_R3 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R3							
R/W							
0h							

Table 4-79. TMU_0_ATANPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.28 TMU_0_ATANPUF32_R4 Register

4.1.2.28.1 TMU_0_ATANPUF32_R4 Register (Offset = E0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-80. Instance Table

Instance Name	Physical Address
R5SS0	0006 00E0h

Figure 4-28. TMU_0_ATANPUF32_R4 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R4							
R/W							
0h							

Table 4-81. TMU_0_ATANPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.29 TMU_0_ATANPUF32_R5 Register

4.1.2.29.1 TMU_0_ATANPUF32_R5 Register (Offset = E8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-82. Instance Table

Instance Name	Physical Address
R5SS0	0006 00E8h

Figure 4-29. TMU_0_ATANPUF32_R5 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R5							
R/W							
0h							

Table 4-83. TMU_0_ATANPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.30 TMU_0_ATANPUF32_R6 Register

4.1.2.30.1 TMU_0_ATANPUF32_R6 Register (Offset = F0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-84. Instance Table

Instance Name	Physical Address
R5SS0	0006 00F0h

Figure 4-30. TMU_0_ATANPUF32_R6 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R6							
R/W							
0h							

Table 4-85. TMU_0_ATANPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.31 TMU_0_ATANPUF32_R7 Register

4.1.2.31.1 TMU_0_ATANPUF32_R7 Register (Offset = F8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-86. Instance Table

Instance Name	Physical Address
R5SS0	0006 00F8h

Figure 4-31. TMU_0_ATANPUF32_R7 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R7							
R/W							
0h							

Table 4-87. TMU_0_ATANPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.32 TMU_0_IEXP2F32_R0 Register

4.1.2.32.1 TMU_0_IEXP2F32_R0 Register (Offset = 140h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-88. Instance Table

Instance Name	Physical Address
R5SS0	0006 0140h

Figure 4-32. TMU_0_IEXP2F32_R0 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R0							
R/W							
0h							

Table 4-89. TMU_0_IEXP2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.33 TMU_0_IEXP2F32_R1 Register

4.1.2.33.1 TMU_0_IEXP2F32_R1 Register (Offset = 148h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-90. Instance Table

Instance Name	Physical Address
R5SS0	0006 0148h

Figure 4-33. TMU_0_IEXP2F32_R1 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R1							
R/W							
0h							

Table 4-91. TMU_0_IEXP2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.34 TMU_0_IEXP2F32_R2 Register

4.1.2.34.1 TMU_0_IEXP2F32_R2 Register (Offset = 150h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-92. Instance Table

Instance Name	Physical Address
R5SS0	0006 0150h

Figure 4-34. TMU_0_IEXP2F32_R2 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R2							
R/W							
0h							

Table 4-93. TMU_0_IEXP2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.35 TMU_0_IEXP2F32_R3 Register

4.1.2.35.1 TMU_0_IEXP2F32_R3 Register (Offset = 158h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-94. Instance Table

Instance Name	Physical Address
R5SS0	0006 0158h

Figure 4-35. TMU_0_IEXP2F32_R3 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R3							
R/W							
0h							

Table 4-95. TMU_0_IEXP2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.36 TMU_0_IEXP2F32_R4 Register

4.1.2.36.1 TMU_0_IEXP2F32_R4 Register (Offset = 160h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-96. Instance Table

Instance Name	Physical Address
R5SS0	0006 0160h

Figure 4-36. TMU_0_IEXP2F32_R4 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R4							
R/W							
0h							

Table 4-97. TMU_0_IEXP2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.37 TMU_0_IEXP2F32_R5 Register

4.1.2.37.1 TMU_0_IEXP2F32_R5 Register (Offset = 168h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-98. Instance Table

Instance Name	Physical Address
R5SS0	0006 0168h

Figure 4-37. TMU_0_IEXP2F32_R5 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R5							
R/W							
0h							

Table 4-99. TMU_0_IEXP2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.38 TMU_0_IEXP2F32_R6 Register

4.1.2.38.1 TMU_0_IEXP2F32_R6 Register (Offset = 170h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-100. Instance Table

Instance Name	Physical Address
R5SS0	0006 0170h

Figure 4-38. TMU_0_IEXP2F32_R6 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R6							
R/W							
0h							

Table 4-101. TMU_0_IEXP2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.39 TMU_0_IEXP2F32_R7 Register

4.1.2.39.1 TMU_0_IEXP2F32_R7 Register (Offset = 178h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-102. Instance Table

Instance Name	Physical Address
R5SS0	0006 0178h

Figure 4-39. TMU_0_IEXP2F32_R7 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R7							
R/W							
0h							

Table 4-103. TMU_0_IEXP2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.40 TMU_0_LOG2F32_R0 Register

4.1.2.40.1 TMU_0_LOG2F32_R0 Register (Offset = 180h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-104. Instance Table

Instance Name	Physical Address
R5SS0	0006 0180h

Figure 4-40. TMU_0_LOG2F32_R0 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R0							
R/W							
0h							

Table 4-105. TMU_0_LOG2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.41 TMU_0_LOG2F32_R1 Register

4.1.2.41.1 TMU_0_LOG2F32_R1 Register (Offset = 188h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-106. Instance Table

Instance Name	Physical Address
R5SS0	0006 0188h

Figure 4-41. TMU_0_LOG2F32_R1 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R1							
R/W							
0h							

Table 4-107. TMU_0_LOG2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.42 TMU_0_LOG2F32_R2 Register

4.1.2.42.1 TMU_0_LOG2F32_R2 Register (Offset = 190h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-108. Instance Table

Instance Name	Physical Address
R5SS0	0006 0190h

Figure 4-42. TMU_0_LOG2F32_R2 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R2							
R/W							
0h							

Table 4-109. TMU_0_LOG2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.43 TMU_0_LOG2F32_R3 Register

4.1.2.43.1 TMU_0_LOG2F32_R3 Register (Offset = 198h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-110. Instance Table

Instance Name	Physical Address
R5SS0	0006 0198h

Figure 4-43. TMU_0_LOG2F32_R3 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R3							
R/W							
0h							

Table 4-111. TMU_0_LOG2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.44 TMU_0_LOG2F32_R4 Register

4.1.2.44.1 TMU_0_LOG2F32_R4 Register (Offset = 1A0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-112. Instance Table

Instance Name	Physical Address
R5SS0	0006 01A0h

Figure 4-44. TMU_0_LOG2F32_R4 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R4							
R/W							
0h							

Table 4-113. TMU_0_LOG2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.45 TMU_0_LOG2F32_R5 Register

4.1.2.45.1 TMU_0_LOG2F32_R5 Register (Offset = 1A8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-114. Instance Table

Instance Name	Physical Address
R5SS0	0006 01A8h

Figure 4-45. TMU_0_LOG2F32_R5 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R5							
R/W							
0h							

Table 4-115. TMU_0_LOG2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.46 TMU_0_LOG2F32_R6 Register

4.1.2.46.1 TMU_0_LOG2F32_R6 Register (Offset = 1B0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-116. Instance Table

Instance Name	Physical Address
R5SS0	0006 01B0h

Figure 4-46. TMU_0_LOG2F32_R6 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R6							
R/W							
0h							

Table 4-117. TMU_0_LOG2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.47 TMU_0_LOG2F32_R7 Register

4.1.2.47.1 TMU_0_LOG2F32_R7 Register (Offset = 1B8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-118. Instance Table

Instance Name	Physical Address
R5SS0	0006 01B8h

Figure 4-47. TMU_0_LOG2F32_R7 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R7							
R/W							
0h							

Table 4-119. TMU_0_LOG2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.48 TMU_0_QUADF32_X_R0_R1 Register

4.1.2.48.1 TMU_0_QUADF32_X_R0_R1 Register (Offset = 1C0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R0 and R1.

Return to [Summary Table](#)

Table 4-120. Instance Table

Instance Name	Physical Address
R5SS0	0006 01C0h

Figure 4-48. TMU_0_QUADF32_X_R0_R1 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R0_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R0_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R0_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R0_R1							
R/W							
0h							

Table 4-121. TMU_0_QUADF32_X_R0_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R0_R1	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R0 and R1 after 5 cycles

4.1.2.49 TMU_0_QUADF32_X_R1_R2 Register

4.1.2.49.1 TMU_0_QUADF32_X_R1_R2 Register (Offset = 1C8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R1 and R2.

Return to [Summary Table](#)

Table 4-122. Instance Table

Instance Name	Physical Address
R5SS0	0006 01C8h

Figure 4-49. TMU_0_QUADF32_X_R1_R2 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R1_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R1_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R1_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R1_R2							
R/W							
0h							

Table 4-123. TMU_0_QUADF32_X_R1_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R1_R2	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R1 and R2 after 5 cycles

4.1.2.50 TMU_0_QUADF32_X_R2_R3 Register

4.1.2.50.1 TMU_0_QUADF32_X_R2_R3 Register (Offset = 1D0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R2 and R3.

Return to [Summary Table](#)

Table 4-124. Instance Table

Instance Name	Physical Address
R5SS0	0006 01D0h

Figure 4-50. TMU_0_QUADF32_X_R2_R3 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R2_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R2_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R2_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R2_R3							
R/W							
0h							

Table 4-125. TMU_0_QUADF32_X_R2_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R2_R3	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R2 and R3 after 5 cycles

4.1.2.51 TMU_0_QUADF32_X_R3_R4 Register

4.1.2.51.1 TMU_0_QUADF32_X_R3_R4 Register (Offset = 1D8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R3 and R4.

Return to [Summary Table](#)

Table 4-126. Instance Table

Instance Name	Physical Address
R5SS0	0006 01D8h

Figure 4-51. TMU_0_QUADF32_X_R3_R4 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R3_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R3_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R3_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R3_R4							
R/W							
0h							

Table 4-127. TMU_0_QUADF32_X_R3_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R3_R4	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R3 and R4 after 5 cycles

4.1.2.52 TMU_0_QUADF32_X_R4_R5 Register

4.1.2.52.1 TMU_0_QUADF32_X_R4_R5 Register (Offset = 1E0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R4 and R5.

Return to [Summary Table](#)

Table 4-128. Instance Table

Instance Name	Physical Address
R5SS0	0006 01E0h

Figure 4-52. TMU_0_QUADF32_X_R4_R5 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R4_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R4_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R4_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R4_R5							
R/W							
0h							

Table 4-129. TMU_0_QUADF32_X_R4_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R4_R5	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R4 and R5 after 5 cycles

4.1.2.53 TMU_0_QUADF32_X_R5SS0_R6 Register

4.1.2.53.1 TMU_0_QUADF32_X_R5SS0_R6 Register (Offset = 1E8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R5 and R6.

Return to [Summary Table](#)

Table 4-130. Instance Table

Instance Name	Physical Address
R5SS0	0006 01E8h

Figure 4-53. TMU_0_QUADF32_X_R5SS0_R6 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R5_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R5_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R5_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R5_R6							
R/W							
0h							

Table 4-131. TMU_0_QUADF32_X_R5SS0_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R5_R6	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R5 and R6 after 5 cycles

4.1.2.54 TMU_0_QUADF32_X_R6_R7 Register

4.1.2.54.1 TMU_0_QUADF32_X_R6_R7 Register (Offset = 1F0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R6 and R7.

Return to [Summary Table](#)

Table 4-132. Instance Table

Instance Name	Physical Address
R5SS0	0006 01F0h

Figure 4-54. TMU_0_QUADF32_X_R6_R7 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R6_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R6_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R6_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R6_R7							
R/W							
0h							

Table 4-133. TMU_0_QUADF32_X_R6_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R6_R7	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R6 and R7 after 5 cycles

4.1.2.55 TMU_0_RESULT_R0 Register

4.1.2.55.1 TMU_0_RESULT_R0 Register (Offset = 280h) [reset = 0h]

R0 result register.

Return to [Summary Table](#)

Table 4-134. Instance Table

Instance Name	Physical Address
R5SS0	0006 0280h

Figure 4-55. TMU_0_RESULT_R0 Name Register

31	30	29	28	27	26	25	24
R0							
R							
0h							
23	22	21	20	19	18	17	16
R0							
R							
0h							
15	14	13	12	11	10	9	8
R0							
R							
0h							
7	6	5	4	3	2	1	0
R0							
R							
0h							

Table 4-135. TMU_0_RESULT_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R0	R	0h	R0 result register

4.1.2.56 TMU_0_RESULT_R1 Register

4.1.2.56.1 TMU_0_RESULT_R1 Register (Offset = 288h) [reset = 0h]

R1 result register.

Return to [Summary Table](#)

Table 4-136. Instance Table

Instance Name	Physical Address
R5SS0	0006 0288h

Figure 4-56. TMU_0_RESULT_R1 Name Register

31	30	29	28	27	26	25	24
R1							
R							
0h							
23	22	21	20	19	18	17	16
R1							
R							
0h							
15	14	13	12	11	10	9	8
R1							
R							
0h							
7	6	5	4	3	2	1	0
R1							
R							
0h							

Table 4-137. TMU_0_RESULT_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R1	R	0h	R1 result register

4.1.2.57 TMU_0_RESULT_R2 Register

4.1.2.57.1 TMU_0_RESULT_R2 Register (Offset = 290h) [reset = 0h]

R2 result register.

Return to [Summary Table](#)

Table 4-138. Instance Table

Instance Name	Physical Address
R5SS0	0006 0290h

Figure 4-57. TMU_0_RESULT_R2 Name Register

31	30	29	28	27	26	25	24
R2							
R							
0h							
23	22	21	20	19	18	17	16
R2							
R							
0h							
15	14	13	12	11	10	9	8
R2							
R							
0h							
7	6	5	4	3	2	1	0
R2							
R							
0h							

Table 4-139. TMU_0_RESULT_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R2	R	0h	R2 result register

4.1.2.58 TMU_0_RESULT_R3 Register

4.1.2.58.1 TMU_0_RESULT_R3 Register (Offset = 298h) [reset = 0h]

R3 result register.

Return to [Summary Table](#)

Table 4-140. Instance Table

Instance Name	Physical Address
R5SS0	0006 0298h

Figure 4-58. TMU_0_RESULT_R3 Name Register

31	30	29	28	27	26	25	24
R3							
R							
0h							
23	22	21	20	19	18	17	16
R3							
R							
0h							
15	14	13	12	11	10	9	8
R3							
R							
0h							
7	6	5	4	3	2	1	0
R3							
R							
0h							

Table 4-141. TMU_0_RESULT_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R3	R	0h	R3 result register

4.1.2.59 TMU_0_RESULT_R4 Register

4.1.2.59.1 TMU_0_RESULT_R4 Register (Offset = 2A0h) [reset = 0h]

R4 result register.

Return to [Summary Table](#)

Table 4-142. Instance Table

Instance Name	Physical Address
R5SS0	0006 02A0h

Figure 4-59. TMU_0_RESULT_R4 Name Register

31	30	29	28	27	26	25	24
R4							
R							
0h							
23	22	21	20	19	18	17	16
R4							
R							
0h							
15	14	13	12	11	10	9	8
R4							
R							
0h							
7	6	5	4	3	2	1	0
R4							
R							
0h							

Table 4-143. TMU_0_RESULT_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R4	R	0h	R4 result register

4.1.2.60 TMU_0_RESULT_R5 Register

4.1.2.60.1 TMU_0_RESULT_R5 Register (Offset = 2A8h) [reset = 0h]

R5 result register.

Return to [Summary Table](#)

Table 4-144. Instance Table

Instance Name	Physical Address
R5SS0	0006 02A8h

Figure 4-60. TMU_0_RESULT_R5 Name Register

31	30	29	28	27	26	25	24
R5							
R							
0h							
23	22	21	20	19	18	17	16
R5							
R							
0h							
15	14	13	12	11	10	9	8
R5							
R							
0h							
7	6	5	4	3	2	1	0
R5							
R							
0h							

Table 4-145. TMU_0_RESULT_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R5	R	0h	R5 result register

4.1.2.61 TMU_0_RESULT_R6 Register

4.1.2.61.1 TMU_0_RESULT_R6 Register (Offset = 2B0h) [reset = 0h]

R6 result register.

Return to [Summary Table](#)

Table 4-146. Instance Table

Instance Name	Physical Address
R5SS0	0006 02B0h

Figure 4-61. TMU_0_RESULT_R6 Name Register

31	30	29	28	27	26	25	24
R6							
R							
0h							
23	22	21	20	19	18	17	16
R6							
R							
0h							
15	14	13	12	11	10	9	8
R6							
R							
0h							
7	6	5	4	3	2	1	0
R6							
R							
0h							

Table 4-147. TMU_0_RESULT_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R6	R	0h	R6 result register

4.1.2.62 TMU_0_RESULT_R7 Register

4.1.2.62.1 TMU_0_RESULT_R7 Register (Offset = 2B8h) [reset = 0h]

R7 result register.

Return to [Summary Table](#)

Table 4-148. Instance Table

Instance Name	Physical Address
R5SS0	0006 02B8h

Figure 4-62. TMU_0_RESULT_R7 Name Register

31	30	29	28	27	26	25	24
R7							
R							
0h							
23	22	21	20	19	18	17	16
R7							
R							
0h							
15	14	13	12	11	10	9	8
R7							
R							
0h							
7	6	5	4	3	2	1	0
R7							
R							
0h							

Table 4-149. TMU_0_RESULT_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R7	R	0h	R7 result register

4.1.2.63 TMU_0_CSAVE_R0 Register

4.1.2.63.1 TMU_0_CSAVE_R0 Register (Offset = 2C0h) [reset = 0h]

Context save of R0 result register.

Return to [Summary Table](#)

Table 4-150. Instance Table

Instance Name	Physical Address
R5SS0	0006 02C0h

Figure 4-63. TMU_0_CSAVE_R0 Name Register

31	30	29	28	27	26	25	24
CSAVE_R0							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R0							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R0							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R0							
R							
0h							

Table 4-151. TMU_0_CSAVE_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R0	R	0h	Context save of R0 result register

4.1.2.64 TMU_0_CSAVE_R1 Register

4.1.2.64.1 TMU_0_CSAVE_R1 Register (Offset = 2C8h) [reset = 0h]

Context save of R1 result register.

Return to [Summary Table](#)

Table 4-152. Instance Table

Instance Name	Physical Address
R5SS0	0006 02C8h

Figure 4-64. TMU_0_CSAVE_R1 Name Register

31	30	29	28	27	26	25	24
CSAVE_R1							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R1							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R1							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R1							
R							
0h							

Table 4-153. TMU_0_CSAVE_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R1	R	0h	Context save of R1 result register

4.1.2.65 TMU_0_CSAVE_R2 Register

4.1.2.65.1 TMU_0_CSAVE_R2 Register (Offset = 2D0h) [reset = 0h]

Context save of R2 result register.

Return to [Summary Table](#)

Table 4-154. Instance Table

Instance Name	Physical Address
R5SS0	0006 02D0h

Figure 4-65. TMU_0_CSAVE_R2 Name Register

31	30	29	28	27	26	25	24
CSAVE_R2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R2							
R							
0h							

Table 4-155. TMU_0_CSAVE_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R2	R	0h	Context save of R2 result register

4.1.2.66 TMU_0_CSAVE_R3 Register

4.1.2.66.1 TMU_0_CSAVE_R3 Register (Offset = 2D8h) [reset = 0h]

Context save of R3 result register.

Return to [Summary Table](#)

Table 4-156. Instance Table

Instance Name	Physical Address
R5SS0	0006 02D8h

Figure 4-66. TMU_0_CSAVE_R3 Name Register

31	30	29	28	27	26	25	24
CSAVE_R3							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R3							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R3							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R3							
R							
0h							

Table 4-157. TMU_0_CSAVE_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R3	R	0h	Context save of R3 result register

4.1.2.67 TMU_0_CSAVE_R4 Register

4.1.2.67.1 TMU_0_CSAVE_R4 Register (Offset = 2E0h) [reset = 0h]

Context save of R4 result register.

Return to [Summary Table](#)

Table 4-158. Instance Table

Instance Name	Physical Address
R5SS0	0006 02E0h

Figure 4-67. TMU_0_CSAVE_R4 Name Register

31	30	29	28	27	26	25	24
CSAVE_R4							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R4							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R4							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R4							
R							
0h							

Table 4-159. TMU_0_CSAVE_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R4	R	0h	Context save of R4 result register

4.1.2.68 TMU_0_CSAVE_R5 Register

4.1.2.68.1 TMU_0_CSAVE_R5 Register (Offset = 2E8h) [reset = 0h]

Context save of R5 result register.

Return to [Summary Table](#)

Table 4-160. Instance Table

Instance Name	Physical Address
R5SS0	0006 02E8h

Figure 4-68. TMU_0_CSAVE_R5 Name Register

31	30	29	28	27	26	25	24
CSAVE_R5							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R5							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R5							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R5							
R							
0h							

Table 4-161. TMU_0_CSAVE_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R5	R	0h	Context save of R5 result register

4.1.2.69 TMU_0_CSAVE_R6 Register

4.1.2.69.1 TMU_0_CSAVE_R6 Register (Offset = 2F0h) [reset = 0h]

Context save of R6 result register.

Return to [Summary Table](#)

Table 4-162. Instance Table

Instance Name	Physical Address
R5SS0	0006 02F0h

Figure 4-69. TMU_0_CSAVE_R6 Name Register

31	30	29	28	27	26	25	24
CSAVE_R6							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R6							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R6							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R6							
R							
0h							

Table 4-163. TMU_0_CSAVE_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R6	R	0h	Context save of R6 result register

4.1.2.70 TMU_0_CSAVE_R7 Register

4.1.2.70.1 TMU_0_CSAVE_R7 Register (Offset = 2F8h) [reset = 0h]

Context save of R7 result register.

Return to [Summary Table](#)

Table 4-164. Instance Table

Instance Name	Physical Address
R5SS0	0006 02F8h

Figure 4-70. TMU_0_CSAVE_R7 Name Register

31	30	29	28	27	26	25	24
CSAVE_R7							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R7							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R7							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R7							
R							
0h							

Table 4-165. TMU_0_CSAVE_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R7	R	0h	Context save of R7 result register

4.1.2.71 TMU_0_CSAVE_OP2 Register

4.1.2.71.1 TMU_0_CSAVE_OP2 Register (Offset = 300h) [reset = 0h]

Context save of Operarand2 result register.

Return to [Summary Table](#)

Table 4-166. Instance Table

Instance Name	Physical Address
R5SS0	0006 0300h

Figure 4-71. TMU_0_CSAVE_OP2 Name Register

31	30	29	28	27	26	25	24
CSAVE_OP2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_OP2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_OP2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_OP2							
R							
0h							

Table 4-167. TMU_0_CSAVE_OP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_OP2	R	0h	Context save of operand 2 [OP2] result register

4.1.2.72 TMU_0_CONTEXT_SAVE Register

4.1.2.72.1 TMU_0_CONTEXT_SAVE Register (Offset = 308h) [reset = 0h]

Register to initiate context save of result registers.

Return to [Summary Table](#)

Table 4-168. Instance Table

Instance Name	Physical Address
R5SS0	0006 0308h

Figure 4-72. TMU_0_CONTEXT_SAVE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							SAVE
R							R/W1TS
0h							0h

Table 4-169. TMU_0_CONTEXT_SAVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	SAVE	RW1TS	0h	Writing one will initiate context save. Context save will be done only after completion all operations initiated by master before context save was issued. Results registers R0 to R3 and Operand2 will be saved. Note: Context is saved within IP, not to external memory.

4.1.2.73 TMU_0_CONTEXT_RESTORE Register

4.1.2.73.1 TMU_0_CONTEXT_RESTORE Register (Offset = 310h) [reset = 0h]

Register to initiate context restore of result registers.

Return to [Summary Table](#)

Table 4-170. Instance Table

Instance Name	Physical Address
R5SS0	0006 0310h

Figure 4-73. TMU_0_CONTEXT_RESTORE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							RESTORE
R							R/W1TS
0h							0h

Table 4-171. TMU_0_CONTEXT_RESTORE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	RESTORE	R/W1TS	0h	Writing one will initiate context restore. Results registers R0 to R3 and Operand2 will be restored.

4.1.2.74 TMU_0_STF Register

4.1.2.74.1 TMU_0_STF Register (Offset = 348h) [reset = 0h]

TMU status Register.

Return to [Summary Table](#)

Table 4-172. Instance Table

Instance Name	Physical Address
R5SS0	0006 0348h

Figure 4-74. TMU_0_STF Name Register

31	30	29	28	27	26	25	24	RESERVED_2	
R									
0h									
23	22	21	20	19	18	17	16	RESERVED_2	
R									
0h									
15	14	13	12	11	10	9	8	LUF_WR_EN	LVF_WR_EN
RESERVED_2							R	R	
R							0h	0h	
7	6	5	4	3	2	1	0	LUF	LVF
RESERVED_1							R/W	R/W	
R							0h	0h	

Table 4-173. TMU_0_STF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED_2	R	0h	Reserved
9	LUF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/ disables write to LVF [[br] 0:Disbles write to LUF 1:Enables write to LUF
8	LVF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/ disables write to LVF [[br] 0:Disbles write to LVF 1:Enables write to LVF
7:2	RESERVED_1	R	0h	Reserved
1	LUF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LUF_WR_EN Is written with '1'
0	LVF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LVF_WR_EN Is written with '1'

4.1.2.75 TMU_0_PARITY_TEST Register

4.1.2.75.1 TMU_0_PARITY_TEST Register (Offset = 380h) [reset = 0h]

Enabling the parity test feature.

Return to [Summary Table](#)

Table 4-174. Instance Table

Instance Name	Physical Address
R5SS0	0006 0380h

Figure 4-75. TMU_0_PARITY_TEST Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				TESTEN			
R				R/W			
0h				0h			

Table 4-175. TMU_0_PARITY_TEST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:4	RESERVED_1	R	0h	Reserved
3:0	TESTEN	R/W	0h	1010: Parity test feature is enabled All other values: Parity test feature is disabled Note: When the parity test feature is enabled, actual registers are not accessible in the memory map. Instead, the parity values are accessible. Parity is computed for every byte and the corresponding parity value is available at the bit-0 of every byte. Value of '1' written to the parity bit after enabling the parity test feature can be used to inject the error by inverting the stored parity value.

4.1.2.76 TMU_0_LCM_LOCK Register

4.1.2.76.1 TMU_0_LCM_LOCK Register (Offset = 390h) [reset = 0h]

LCM lock configuration.

Return to [Summary Table](#)

Table 4-176. Instance Table

Instance Name	Physical Address
R5SS0	0006 0390h

Figure 4-76. TMU_0_LCM_LOCK Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W
0h							0h

Table 4-177. TMU_0_LCM_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W	0h	0: Register configuration is not locked. [[br] 1: Register configuration is locked.

4.1.2.77 TMU_0_LCM_COMMIT Register

4.1.2.77.1 TMU_0_LCM_COMMIT Register (Offset = 3A0h) [reset = 0h]

LCM commit configuration.

Return to [Summary Table](#)

Table 4-178. Instance Table

Instance Name	Physical Address
R5SS0	0006 03A0h

Figure 4-77. TMU_0_LCM_COMMIT Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W1TS
0h							0h

Table 4-179. TMU_0_LCM_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W1TS	0h	0: Register lock configuration is not committed. [[br] 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration.

4.1.2.78 TMU_1_REVISION Register

4.1.2.78.1 TMU_1_REVISION Register (Offset = 0h) [reset = 4000000h]

IP revision id register.

Return to [Summary Table](#)

Table 4-180. Instance Table

Instance Name	Physical Address
R5SS0	0006 0000h

Figure 4-78. TMU_1_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED_1		FUNC			
R		R		R			
1h		0h		0h			
23	22	21	20	19	18	17	16
FUNC							
R							
0h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-181. TMU_1_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	This identifies the scheme revision ID register type implemented for this module
29:28	RESERVED_1	R	0h	Reserved
27:16	FUNC	R	0h	Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned; for compatible modules, the same number is maintained.
15:11	RTL	R	0h	Design Release Number Incremented for releases due to spec changes or post-release design changes. Reset to 0 when either MAJOR or MINOR is incremented.
10:8	MAJOR	R	0h	Major Revision Number Represents major changes to the module [e.g. entirely new features are added/changed]. The major revision number for this module.
7:6	CUSTOM	R	0h	Custom Module Number Indicates a special version of the module. May not be supported by standard software.
5:0	MINOR	R	0h	Minor Revision Number Represents minor changes to the module [e.g. enhancements to existing features]. The minor revision number for this module.

4.1.2.79 TMU_1_SINPUF32_R0 Register

4.1.2.79.1 TMU_1_SINPUF32_R0 Register (Offset = 40h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-182. Instance Table

Instance Name	Physical Address
R5SS0	0006 0040h

Figure 4-79. TMU_1_SINPUF32_R0 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R0							
R/W							
0h							

Table 4-183. TMU_1_SINPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.80 TMU_1_SINPUF32_R1 Register

4.1.2.80.1 TMU_1_SINPUF32_R1 Register (Offset = 48h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-184. Instance Table

Instance Name	Physical Address
R5SS0	0006 0048h

Figure 4-80. TMU_1_SINPUF32_R1 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R1							
R/W							
0h							

Table 4-185. TMU_1_SINPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.81 TMU_1_SINPUF32_R2 Register

4.1.2.81.1 TMU_1_SINPUF32_R2 Register (Offset = 50h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-186. Instance Table

Instance Name	Physical Address
R5SS0	0006 0050h

Figure 4-81. TMU_1_SINPUF32_R2 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R2							
R/W							
0h							

Table 4-187. TMU_1_SINPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.82 TMU_1_SINPUF32_R3 Register

4.1.2.82.1 TMU_1_SINPUF32_R3 Register (Offset = 58h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-188. Instance Table

Instance Name	Physical Address
R5SS0	0006 0058h

Figure 4-82. TMU_1_SINPUF32_R3 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R3							
R/W							
0h							

Table 4-189. TMU_1_SINPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.83 TMU_1_SINPUF32_R4 Register

4.1.2.83.1 TMU_1_SINPUF32_R4 Register (Offset = 60h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-190. Instance Table

Instance Name	Physical Address
R5SS0	0006 0060h

Figure 4-83. TMU_1_SINPUF32_R4 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R4							
R/W							
0h							

Table 4-191. TMU_1_SINPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.84 TMU_1_SINPUF32_R5 Register

4.1.2.84.1 TMU_1_SINPUF32_R5 Register (Offset = 68h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-192. Instance Table

Instance Name	Physical Address
R5SS0	0006 0068h

Figure 4-84. TMU_1_SINPUF32_R5 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R5							
R/W							
0h							

Table 4-193. TMU_1_SINPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.85 TMU_1_SINPUF32_R6 Register

4.1.2.85.1 TMU_1_SINPUF32_R6 Register (Offset = 70h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-194. Instance Table

Instance Name	Physical Address
R5SS0	0006 0070h

Figure 4-85. TMU_1_SINPUF32_R6 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R6							
R/W							
0h							

Table 4-195. TMU_1_SINPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.86 TMU_1_SINPUF32_R7 Register

4.1.2.86.1 TMU_1_SINPUF32_R7 Register (Offset = 78h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-196. Instance Table

Instance Name	Physical Address
R5SS0	0006 0078h

Figure 4-86. TMU_1_SINPUF32_R7 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R7							
R/W							
0h							

Table 4-197. TMU_1_SINPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.87 TMU_1_COSPUF32_R0 Register

4.1.2.87.1 TMU_1_COSPUF32_R0 Register (Offset = 80h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-198. Instance Table

Instance Name	Physical Address
R5SS0	0006 0080h

Figure 4-87. TMU_1_COSPUF32_R0 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R0							
R/W							
0h							

Table 4-199. TMU_1_COSPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.88 TMU_1_COSPUF32_R1 Register

4.1.2.88.1 TMU_1_COSPUF32_R1 Register (Offset = 88h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-200. Instance Table

Instance Name	Physical Address
R5SS0	0006 0088h

Figure 4-88. TMU_1_COSPUF32_R1 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R1							
R/W							
0h							

Table 4-201. TMU_1_COSPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.89 TMU_1_COSPUF32_R2 Register

4.1.2.89.1 TMU_1_COSPUF32_R2 Register (Offset = 90h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-202. Instance Table

Instance Name	Physical Address
R5SS0	0006 0090h

Figure 4-89. TMU_1_COSPUF32_R2 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R2							
R/W							
0h							

Table 4-203. TMU_1_COSPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.90 TMU_1_COSPUF32_R3 Register

4.1.2.90.1 TMU_1_COSPUF32_R3 Register (Offset = 98h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-204. Instance Table

Instance Name	Physical Address
R5SS0	0006 0098h

Figure 4-90. TMU_1_COSPUF32_R3 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R3							
R/W							
0h							

Table 4-205. TMU_1_COSPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.91 TMU_1_COSPUF32_R4 Register

4.1.2.91.1 TMU_1_COSPUF32_R4 Register (Offset = A0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-206. Instance Table

Instance Name	Physical Address
R5SS0	0006 00A0h

Figure 4-91. TMU_1_COSPUF32_R4 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R4							
R/W							
0h							

Table 4-207. TMU_1_COSPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.92 TMU_1_COSPUF32_R5 Register

4.1.2.92.1 TMU_1_COSPUF32_R5 Register (Offset = A8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-208. Instance Table

Instance Name	Physical Address
R5SS0	0006 00A8h

Figure 4-92. TMU_1_COSPUF32_R5 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R5							
R/W							
0h							

Table 4-209. TMU_1_COSPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.93 TMU_1_COSPUF32_R6 Register

4.1.2.93.1 TMU_1_COSPUF32_R6 Register (Offset = B0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-210. Instance Table

Instance Name	Physical Address
R5SS0	0006 00B0h

Figure 4-93. TMU_1_COSPUF32_R6 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R6							
R/W							
0h							

Table 4-211. TMU_1_COSPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.94 TMU_1_COSPUF32_R7 Register

4.1.2.94.1 TMU_1_COSPUF32_R7 Register (Offset = B8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-212. Instance Table

Instance Name	Physical Address
R5SS0	0006 00B8h

Figure 4-94. TMU_1_COSPUF32_R7 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R7							
R/W							
0h							

Table 4-213. TMU_1_COSPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.95 TMU_1_ATANPUF32_R0 Register

4.1.2.95.1 TMU_1_ATANPUF32_R0 Register (Offset = C0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-214. Instance Table

Instance Name	Physical Address
R5SS0	0006 00C0h

Figure 4-95. TMU_1_ATANPUF32_R0 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R0							
R/W							
0h							

Table 4-215. TMU_1_ATANPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.96 TMU_1_ATANPUF32_R1 Register

4.1.2.96.1 TMU_1_ATANPUF32_R1 Register (Offset = C8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-216. Instance Table

Instance Name	Physical Address
R5SS0	0006 00C8h

Figure 4-96. TMU_1_ATANPUF32_R1 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R1							
R/W							
0h							

Table 4-217. TMU_1_ATANPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.97 TMU_1_ATANPUF32_R2 Register

4.1.2.97.1 TMU_1_ATANPUF32_R2 Register (Offset = D0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-218. Instance Table

Instance Name	Physical Address
R5SS0	0006 00D0h

Figure 4-97. TMU_1_ATANPUF32_R2 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R2							
R/W							
0h							

Table 4-219. TMU_1_ATANPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.98 TMU_1_ATANPUF32_R3 Register

4.1.2.98.1 TMU_1_ATANPUF32_R3 Register (Offset = D8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-220. Instance Table

Instance Name	Physical Address
R5SS0	0006 00D8h

Figure 4-98. TMU_1_ATANPUF32_R3 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R3							
R/W							
0h							

Table 4-221. TMU_1_ATANPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.99 TMU_1_ATANPUF32_R4 Register

4.1.2.99.1 TMU_1_ATANPUF32_R4 Register (Offset = E0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-222. Instance Table

Instance Name	Physical Address
R5SS0	0006 00E0h

Figure 4-99. TMU_1_ATANPUF32_R4 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R4							
R/W							
0h							

Table 4-223. TMU_1_ATANPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.100 TMU_1_ATANPUF32_R5 Register

4.1.2.100.1 TMU_1_ATANPUF32_R5 Register (Offset = E8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-224. Instance Table

Instance Name	Physical Address
R5SS0	0006 00E8h

Figure 4-100. TMU_1_ATANPUF32_R5 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R5							
R/W							
0h							

Table 4-225. TMU_1_ATANPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.101 TMU_1_ATANPUF32_R6 Register

4.1.2.101.1 TMU_1_ATANPUF32_R6 Register (Offset = F0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-226. Instance Table

Instance Name	Physical Address
R5SS0	0006 00F0h

Figure 4-101. TMU_1_ATANPUF32_R6 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R6							
R/W							
0h							

Table 4-227. TMU_1_ATANPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.102 TMU_1_ATANPUF32_R7 Register

4.1.2.102.1 TMU_1_ATANPUF32_R7 Register (Offset = F8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-228. Instance Table

Instance Name	Physical Address
R5SS0	0006 00F8h

Figure 4-102. TMU_1_ATANPUF32_R7 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R7							
R/W							
0h							

Table 4-229. TMU_1_ATANPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.103 TMU_1_IEXP2F32_R0 Register

4.1.2.103.1 TMU_1_IEXP2F32_R0 Register (Offset = 140h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-230. Instance Table

Instance Name	Physical Address
R5SS0	0006 0140h

Figure 4-103. TMU_1_IEXP2F32_R0 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R0							
R/W							
0h							

Table 4-231. TMU_1_IEXP2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.104 TMU_1_IEXP2F32_R1 Register

4.1.2.104.1 TMU_1_IEXP2F32_R1 Register (Offset = 148h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-232. Instance Table

Instance Name	Physical Address
R5SS0	0006 0148h

Figure 4-104. TMU_1_IEXP2F32_R1 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R1							
R/W							
0h							

Table 4-233. TMU_1_IEXP2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.105 TMU_1_IEXP2F32_R2 Register

4.1.2.105.1 TMU_1_IEXP2F32_R2 Register (Offset = 150h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-234. Instance Table

Instance Name	Physical Address
R5SS0	0006 0150h

Figure 4-105. TMU_1_IEXP2F32_R2 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R2							
R/W							
0h							

Table 4-235. TMU_1_IEXP2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.106 TMU_1_IEXP2F32_R3 Register

4.1.2.106.1 TMU_1_IEXP2F32_R3 Register (Offset = 158h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-236. Instance Table

Instance Name	Physical Address
R5SS0	0006 0158h

Figure 4-106. TMU_1_IEXP2F32_R3 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R3							
R/W							
0h							

Table 4-237. TMU_1_IEXP2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.107 TMU_1_IEXP2F32_R4 Register

4.1.2.107.1 TMU_1_IEXP2F32_R4 Register (Offset = 160h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-238. Instance Table

Instance Name	Physical Address
R5SS0	0006 0160h

Figure 4-107. TMU_1_IEXP2F32_R4 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R4							
R/W							
0h							

Table 4-239. TMU_1_IEXP2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.108 TMU_1_IEXP2F32_R5 Register

4.1.2.108.1 TMU_1_IEXP2F32_R5 Register (Offset = 168h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-240. Instance Table

Instance Name	Physical Address
R5SS0	0006 0168h

Figure 4-108. TMU_1_IEXP2F32_R5 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R5							
R/W							
0h							

Table 4-241. TMU_1_IEXP2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.109 TMU_1_IEXP2F32_R6 Register

4.1.2.109.1 TMU_1_IEXP2F32_R6 Register (Offset = 170h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-242. Instance Table

Instance Name	Physical Address
R5SS0	0006 0170h

Figure 4-109. TMU_1_IEXP2F32_R6 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R6							
R/W							
0h							

Table 4-243. TMU_1_IEXP2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.110 TMU_1_IEXP2F32_R7 Register

4.1.2.110.1 TMU_1_IEXP2F32_R7 Register (Offset = 178h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-244. Instance Table

Instance Name	Physical Address
R5SS0	0006 0178h

Figure 4-110. TMU_1_IEXP2F32_R7 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R7							
R/W							
0h							

Table 4-245. TMU_1_IEXP2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.111 TMU_1_LOG2F32_R0 Register

4.1.2.111.1 TMU_1_LOG2F32_R0 Register (Offset = 180h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-246. Instance Table

Instance Name	Physical Address
R5SS0	0006 0180h

Figure 4-111. TMU_1_LOG2F32_R0 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R0							
R/W							
0h							

Table 4-247. TMU_1_LOG2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.112 TMU_1_LOG2F32_R1 Register

4.1.2.112.1 TMU_1_LOG2F32_R1 Register (Offset = 188h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-248. Instance Table

Instance Name	Physical Address
R5SS0	0006 0188h

Figure 4-112. TMU_1_LOG2F32_R1 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R1							
R/W							
0h							

Table 4-249. TMU_1_LOG2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.113 TMU_1_LOG2F32_R2 Register

4.1.2.113.1 TMU_1_LOG2F32_R2 Register (Offset = 190h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-250. Instance Table

Instance Name	Physical Address
R5SS0	0006 0190h

Figure 4-113. TMU_1_LOG2F32_R2 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R2							
R/W							
0h							

Table 4-251. TMU_1_LOG2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.114 TMU_1_LOG2F32_R3 Register

4.1.2.114.1 TMU_1_LOG2F32_R3 Register (Offset = 198h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-252. Instance Table

Instance Name	Physical Address
R5SS0	0006 0198h

Figure 4-114. TMU_1_LOG2F32_R3 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R3							
R/W							
0h							

Table 4-253. TMU_1_LOG2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.115 TMU_1_LOG2F32_R4 Register

4.1.2.115.1 TMU_1_LOG2F32_R4 Register (Offset = 1A0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-254. Instance Table

Instance Name	Physical Address
R5SS0	0006 01A0h

Figure 4-115. TMU_1_LOG2F32_R4 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R4							
R/W							
0h							

Table 4-255. TMU_1_LOG2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.116 TMU_1_LOG2F32_R5 Register

4.1.2.116.1 TMU_1_LOG2F32_R5 Register (Offset = 1A8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-256. Instance Table

Instance Name	Physical Address
R5SS0	0006 01A8h

Figure 4-116. TMU_1_LOG2F32_R5 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R5							
R/W							
0h							

Table 4-257. TMU_1_LOG2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.117 TMU_1_LOG2F32_R6 Register

4.1.2.117.1 TMU_1_LOG2F32_R6 Register (Offset = 1B0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-258. Instance Table

Instance Name	Physical Address
R5SS0	0006 01B0h

Figure 4-117. TMU_1_LOG2F32_R6 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R6							
R/W							
0h							

Table 4-259. TMU_1_LOG2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.118 TMU_1_LOG2F32_R7 Register

4.1.2.118.1 TMU_1_LOG2F32_R7 Register (Offset = 1B8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-260. Instance Table

Instance Name	Physical Address
R5SS0	0006 01B8h

Figure 4-118. TMU_1_LOG2F32_R7 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R7							
R/W							
0h							

Table 4-261. TMU_1_LOG2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.119 TMU_1_QUADF32_X_R0_R1 Register

4.1.2.119.1 TMU_1_QUADF32_X_R0_R1 Register (Offset = 1C0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R0 and R1.

Return to [Summary Table](#)

Table 4-262. Instance Table

Instance Name	Physical Address
R5SS0	0006 01C0h

Figure 4-119. TMU_1_QUADF32_X_R0_R1 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R0_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R0_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R0_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R0_R1							
R/W							
0h							

Table 4-263. TMU_1_QUADF32_X_R0_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R0_R1	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R0 and R1 after 5 cycles

4.1.2.120 TMU_1_QUADF32_X_R1_R2 Register

4.1.2.120.1 TMU_1_QUADF32_X_R1_R2 Register (Offset = 1C8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R1 and R2.

Return to [Summary Table](#)

Table 4-264. Instance Table

Instance Name	Physical Address
R5SS0	0006 01C8h

Figure 4-120. TMU_1_QUADF32_X_R1_R2 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R1_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R1_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R1_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R1_R2							
R/W							
0h							

Table 4-265. TMU_1_QUADF32_X_R1_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R1_R2	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R1 and R2 after 5 cycles

4.1.2.121 TMU_1_QUADF32_X_R2_R3 Register

4.1.2.121.1 TMU_1_QUADF32_X_R2_R3 Register (Offset = 1D0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R2 and R3.

Return to [Summary Table](#)

Table 4-266. Instance Table

Instance Name	Physical Address
R5SS0	0006 01D0h

Figure 4-121. TMU_1_QUADF32_X_R2_R3 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R2_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R2_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R2_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R2_R3							
R/W							
0h							

Table 4-267. TMU_1_QUADF32_X_R2_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R2_R3	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R2 and R3 after 5 cycles

4.1.2.122 TMU_1_QUADF32_X_R3_R4 Register

4.1.2.122.1 TMU_1_QUADF32_X_R3_R4 Register (Offset = 1D8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R3 and R4.

Return to [Summary Table](#)

Table 4-268. Instance Table

Instance Name	Physical Address
R5SS0	0006 01D8h

Figure 4-122. TMU_1_QUADF32_X_R3_R4 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R3_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R3_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R3_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R3_R4							
R/W							
0h							

Table 4-269. TMU_1_QUADF32_X_R3_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R3_R4	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R3 and R4 after 5 cycles

4.1.2.123 TMU_1_QUADF32_X_R4_R5 Register

4.1.2.123.1 TMU_1_QUADF32_X_R4_R5 Register (Offset = 1E0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R4 and R5.

Return to [Summary Table](#)

Table 4-270. Instance Table

Instance Name	Physical Address
R5SS0	0006 01E0h

Figure 4-123. TMU_1_QUADF32_X_R4_R5 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R4_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R4_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R4_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R4_R5							
R/W							
0h							

Table 4-271. TMU_1_QUADF32_X_R4_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R4_R5	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R4 and R5 after 5 cycles

4.1.2.124 TMU_1_QUADF32_X_R5SS0_R6 Register

4.1.2.124.1 TMU_1_QUADF32_X_R5SS0_R6 Register (Offset = 1E8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R5 and R6.

Return to [Summary Table](#)

Table 4-272. Instance Table

Instance Name	Physical Address
R5SS0	0006 01E8h

Figure 4-124. TMU_1_QUADF32_X_R5SS0_R6 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R5_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R5_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R5_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R5_R6							
R/W							
0h							

Table 4-273. TMU_1_QUADF32_X_R5SS0_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R5_R6	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R5 and R6 after 5 cycles

4.1.2.125 TMU_1_QUADF32_X_R6_R7 Register

4.1.2.125.1 TMU_1_QUADF32_X_R6_R7 Register (Offset = 1F0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R6 and R7.

Return to [Summary Table](#)

Table 4-274. Instance Table

Instance Name	Physical Address
R5SS0	0006 01F0h

Figure 4-125. TMU_1_QUADF32_X_R6_R7 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R6_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R6_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R6_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R6_R7							
R/W							
0h							

Table 4-275. TMU_1_QUADF32_X_R6_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R6_R7	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R6 and R7 after 5 cycles

4.1.2.126 TMU_1_RESULT_R0 Register

4.1.2.126.1 TMU_1_RESULT_R0 Register (Offset = 280h) [reset = 0h]

R0 result register.

Return to [Summary Table](#)

Table 4-276. Instance Table

Instance Name	Physical Address
R5SS0	0006 0280h

Figure 4-126. TMU_1_RESULT_R0 Name Register

31	30	29	28	27	26	25	24
R0							
R							
0h							
23	22	21	20	19	18	17	16
R0							
R							
0h							
15	14	13	12	11	10	9	8
R0							
R							
0h							
7	6	5	4	3	2	1	0
R0							
R							
0h							

Table 4-277. TMU_1_RESULT_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R0	R	0h	R0 result register

4.1.2.127 TMU_1_RESULT_R1 Register

4.1.2.127.1 TMU_1_RESULT_R1 Register (Offset = 288h) [reset = 0h]

R1 result register.

Return to [Summary Table](#)

Table 4-278. Instance Table

Instance Name	Physical Address
R5SS0	0006 0288h

Figure 4-127. TMU_1_RESULT_R1 Name Register

31	30	29	28	27	26	25	24
R1							
R							
0h							
23	22	21	20	19	18	17	16
R1							
R							
0h							
15	14	13	12	11	10	9	8
R1							
R							
0h							
7	6	5	4	3	2	1	0
R1							
R							
0h							

Table 4-279. TMU_1_RESULT_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R1	R	0h	R1 result register

4.1.2.128 TMU_1_RESULT_R2 Register

4.1.2.128.1 TMU_1_RESULT_R2 Register (Offset = 290h) [reset = 0h]

R2 result register.

Return to [Summary Table](#)

Table 4-280. Instance Table

Instance Name	Physical Address
R5SS0	0006 0290h

Figure 4-128. TMU_1_RESULT_R2 Name Register

31	30	29	28	27	26	25	24
R2							
R							
0h							
23	22	21	20	19	18	17	16
R2							
R							
0h							
15	14	13	12	11	10	9	8
R2							
R							
0h							
7	6	5	4	3	2	1	0
R2							
R							
0h							

Table 4-281. TMU_1_RESULT_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R2	R	0h	R2 result register

4.1.2.129 TMU_1_RESULT_R3 Register

4.1.2.129.1 TMU_1_RESULT_R3 Register (Offset = 298h) [reset = 0h]

R3 result register.

Return to [Summary Table](#)

Table 4-282. Instance Table

Instance Name	Physical Address
R5SS0	0006 0298h

Figure 4-129. TMU_1_RESULT_R3 Name Register

31	30	29	28	27	26	25	24
R3							
R							
0h							
23	22	21	20	19	18	17	16
R3							
R							
0h							
15	14	13	12	11	10	9	8
R3							
R							
0h							
7	6	5	4	3	2	1	0
R3							
R							
0h							

Table 4-283. TMU_1_RESULT_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R3	R	0h	R3 result register

4.1.2.130 TMU_1_RESULT_R4 Register

4.1.2.130.1 TMU_1_RESULT_R4 Register (Offset = 2A0h) [reset = 0h]

R4 result register.

Return to [Summary Table](#)

Table 4-284. Instance Table

Instance Name	Physical Address
R5SS0	0006 02A0h

Figure 4-130. TMU_1_RESULT_R4 Name Register

31	30	29	28	27	26	25	24
R4							
R							
0h							
23	22	21	20	19	18	17	16
R4							
R							
0h							
15	14	13	12	11	10	9	8
R4							
R							
0h							
7	6	5	4	3	2	1	0
R4							
R							
0h							

Table 4-285. TMU_1_RESULT_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R4	R	0h	R4 result register

4.1.2.131 TMU_1_RESULT_R5 Register

4.1.2.131.1 TMU_1_RESULT_R5 Register (Offset = 2A8h) [reset = 0h]

R5 result register.

Return to [Summary Table](#)

Table 4-286. Instance Table

Instance Name	Physical Address
R5SS0	0006 02A8h

Figure 4-131. TMU_1_RESULT_R5 Name Register

31	30	29	28	27	26	25	24
R5							
R							
0h							
23	22	21	20	19	18	17	16
R5							
R							
0h							
15	14	13	12	11	10	9	8
R5							
R							
0h							
7	6	5	4	3	2	1	0
R5							
R							
0h							

Table 4-287. TMU_1_RESULT_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R5	R	0h	R5 result register

4.1.2.132 TMU_1_RESULT_R6 Register

4.1.2.132.1 TMU_1_RESULT_R6 Register (Offset = 2B0h) [reset = 0h]

R6 result register.

Return to [Summary Table](#)

Table 4-288. Instance Table

Instance Name	Physical Address
R5SS0	0006 02B0h

Figure 4-132. TMU_1_RESULT_R6 Name Register

31	30	29	28	27	26	25	24
R6							
R							
0h							
23	22	21	20	19	18	17	16
R6							
R							
0h							
15	14	13	12	11	10	9	8
R6							
R							
0h							
7	6	5	4	3	2	1	0
R6							
R							
0h							

Table 4-289. TMU_1_RESULT_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R6	R	0h	R6 result register

4.1.2.133 TMU_1_RESULT_R7 Register

4.1.2.133.1 TMU_1_RESULT_R7 Register (Offset = 2B8h) [reset = 0h]

R7 result register.

Return to [Summary Table](#)

Table 4-290. Instance Table

Instance Name	Physical Address
R5SS0	0006 02B8h

Figure 4-133. TMU_1_RESULT_R7 Name Register

31	30	29	28	27	26	25	24
R7							
R							
0h							
23	22	21	20	19	18	17	16
R7							
R							
0h							
15	14	13	12	11	10	9	8
R7							
R							
0h							
7	6	5	4	3	2	1	0
R7							
R							
0h							

Table 4-291. TMU_1_RESULT_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R7	R	0h	R7 result register

4.1.2.134 TMU_1_CSAVE_R0 Register

4.1.2.134.1 TMU_1_CSAVE_R0 Register (Offset = 2C0h) [reset = 0h]

Context save of R0 result register.

Return to [Summary Table](#)

Table 4-292. Instance Table

Instance Name	Physical Address
R5SS0	0006 02C0h

Figure 4-134. TMU_1_CSAVE_R0 Name Register

31	30	29	28	27	26	25	24
CSAVE_R0							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R0							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R0							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R0							
R							
0h							

Table 4-293. TMU_1_CSAVE_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R0	R	0h	Context save of R0 result register

4.1.2.135 TMU_1_CSAVE_R1 Register

4.1.2.135.1 TMU_1_CSAVE_R1 Register (Offset = 2C8h) [reset = 0h]

Context save of R1 result register.

Return to [Summary Table](#)

Table 4-294. Instance Table

Instance Name	Physical Address
R5SS0	0006 02C8h

Figure 4-135. TMU_1_CSAVE_R1 Name Register

31	30	29	28	27	26	25	24
CSAVE_R1							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R1							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R1							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R1							
R							
0h							

Table 4-295. TMU_1_CSAVE_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R1	R	0h	Context save of R1 result register

4.1.2.136 TMU_1_CSAVE_R2 Register

4.1.2.136.1 TMU_1_CSAVE_R2 Register (Offset = 2D0h) [reset = 0h]

Context save of R2 result register.

Return to [Summary Table](#)

Table 4-296. Instance Table

Instance Name	Physical Address
R5SS0	0006 02D0h

Figure 4-136. TMU_1_CSAVE_R2 Name Register

31	30	29	28	27	26	25	24
CSAVE_R2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R2							
R							
0h							

Table 4-297. TMU_1_CSAVE_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R2	R	0h	Context save of R2 result register

4.1.2.137 TMU_1_CSAVE_R3 Register

4.1.2.137.1 TMU_1_CSAVE_R3 Register (Offset = 2D8h) [reset = 0h]

Context save of R3 result register.

Return to [Summary Table](#)

Table 4-298. Instance Table

Instance Name	Physical Address
R5SS0	0006 02D8h

Figure 4-137. TMU_1_CSAVE_R3 Name Register

31	30	29	28	27	26	25	24
CSAVE_R3							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R3							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R3							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R3							
R							
0h							

Table 4-299. TMU_1_CSAVE_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R3	R	0h	Context save of R3 result register

4.1.2.138 TMU_1_CSAVE_R4 Register

4.1.2.138.1 TMU_1_CSAVE_R4 Register (Offset = 2E0h) [reset = 0h]

Context save of R4 result register.

Return to [Summary Table](#)

Table 4-300. Instance Table

Instance Name	Physical Address
R5SS0	0006 02E0h

Figure 4-138. TMU_1_CSAVE_R4 Name Register

31	30	29	28	27	26	25	24
CSAVE_R4							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R4							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R4							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R4							
R							
0h							

Table 4-301. TMU_1_CSAVE_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R4	R	0h	Context save of R4 result register

4.1.2.139 TMU_1_CSAVE_R5 Register

4.1.2.139.1 TMU_1_CSAVE_R5 Register (Offset = 2E8h) [reset = 0h]

Context save of R5 result register.

Return to [Summary Table](#)

Table 4-302. Instance Table

Instance Name	Physical Address
R5SS0	0006 02E8h

Figure 4-139. TMU_1_CSAVE_R5 Name Register

31	30	29	28	27	26	25	24
CSAVE_R5							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R5							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R5							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R5							
R							
0h							

Table 4-303. TMU_1_CSAVE_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R5	R	0h	Context save of R5 result register

4.1.2.140 TMU_1_CSAVE_R6 Register

4.1.2.140.1 TMU_1_CSAVE_R6 Register (Offset = 2F0h) [reset = 0h]

Context save of R6 result register.

Return to [Summary Table](#)

Table 4-304. Instance Table

Instance Name	Physical Address
R5SS0	0006 02F0h

Figure 4-140. TMU_1_CSAVE_R6 Name Register

31	30	29	28	27	26	25	24
CSAVE_R6							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R6							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R6							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R6							
R							
0h							

Table 4-305. TMU_1_CSAVE_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R6	R	0h	Context save of R6 result register

4.1.2.141 TMU_1_CSAVE_R7 Register

4.1.2.141.1 TMU_1_CSAVE_R7 Register (Offset = 2F8h) [reset = 0h]

Context save of R7 result register.

Return to [Summary Table](#)

Table 4-306. Instance Table

Instance Name	Physical Address
R5SS0	0006 02F8h

Figure 4-141. TMU_1_CSAVE_R7 Name Register

31	30	29	28	27	26	25	24
CSAVE_R7							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R7							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R7							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R7							
R							
0h							

Table 4-307. TMU_1_CSAVE_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R7	R	0h	Context save of R7 result register

4.1.2.142 TMU_1_CSAVE_OP2 Register

4.1.2.142.1 TMU_1_CSAVE_OP2 Register (Offset = 300h) [reset = 0h]

Context save of Operarand2 result register.

Return to [Summary Table](#)

Table 4-308. Instance Table

Instance Name	Physical Address
R5SS0	0006 0300h

Figure 4-142. TMU_1_CSAVE_OP2 Name Register

31	30	29	28	27	26	25	24
CSAVE_OP2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_OP2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_OP2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_OP2							
R							
0h							

Table 4-309. TMU_1_CSAVE_OP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_OP2	R	0h	Context save of operand 2 [OP2] result register

4.1.2.143 TMU_1_CONTEXT_SAVE Register

4.1.2.143.1 TMU_1_CONTEXT_SAVE Register (Offset = 308h) [reset = 0h]

Register to initiate context save of result registers.

Return to [Summary Table](#)

Table 4-310. Instance Table

Instance Name	Physical Address
R5SS0	0006 0308h

Figure 4-143. TMU_1_CONTEXT_SAVE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							SAVE
R							R/W1TS
0h							0h

Table 4-311. TMU_1_CONTEXT_SAVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	SAVE	R/W1TS	0h	Writing one will initiate context save. Context save will be done only after completion all operations initiated by master before context save was issued. Results registers R0 to R3 and Operand2 will be saved. Note: Context is saved within IP, not to external memory.

4.1.2.144 TMU_1_CONTEXT_RESTORE Register

4.1.2.144.1 TMU_1_CONTEXT_RESTORE Register (Offset = 310h) [reset = 0h]

Register to initiate context restore of result registers.

Return to [Summary Table](#)

Table 4-312. Instance Table

Instance Name	Physical Address
R5SS0	0006 0310h

Figure 4-144. TMU_1_CONTEXT_RESTORE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							RESTORE
R							R/W1TS
0h							0h

Table 4-313. TMU_1_CONTEXT_RESTORE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	RESTORE	R/W1TS	0h	Writing one will initiate context restore. Results registers R0 to R3 and Operand2 will be restored.

4.1.2.145 TMU_1_STF Register

4.1.2.145.1 TMU_1_STF Register (Offset = 348h) [reset = 0h]

TMU status Register.

Return to [Summary Table](#)

Table 4-314. Instance Table

Instance Name	Physical Address
R5SS0	0006 0348h

Figure 4-145. TMU_1_STF Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2						LUF_WR_EN	LVF_WR_EN
R						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED_1						LUF	LVF
R						R/W	R/W
0h						0h	0h

Table 4-315. TMU_1_STF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED_2	R	0h	Reserved
9	LUF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/disables write to LVF [[br] 0:Disbles write to LUF 1:Enables write to LUF
8	LVF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/disables write to LVF [[br] 0:Disbles write to LVF 1:Enables write to LVF
7:2	RESERVED_1	R	0h	Reserved
1	LUF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LUF_WR_EN Is written with '1'
0	LVF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LVF_WR_EN Is written with '1'

4.1.2.146 TMU_1_PARITY_TEST Register

4.1.2.146.1 TMU_1_PARITY_TEST Register (Offset = 380h) [reset = 0h]

Enabling the parity test feature.

Return to [Summary Table](#)

Table 4-316. Instance Table

Instance Name	Physical Address
R5SS0	0006 0380h

Figure 4-146. TMU_1_PARITY_TEST Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				TESTEN			
R				R/W			
0h				0h			

Table 4-317. TMU_1_PARITY_TEST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:4	RESERVED_1	R	0h	Reserved
3:0	TESTEN	R/W	0h	1010: Parity test feature is enabled All other values: Parity test feature is disabled Note: When the parity test feature is enabled, actual registers are not accessible in the memory map. Instead, the parity values are accessible. Parity is computed for every byte and the corresponding parity value is available at the bit-0 of every byte. Value of '1' written to the parity bit after enabling the parity test feature can be used to inject the error by inverting the stored parity value.

4.1.2.147 TMU_1_LCM_LOCK Register

4.1.2.147.1 TMU_1_LCM_LOCK Register (Offset = 390h) [reset = 0h]

LCM lock configuration.

Return to [Summary Table](#)

Table 4-318. Instance Table

Instance Name	Physical Address
R5SS0	0006 0390h

Figure 4-147. TMU_1_LCM_LOCK Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W
0h							0h

Table 4-319. TMU_1_LCM_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W	0h	0: Register configuration is not locked. [[br]1: Register configuration is locked.

4.1.2.148 TMU_1_LCM_COMMIT Register

4.1.2.148.1 TMU_1_LCM_COMMIT Register (Offset = 3A0h) [reset = 0h]

LCM commit configuration.

Return to [Summary Table](#)

Table 4-320. Instance Table

Instance Name	Physical Address
R5SS0	0006 03A0h

Figure 4-148. TMU_1_LCM_COMMIT Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W1TS
0h							0h

Table 4-321. TMU_1_LCM_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W1TS	0h	0: Register lock configuration is not committed. [[br] 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration.

4.1.2.149 TCMB_CORE0_RAM_START Register

4.1.2.149.1 TCMB_CORE0_RAM_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-322. Instance Table

Instance Name	Physical Address
R5SS0	0008 0000h

Figure 4-149. TCMB_CORE0_RAM_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-323. TCMB_CORE0_RAM_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TCMB start address

4.1.2.150 TCMB_CORE0_RAM_END Register

4.1.2.150.1 TCMB_CORE0_RAM_END Register (Offset = 1FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-324. Instance Table

Instance Name	Physical Address
R5SS0	0009 FFFCh

Figure 4-150. TCMB_CORE0_RAM_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-325. TCMB_CORE0_RAM_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TCMB end address

4.1.2.151 TCMB_CORE1_RAM_START Register

4.1.2.151.1 TCMB_CORE1_RAM_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-326. Instance Table

Instance Name	Physical Address
R5SS0	0008 0000h

Figure 4-151. TCMB_CORE1_RAM_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-327. TCMB_CORE1_RAM_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TCMB start address

4.1.2.152 TCMB_CORE1_RAM_END Register

4.1.2.152.1 TCMB_CORE1_RAM_END Register (Offset = 1FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-328. Instance Table

Instance Name	Physical Address
R5SS0	0009 FFFCh

Figure 4-152. TCMB_CORE1_RAM_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-329. TCMB_CORE1_RAM_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TCMB end address

4.1.2.153 VIM0_PID Register

4.1.2.153.1 VIM0_PID Register (Offset = 0h) [reset = 60900001h]

The Revision Register contains the major and minor revisions for the module.

Return to [Summary Table](#)

Table 4-330. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0000h

Figure 4-153. VIM0_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNC			
R		R		R			
1h		2h		90h			
23	22	21	20	19	18	17	16
FUNC							
R							
90h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		1h					

Table 4-331. VIM0_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	FUNC	R	90h	Module ID
15:11	RTL	R	0h	RTL revision. Will vary depending on release.
10:8	MAJOR	R	0h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	1h	Minor revision

4.1.2.154 VIM0_INFO Register

4.1.2.154.1 VIM0_INFO Register (Offset = 4h) [reset = 100h]

The Info Register gives the configuration Information of this VIM.

Return to [Summary Table](#)

Table 4-332. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0004h

Figure 4-154. VIM0_INFO Name Register

31	30	29	28	27	26	25	24
RES1							
R							
0h							
23	22	21	20	19	18	17	16
RES1							
R							
0h							
15	14	13	12	11	10	9	8
RES1				INTERRUPTS			
R				R			
0h				100h			
7	6	5	4	3	2	1	0
INTERRUPTS							
R							
100h							

Table 4-333. VIM0_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RES1	R	0h	RESERVE FIELD
10:0	INTERRUPTS	R	100h	Total number of Interrupts

4.1.2.155 VIM0_PRIIRQ Register

4.1.2.155.1 VIM0_PRIIRQ Register (Offset = 8h) [reset = 0h]

The Prioritized IRQ Register shows the number of the highest priority pending IRQ.

Return to [Summary Table](#)

Table 4-334. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0008h

Figure 4-155. VIM0_PRIIRQ Name Register

31	30	29	28	27	26	25	24
VALID		RES2					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES2				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES3						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-335. VIM0_PRIIRQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid.
30:20	RES2	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending IRQ. valid only if the valid flag is set.
15:10	RES3	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the highest priority pending IRQ. valid only if the valid flag is set.

4.1.2.156 VIM0_PRIFIQ Register

4.1.2.156.1 VIM0_PRIFIQ Register (Offset = Ch) [reset = 0h]

The Prioritized FIQ Register shows the number of the highest priority pending FIQ.

Return to [Summary Table](#)

Table 4-336. Instance Table

Instance Name	Physical Address
R5SS0	50F0 000Ch

Figure 4-156. VIM0_PRIFIQ Name Register

31	30	29	28	27	26	25	24
VALID		RES4					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES4				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES5						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-337. VIM0_PRIFIQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid.
30:20	RES4	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending FIQ. valid only if the valid flag is set.
15:10	RES5	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the highest priority pending FIQ. valid only if the valid flag is set.

4.1.2.157 VIM0_IRQGSTS Register

4.1.2.157.1 VIM0_IRQGSTS Register (Offset = 10h) [reset = 0h]

The IRQ Group Status Register indicates which groups have pending IRQ interrupts.

Return to [Summary Table](#)

Table 4-338. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0010h

Figure 4-157. VIM0_IRQGSTS Name Register

31	30	29	28	27	26	25	24
STS							
R							
0h							
23	22	21	20	19	18	17	16
STS							
R							
0h							
15	14	13	12	11	10	9	8
STS							
R							
0h							
7	6	5	4	3	2	1	0
STS							
R							
0h							

Table 4-339. VIM0_IRQGSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R	0h	Indicates that the num field is valid.

4.1.2.158 VIM0_FIQSTS Register

4.1.2.158.1 VIM0_FIQSTS Register (Offset = 14h) [reset = 0h]

The FIQ Group Status Register indicates which groups have pending FIQ interrupts.

Return to [Summary Table](#)

Table 4-340. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0014h

Figure 4-158. VIM0_FIQSTS Name Register

31	30	29	28	27	26	25	24
STS							
R							
0h							
23	22	21	20	19	18	17	16
STS							
R							
0h							
15	14	13	12	11	10	9	8
STS							
R							
0h							
7	6	5	4	3	2	1	0
STS							
R							
0h							

Table 4-341. VIM0_FIQSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R	0h	Indicates that the num field is valid.

4.1.2.159 VIM0_IRQVEC Register

4.1.2.159.1 VIM0_IRQVEC Register (Offset = 18h) [reset = 0h]

The IRQ Vector Address Register contains the 32-bit address of the interrupt vector for the current pending IRQ.

Return to [Summary Table](#)

Table 4-342. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0018h

Figure 4-159. VIM0_IRQVEC Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES21	
R/W						R	
0h						0h	

Table 4-343. VIM0_IRQVEC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	Upper 30 bits of the 32-bit vector address. Only valid if the Prioritized IRQ Register valid flag is true.
1:0	RES21	R	0h	RESERVE FIELD

4.1.2.160 VIM0_FIQVEC Register

4.1.2.160.1 VIM0_FIQVEC Register (Offset = 1Ch) [reset = 0h]

The FIQ Vector Address Register contains the 32-bit address of the interrupt vector for the current pending FIQ.

Return to [Summary Table](#)

Table 4-344. Instance Table

Instance Name	Physical Address
R5SS0	50F0 001Ch

Figure 4-160. VIM0_FIQVEC Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES22	
R/W						R	
0h						0h	

Table 4-345. VIM0_FIQVEC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	Upper 30 bits of the 32-bit vector address. Only valid if the Prioritized FIQ Register valid flag is true.
1:0	RES22	R	0h	RESERVE FIELD

4.1.2.161 VIM0_ACTIRQ Register

4.1.2.161.1 VIM0_ACTIRQ Register (Offset = 20h) [reset = 0h]

The Active IRQ Register shows the number of the currently active IRQ.

Return to [Summary Table](#)

Table 4-346. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0020h

Figure 4-161. VIM0_ACTIRQ Name Register

31	30	29	28	27	26	25	24
VALID		RES6					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES6				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES7						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-347. VIM0_ACTIRQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid. Set when the IRQ Vector Address Register is read and cleared whenever the IRQ Vector Address Register is written.
30:20	RES6	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending IRQ. valid only if the valid flag is set.
15:10	RES7	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the currently active IRQ. Loaded from teh Prioritized IRQ Register whenever the IRQ Vector Address is read. Valid only if the valid flag is set.

4.1.2.162 VIM0_ACTFIQ Register

4.1.2.162.1 VIM0_ACTFIQ Register (Offset = 24h) [reset = 0h]

The Active FIQ Register shows the number of the currently active FIQ.

Return to [Summary Table](#)

Table 4-348. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0024h

Figure 4-162. VIM0_ACTFIQ Name Register

31	30	29	28	27	26	25	24
VALID		RES8					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES8				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES9						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-349. VIM0_ACTFIQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid. Set when the FIQ Vector Address Register is read and cleared whenever the FIQ Vector Address Register is written.
30:20	RES8	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending IRQ. valid only if the valid flag is set.
15:10	RES9	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the currently active FIQ. Loaded from teh Prioritized FIQ Register whenever the FIQ Vector Address is read. Valid only if the valid flag is set.

4.1.2.163 VIM0_IRQPRIMSK Register

4.1.2.163.1 VIM0_IRQPRIMSK Register (Offset = 28h) [reset = FFFFh]

The IRQ Priority Mask Register allows all IRQs of a particular priority to be enabled or disabled.

Return to [Summary Table](#)

Table 4-350. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0028h

Figure 4-163. VIM0_IRQPRIMSK Name Register

31	30	29	28	27	26	25	24
RES24							
R							
0h							
23	22	21	20	19	18	17	16
RES24							
R							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W							
FFFFh							
7	6	5	4	3	2	1	0
MSK							
R/W							
FFFFh							

Table 4-351. VIM0_IRQPRIMSK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RES24	R	0h	RESERVE FIELD
15:0	MSK	R/W	FFFFh	Each bit corresponds to the given priority. 1 - IRQs of this priority are enabled. 0 - IRQs of this priority are disabled.

4.1.2.164 VIM0_FIQPRIMSK Register

4.1.2.164.1 VIM0_FIQPRIMSK Register (Offset = 2Ch) [reset = FFFFh]

The FIQ Priority Mask Register allows all FIQs of a particular priority to be enabled or disabled.

Return to [Summary Table](#)

Table 4-352. Instance Table

Instance Name	Physical Address
R5SS0	50F0 002Ch

Figure 4-164. VIM0_FIQPRIMSK Name Register

31	30	29	28	27	26	25	24
RES24							
R							
0h							
23	22	21	20	19	18	17	16
RES24							
R							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W							
FFFFh							
7	6	5	4	3	2	1	0
MSK							
R/W							
FFFFh							

Table 4-353. VIM0_FIQPRIMSK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RES24	R	0h	RESERVE FIELD
15:0	MSK	R/W	FFFFh	Each bit corresponds to the given priority. 1 - FIQs of this priority are enabled. 0 - FIQs of this priority are disabled.

4.1.2.165 VIM0_DEDVEC Register

4.1.2.165.1 VIM0_DEDVEC Register (Offset = 30h) [reset = 0h]

The DED Vector Address contains a default vector address for when an uncorrectable error is detected for an active IRQ or FIQ.

Return to [Summary Table](#)

Table 4-354. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0030h

Figure 4-165. VIM0_DEDVEC Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES23	
R/W						R	
0h						0h	

Table 4-355. VIM0_DEDVEC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	Upper 30 bits of the 32-bit vector address.
1:0	RES23	R	0h	RESERVE FIELD

4.1.2.166 VIM0_RAW_M Register

4.1.2.166.1 VIM0_RAW_M Register (Offset = 400h) [reset = 0h]

Group M Interrupt Raw Status/Set Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-356. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0400h

Figure 4-166. VIM0_RAW_M Name Register

31	30	29	28	27	26	25	24
STS							
R/W							
0h							
23	22	21	20	19	18	17	16
STS							
R/W							
0h							
15	14	13	12	11	10	9	8
STS							
R/W							
0h							
7	6	5	4	3	2	1	0
STS							
R/W							
0h							

Table 4-357. VIM0_RAW_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R/W	0h	This is the raw status of the events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Inactive Read 1 Active/Pending Write 0 No effect Write 1 Set to Interrupt Raw Status

4.1.2.167 VIM0_STS_M Register

4.1.2.167.1 VIM0_STS_M Register (Offset = 404h) [reset = 0h]

Group M Interrupt Enabled Status/Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h .

Return to [Summary Table](#)

Table 4-358. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0404h

Figure 4-167. VIM0_STS_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-359. VIM0_STS_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This is the masked status of the events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Inactive or Disabled Read 1 Active/Pending and Enabled Write 0 No effect Write 1 Clear Interrupt Raw Status

4.1.2.168 VIM0_INTR_EN_SET_M Register

4.1.2.168.1 VIM0_INTR_EN_SET_M Register (Offset = 408h) [reset = 0h]

Group M Interrupt Enabled Set Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-360. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0408h

Figure 4-168. VIM0_INTR_EN_SET_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-361. VIM0_INTR_EN_SET_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This field is used to enable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Set Enable

4.1.2.169 VIM0_INTER_EN_CLR_M Register

4.1.2.169.1 VIM0_INTER_EN_CLR_M Register (Offset = 40Ch) [reset = 0h]

Group M Interrupt Enabled Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-362. Instance Table

Instance Name	Physical Address
R5SS0	50F0 040Ch

Figure 4-169. VIM0_INTER_EN_CLR_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-363. VIM0_INTER_EN_CLR_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This field is used to disable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Clear Enable

4.1.2.170 VIM0_IRQSTS_M Register

4.1.2.170.1 VIM0_IRQSTS_M Register (Offset = 410h) [reset = 0h]

Group M Interrupt IRQ Enabled Status/Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-364. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0410h

Figure 4-170. VIM0_IRQSTS_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-365. VIM0_IRQSTS_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This is the masked status of the events in group M that are mapped to IRQ. Each bit corresponds to event Q where Q = Mx32+Bit. Read 0 Inactive, Disabled, or not an IRQ Read 1 Active/Pending, Enabled, and IRQ Write 0 No effect Write 1 Clear Interrupt Raw Status [if IRQ]

4.1.2.171 VIM0_FIQSTS_M Register

4.1.2.171.1 VIM0_FIQSTS_M Register (Offset = 414h) [reset = 0h]

Group M Interrupt FIQ Enabled Status/Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-366. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0414h

Figure 4-171. VIM0_FIQSTS_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-367. VIM0_FIQSTS_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This is the masked status of the events in group M that are mapped to FIQ Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Inactive, Disabled, or not an FIQ Read 1 Active/Pending, Enabled, and FIQ Write 0 No effect Write 1 Clear Interrupt Raw Status [if FIQ]

4.1.2.172 VIM0_INTMAP_M Register

4.1.2.172.1 VIM0_INTMAP_M Register (Offset = 418h) [reset = 0h]

Group M Interrupt Map Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-368. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0418h

Figure 4-172. VIM0_INTMAP_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-369. VIM0_INTMAP_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This field is used to indicate which interrupt the corresponding event influences [if enabled] for event group M. Each bit corresponds to event Q where Q = Mx32+Bit 0 IRQ Interrupt [default] 1 FIQ Interrupt

4.1.2.173 VIM0_INTTYPE_M Register

4.1.2.173.1 VIM0_INTTYPE_M Register (Offset = 41Ch) [reset = 0h]

Group M Interrupt Type Map Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-370. Instance Table

Instance Name	Physical Address
R5SS0	50F0 041Ch

Figure 4-173. VIM0_INTTYPE_M Name Register

31	30	29	28	27	26	25	24
VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
VAL							
R/W							
0h							

Table 4-371. VIM0_INTTYPE_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VAL	R/W	0h	This field is used to indicate whether the source of an interrupt is a level [default] or a pulse for event group M. This is informational so that an ISR may query this register and know whether it has to clear a pulse event or a level event [see 3.4 Interrupt Handling]. The value has no effect on how the VIM hardware functions. The input interrupts are agnostic as to whether they are pulse or level. Each bit corresponds to event Q where Q = Mx32+Bit 0 Level [default] 1 Pulse

4.1.2.174 VIM0_INTPRIORITY_Q Register

4.1.2.174.1 VIM0_INTPRIORITY_Q Register (Offset = 1000h) [reset = Fh]

Interrupt Q Priority Register (where Q is 0 to 255)

Address formula = 50F00000h + Offset + Q x 4h.

Return to [Summary Table](#)

Table 4-372. Instance Table

Instance Name	Physical Address
R5SS0	50F0 1000h

Figure 4-174. VIM0_INTPRIORITY_Q Name Register

31	30	29	28	27	26	25	24
RES19							
R							
0h							
23	22	21	20	19	18	17	16
RES19							
R							
0h							
15	14	13	12	11	10	9	8
RES19							
R							
0h							
7	6	5	4	3	2	1	0
RES19				PRI			
R				R/W			
0h				Fh			

Table 4-373. VIM0_INTPRIORITY_Q Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RES19	R	0h	RESERVE FIELD
3:0	PRI	R/W	Fh	This is the priority for interrupt Q. If two interrupts have the same priority, then whichever interrupt has the lower number Q wins arbitration 0 Highest Priority 15 Lowest Priority [Default]

4.1.2.175 VIM0_INTVECTOR_Q Register

4.1.2.175.1 VIM0_INTVECTOR_Q Register (Offset = 2000h) [reset = 0h]

Interrupt Q Vector Register (Q is 0 to 255)

Address formula = 50F00000h + Offset + Q x 4h.

Return to [Summary Table](#)

Table 4-374. Instance Table

Instance Name	Physical Address
R5SS0	50F0 2000h

Figure 4-175. VIM0_INTVECTOR_Q Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES20	
R/W						R	
0h						0h	

Table 4-375. VIM0_INTVECTOR_Q Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	This is the 32-bit Vector Address associated with interrupt Q. It is the address that will be reflected in the IRQ Vector Address [Base Address + 0x18] or FIQ Vector Address [Base Address + 0x1C] and the VECADDR pin when interrupt Q is the active interrupt. Internally, these values are kept in a RAM. The FIQ and IRQ state machines have priority access to this RAM. Writes to this register will be piped internally, but further writes to the MMR interface may be stalled until this write has a chance to complete in the RAM. The new Vector Address will not take effect until this write completes to the RAM. In order to tell if this write has completed, software may read this register back. That read will not be able to complete unless the write has landed. Reads to this register will stall the MMR interface until the read is able to be completed at the RAM.
1:0	RES20	R	0h	Reserved. Read as 0. The lower 2 bits of the 32-bit vector address are always 0. Vector addresses must be 32-bit aligned.

4.1.2.176 VIM1_PID Register

4.1.2.176.1 VIM1_PID Register (Offset = 0h) [reset = 60900001h]

The Revision Register contains the major and minor revisions for the module.

Return to [Summary Table](#)

Table 4-376. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0000h

Figure 4-176. VIM1_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNC			
R		R		R			
1h		2h		90h			
23	22	21	20	19	18	17	16
FUNC							
R							
90h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		1h					

Table 4-377. VIM1_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	FUNC	R	90h	Module ID
15:11	RTL	R	0h	RTL revision. Will vary depending on release.
10:8	MAJOR	R	0h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	1h	Minor revision

4.1.2.177 VIM1_INFO Register

4.1.2.177.1 VIM1_INFO Register (Offset = 4h) [reset = 100h]

The Info Register gives the configuration Information of this VIM.

Return to [Summary Table](#)

Table 4-378. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0004h

Figure 4-177. VIM1_INFO Name Register

31	30	29	28	27	26	25	24
RES1							
R							
0h							
23	22	21	20	19	18	17	16
RES1							
R							
0h							
15	14	13	12	11	10	9	8
RES1				INTERRUPTS			
R				R			
0h				100h			
7	6	5	4	3	2	1	0
INTERRUPTS							
R							
100h							

Table 4-379. VIM1_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RES1	R	0h	RESERVE FIELD
10:0	INTERRUPTS	R	100h	Total number of Interrupts

4.1.2.178 VIM1_PRIIRQ Register

4.1.2.178.1 VIM1_PRIIRQ Register (Offset = 8h) [reset = 0h]

The Prioritized IRQ Register shows the number of the highest priority pending IRQ.

Return to [Summary Table](#)

Table 4-380. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0008h

Figure 4-178. VIM1_PRIIRQ Name Register

31	30	29	28	27	26	25	24
VALID		RES2					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES2				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES3						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-381. VIM1_PRIIRQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid.
30:20	RES2	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending IRQ. valid only if the valid flag is set.
15:10	RES3	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the highest priority pending IRQ. valid only if the valid flag is set.

4.1.2.179 VIM1_PRIFIQ Register

4.1.2.179.1 VIM1_PRIFIQ Register (Offset = Ch) [reset = 0h]

The Prioritized FIQ Register shows the number of the highest priority pending FIQ.

Return to [Summary Table](#)

Table 4-382. Instance Table

Instance Name	Physical Address
R5SS0	50F0 000Ch

Figure 4-179. VIM1_PRIFIQ Name Register

31	30	29	28	27	26	25	24
VALID		RES4					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES4				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES5						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-383. VIM1_PRIFIQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid.
30:20	RES4	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending FIQ. valid only if the valid flag is set.
15:10	RES5	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the highest priority pending FIQ. valid only if the valid flag is set.

4.1.2.180 VIM1_IRQGSTS Register

4.1.2.180.1 VIM1_IRQGSTS Register (Offset = 10h) [reset = 0h]

The IRQ Group Status Register indicates which groups have pending IRQ interrupts.

Return to [Summary Table](#)

Table 4-384. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0010h

Figure 4-180. VIM1_IRQGSTS Name Register

31	30	29	28	27	26	25	24
STS							
R							
0h							
23	22	21	20	19	18	17	16
STS							
R							
0h							
15	14	13	12	11	10	9	8
STS							
R							
0h							
7	6	5	4	3	2	1	0
STS							
R							
0h							

Table 4-385. VIM1_IRQGSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R	0h	Indicates that the num field is valid.

4.1.2.181 VIM1_FIQGSTS Register

4.1.2.181.1 VIM1_FIQGSTS Register (Offset = 14h) [reset = 0h]

The FIQ Group Status Register indicates which groups have pending FIQ interrupts.

Return to [Summary Table](#)

Table 4-386. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0014h

Figure 4-181. VIM1_FIQGSTS Name Register

31	30	29	28	27	26	25	24
STS							
R							
0h							
23	22	21	20	19	18	17	16
STS							
R							
0h							
15	14	13	12	11	10	9	8
STS							
R							
0h							
7	6	5	4	3	2	1	0
STS							
R							
0h							

Table 4-387. VIM1_FIQGSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R	0h	Indicates that the num field is valid.

4.1.2.182 VIM1_IRQVEC Register

4.1.2.182.1 VIM1_IRQVEC Register (Offset = 18h) [reset = 0h]

The IRQ Vector Address Register contains the 32-bit address of the interrupt vector for the current pending IRQ.

Return to [Summary Table](#)

Table 4-388. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0018h

Figure 4-182. VIM1_IRQVEC Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES21	
R/W						R	
0h						0h	

Table 4-389. VIM1_IRQVEC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	Upper 30 bits of the 32-bit vector address. Only valid if the Prioritized IRQ Register valid flag is true.
1:0	RES21	R	0h	RESERVE FIELD

4.1.2.183 VIM1_FIQVEC Register

4.1.2.183.1 VIM1_FIQVEC Register (Offset = 1Ch) [reset = 0h]

The FIQ Vector Address Register contains the 32-bit address of the interrupt vector for the current pending FIQ.

Return to [Summary Table](#)

Table 4-390. Instance Table

Instance Name	Physical Address
R5SS0	50F0 001Ch

Figure 4-183. VIM1_FIQVEC Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES22	
R/W						R	
0h						0h	

Table 4-391. VIM1_FIQVEC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	Upper 30 bits of the 32-bit vector address. Only valid if the Prioritized FIQ Register valid flag is true.
1:0	RES22	R	0h	RESERVE FIELD

4.1.2.184 VIM1_ACTIRQ Register

4.1.2.184.1 VIM1_ACTIRQ Register (Offset = 20h) [reset = 0h]

The Active IRQ Register shows the number of the currently active IRQ.

Return to [Summary Table](#)

Table 4-392. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0020h

Figure 4-184. VIM1_ACTIRQ Name Register

31	30	29	28	27	26	25	24
VALID		RES6					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES6				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES7						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-393. VIM1_ACTIRQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid. Set when the IRQ Vector Address Register is read and cleared whenever the IRQ Vector Address Register is written.
30:20	RES6	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending IRQ. valid only if the valid flag is set.
15:10	RES7	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the currently active IRQ. Loaded from teh Prioritized IRQ Register whenever the IRQ Vector Address is read. Valid only if the valid flag is set.

4.1.2.185 VIM1_ACTFIQ Register

4.1.2.185.1 VIM1_ACTFIQ Register (Offset = 24h) [reset = 0h]

The Active FIQ Register shows the number of the currently active FIQ.

Return to [Summary Table](#)

Table 4-394. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0024h

Figure 4-185. VIM1_ACTFIQ Name Register

31	30	29	28	27	26	25	24
VALID		RES8					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
RES8				PRI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES9						NUM	
R						R	
0h						0h	
7	6	5	4	3	2	1	0
NUM							
R							
0h							

Table 4-395. VIM1_ACTFIQ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	VALID	R	0h	Indicates that the num field is valid. Set when the FIQ Vector Address Register is read and cleared whenever the FIQ Vector Address Register is written.
30:20	RES8	R	0h	RESERVE FIELD
19:16	PRI	R	0h	Priority of the highest priority pending IRQ. valid only if the valid flag is set.
15:10	RES9	R	0h	RESERVE FIELD
9:0	NUM	R	0h	Number of the currently active FIQ. Loaded from teh Prioritized FIQ Register whenever the FIQ Vector Address is read. Valid only if the valid flag is set.

4.1.2.186 VIM1_IRQPRIMSK Register

4.1.2.186.1 VIM1_IRQPRIMSK Register (Offset = 28h) [reset = FFFFh]

The IRQ Priority Mask Register allows all IRQs of a particular priority to be enabled or disabled.

Return to [Summary Table](#)

Table 4-396. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0028h

Figure 4-186. VIM1_IRQPRIMSK Name Register

31	30	29	28	27	26	25	24
RES24							
R							
0h							
23	22	21	20	19	18	17	16
RES24							
R							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W							
FFFFh							
7	6	5	4	3	2	1	0
MSK							
R/W							
FFFFh							

Table 4-397. VIM1_IRQPRIMSK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RES24	R	0h	RESERVE FIELD
15:0	MSK	R/W	FFFFh	Each bit corresponds to the given priority. 1 - IRQs of this priority are enabled. 0 - IRQs of this priority are disabled.

4.1.2.187 VIM1_FIQPRIMSK Register

4.1.2.187.1 VIM1_FIQPRIMSK Register (Offset = 2Ch) [reset = FFFFh]

The FIQ Priority Mask Register allows all FIQs of a particular priority to be enabled or disabled.

Return to [Summary Table](#)

Table 4-398. Instance Table

Instance Name	Physical Address
R5SS0	50F0 002Ch

Figure 4-187. VIM1_FIQPRIMSK Name Register

31	30	29	28	27	26	25	24
RES24							
R							
0h							
23	22	21	20	19	18	17	16
RES24							
R							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W							
FFFFh							
7	6	5	4	3	2	1	0
MSK							
R/W							
FFFFh							

Table 4-399. VIM1_FIQPRIMSK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RES24	R	0h	RESERVE FIELD
15:0	MSK	R/W	FFFFh	Each bit corresponds to the given priority. 1 - FIQs of this priority are enabled. 0 - FIQs of this priority are disabled.

4.1.2.188 VIM1_DEDVEC Register

4.1.2.188.1 VIM1_DEDVEC Register (Offset = 30h) [reset = 0h]

The DED Vector Address contains a default vector address for when an uncorrectable error is detected for an active IRQ or FIQ.

Return to [Summary Table](#)

Table 4-400. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0030h

Figure 4-188. VIM1_DEDVEC Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES23	
R/W						R	
0h						0h	

Table 4-401. VIM1_DEDVEC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	Upper 30 bits of the 32-bit vector address.
1:0	RES23	R	0h	RESERVE FIELD

4.1.2.189 VIM1_RAW_M Register

4.1.2.189.1 VIM1_RAW_M Register (Offset = 400h) [reset = 0h]

Group M Interrupt Raw Status/Set Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-402. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0400h

Figure 4-189. VIM1_RAW_M Name Register

31	30	29	28	27	26	25	24
STS							
R/W							
0h							
23	22	21	20	19	18	17	16
STS							
R/W							
0h							
15	14	13	12	11	10	9	8
STS							
R/W							
0h							
7	6	5	4	3	2	1	0
STS							
R/W							
0h							

Table 4-403. VIM1_RAW_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R/W	0h	This is the raw status of the events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Inactive Read 1 Active/Pending Write 0 No effect Write 1 Set to Interrupt Raw Status

4.1.2.190 VIM1_STS_M Register

4.1.2.190.1 VIM1_STS_M Register (Offset = 404h) [reset = 0h]

Group M Interrupt Enabled Status/Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h .

Return to [Summary Table](#)

Table 4-404. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0404h

Figure 4-190. VIM1_STS_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-405. VIM1_STS_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This is the masked status of the events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Inactive or Disabled Read 1 Active/Pending and Enabled Write 0 No effect Write 1 Clear Interrupt Raw Status

4.1.2.191 VIM1_INTR_EN_SET_M Register

4.1.2.191.1 VIM1_INTR_EN_SET_M Register (Offset = 408h) [reset = 0h]

Group M Interrupt Enabled Set Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-406. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0408h

Figure 4-191. VIM1_INTR_EN_SET_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-407. VIM1_INTR_EN_SET_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This field is used to enable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Set Enable

4.1.2.192 VIM1_INTER_EN_CLR_M Register

4.1.2.192.1 VIM1_INTER_EN_CLR_M Register (Offset = 40Ch) [reset = 0h]

Group M Interrupt Enabled Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-408. Instance Table

Instance Name	Physical Address
R5SS0	50F0 040Ch

Figure 4-192. VIM1_INTER_EN_CLR_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-409. VIM1_INTER_EN_CLR_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This field is used to disable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Clear Enable

4.1.2.193 VIM1_IRQSTS_M Register

4.1.2.193.1 VIM1_IRQSTS_M Register (Offset = 410h) [reset = 0h]

Group M Interrupt IRQ Enabled Status/Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-410. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0410h

Figure 4-193. VIM1_IRQSTS_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-411. VIM1_IRQSTS_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This is the masked status of the events in group M that are mapped to IRQ. Each bit corresponds to event Q where Q = Mx32+Bit. Read 0 Inactive, Disabled, or not an IRQ Read 1 Active/Pending, Enabled, and IRQ Write 0 No effect Write 1 Clear Interrupt Raw Status [if IRQ]

4.1.2.194 VIM1_FIQSTS_M Register

4.1.2.194.1 VIM1_FIQSTS_M Register (Offset = 414h) [reset = 0h]

Group M Interrupt FIQ Enabled Status/Clear Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-412. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0414h

Figure 4-194. VIM1_FIQSTS_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-413. VIM1_FIQSTS_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This is the masked status of the events in group M that are mapped to FIQ Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Inactive, Disabled, or not an FIQ Read 1 Active/Pending, Enabled, and FIQ Write 0 No effect Write 1 Clear Interrupt Raw Status [if FIQ]

4.1.2.195 VIM1_INTMAP_M Register

4.1.2.195.1 VIM1_INTMAP_M Register (Offset = 418h) [reset = 0h]

Group M Interrupt Map Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-414. Instance Table

Instance Name	Physical Address
R5SS0	50F0 0418h

Figure 4-195. VIM1_INTMAP_M Name Register

31	30	29	28	27	26	25	24
MASK							
R/W							
0h							
23	22	21	20	19	18	17	16
MASK							
R/W							
0h							
15	14	13	12	11	10	9	8
MASK							
R/W							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 4-415. VIM1_INTMAP_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MASK	R/W	0h	This field is used to indicate which interrupt the corresponding event influences [if enabled] for event group M. Each bit corresponds to event Q where Q = Mx32+Bit 0 IRQ Interrupt [default] 1 FIQ Interrupt

4.1.2.196 VIM1_INTTYPE_M Register

4.1.2.196.1 VIM1_INTTYPE_M Register (Offset = 41Ch) [reset = 0h]

Group M Interrupt Type Map Register (M is 0 to 7)

Address formula = 50F00000h + Offset + M x 20h.

Return to [Summary Table](#)

Table 4-416. Instance Table

Instance Name	Physical Address
R5SS0	50F0 041Ch

Figure 4-196. VIM1_INTTYPE_M Name Register

31	30	29	28	27	26	25	24
VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
VAL							
R/W							
0h							

Table 4-417. VIM1_INTTYPE_M Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VAL	R/W	0h	This field is used to indicate whether the source of an interrupt is a level [default] or a pulse for event group M. This is informational so that an ISR may query this register and know whether it has to clear a pulse event or a level event [see 3.4 Interrupt Handling]. The value has no effect on how the VIM hardware functions. The input interrupts are agnostic as to whether they are pulse or level. Each bit corresponds to event Q where Q = Mx32+Bit 0 Level [default] 1 Pulse

4.1.2.197 VIM1_INTPRIORITY_Q Register

4.1.2.197.1 VIM1_INTPRIORITY_Q Register (Offset = 1000h) [reset = Fh]

Interrupt Q Priority Register (where Q is 0 to 255)

Address formula = 50F00000h + Offset + Q x 4h.

Return to [Summary Table](#)

Table 4-418. Instance Table

Instance Name	Physical Address
R5SS0	50F0 1000h

Figure 4-197. VIM1_INTPRIORITY_Q Name Register

31	30	29	28	27	26	25	24
RES19							
R							
0h							
23	22	21	20	19	18	17	16
RES19							
R							
0h							
15	14	13	12	11	10	9	8
RES19							
R							
0h							
7	6	5	4	3	2	1	0
RES19				PRI			
R				R/W			
0h				Fh			

Table 4-419. VIM1_INTPRIORITY_Q Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RES19	R	0h	RESERVE FIELD
3:0	PRI	R/W	Fh	This is the priority for interrupt Q. If two interrupts have the same priority, then whichever interrupt has the lower number Q wins arbitration 0 Highest Priority 15 Lowest Priority [Default]

4.1.2.198 VIM1_INTVECTOR_Q Register

4.1.2.198.1 VIM1_INTVECTOR_Q Register (Offset = 2000h) [reset = 0h]

Interrupt Q Vector Register (Q is 0 to 255)
Address formula = 50F00000h + Offset + Q x 4h.

Return to [Summary Table](#)

Table 4-420. Instance Table

Instance Name	Physical Address
R5SS0	50F0 2000h

Figure 4-198. VIM1_INTVECTOR_Q Name Register

31	30	29	28	27	26	25	24
ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR						RES20	
R/W						R	
0h						0h	

Table 4-421. VIM1_INTVECTOR_Q Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	ADDR	R/W	0h	This is the 32-bit Vector Address associated with interrupt Q. It is the address that will be reflected in the IRQ Vector Address [Base Address + 0x18] or FIQ Vector Address [Base Address + 0x1C] and the VECADDR pin when interrupt Q is the active interrupt. Internally, these values are kept in a RAM. The FIQ and IRQ state machines have priority access to this RAM. Writes to this register will be piped internally, but further writes to the MMR interface may be stalled until this write has a chance to complete in the RAM. The new Vector Address will not take effect until this write completes to the RAM. In order to tell if this write has completed, software may read this register back. That read will not be able to complete unless the write has landed. Reads to this register will stall the MMR interface until the read is able to be completed at the RAM.
1:0	RES20	R	0h	Reserved. Read as 0. The lower 2 bits of the 32-bit vector address are always 0. Vector addresses must be 32-bit aligned.

4.1.2.199 ECC_AGG_CORE0_AGGR_REVISION Register

4.1.2.199.1 ECC_AGG_CORE0_AGGR_REVISION Register (Offset = 0h) [reset = 66A0C200h]

Revision parameters.

Return to [Summary Table](#)

Table 4-422. Instance Table

Instance Name	Physical Address
R5SS0	5300 0000h

Figure 4-199. ECC_AGG_CORE0_AGGR_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A0h							
15	14	13	12	11	10	9	8
REVRTL				REVM AJ			
R				R			
18h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		0h					

Table 4-423. ECC_AGG_CORE0_AGGR_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	MODULE_ID	R	6A0h	Module ID
15:11	REVRTL	R	18h	RTL version
10:8	REVM AJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	0h	Minor version

4.1.2.200 ECC_AGG_CORE0_ECC_VECTOR Register

4.1.2.200.1 ECC_AGG_CORE0_ECC_VECTOR Register (Offset = 8h) [reset = 0h]

ECC Vector Register.

Return to [Summary Table](#)

Table 4-424. Instance Table

Instance Name	Physical Address
R5SS0	5300 0008h

Figure 4-200. ECC_AGG_CORE0_ECC_VECTOR Name Register

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_DONE
NONE							R
0h							0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED				ECC_VECTOR		
R/W1TS	NONE				R/W		
0h	0h				0h		
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W							
0h							

Table 4-425. ECC_AGG_CORE0_ECC_VECTOR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	RD_SVBUS_DONE	R	0h	Status to indicate if read on serial VBUS is complete
23:16	RD_SVBUS_ADDRESS	R/W	0h	Read address
15	RD_SVBUS	R/W1TS	0h	Write 1 to trigger a read on the serial VBUS
14:11	RESERVED	NONE	0h	Reserved
10:0	ECC_VECTOR	R/W	0h	Value written to select the corresponding ECC RAM for control or status

4.1.2.201 ECC_AGG_CORE0_MISC_STATUS Register

4.1.2.201.1 ECC_AGG_CORE0_MISC_STATUS Register (Offset = Ch) [reset = 1Ch]

Misc Status.

Return to [Summary Table](#)

Table 4-426. Instance Table

Instance Name	Physical Address
R5SS0	5300 000Ch

Figure 4-201. ECC_AGG_CORE0_MISC_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				NUM_RAMs			
NONE				R			
0h				1Ch			
7	6	5	4	3	2	1	0
NUM_RAMs							
R							
1Ch							

Table 4-427. ECC_AGG_CORE0_MISC_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	NUM_RAMs	R	1Ch	Indicates the number of RAMs serviced by the ECC aggregator

4.1.2.202 ECC_AGG_CORE0_ECC_WRAP_REVISION Register

4.1.2.202.1 ECC_AGG_CORE0_ECC_WRAP_REVISION Register (Offset = 10h) [reset = 66A40202h]

Revision parameters.

Return to [Summary Table](#)

Table 4-428. Instance Table

Instance Name	Physical Address
R5SS0	5300 0010h

Figure 4-202. ECC_AGG_CORE0_ECC_WRAP_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A4h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A4h							
15	14	13	12	11	10	9	8
REVRTL				REVM AJ			
R				R			
0h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		2h					

Table 4-429. ECC_AGG_CORE0_ECC_WRAP_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	MODULE_ID	R	6A4h	Module ID
15:11	REVRTL	R	0h	RTL version
10:8	REVM AJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	2h	Minor version

4.1.2.203 ECC_AGG_CORE0_CONTROL Register

4.1.2.203.1 ECC_AGG_CORE0_CONTROL Register (Offset = 14h) [reset = 187h]

ECC Control Register.

Return to [Summary Table](#)

Table 4-430. Instance Table

Instance Name	Physical Address
R5SS0	5300 0014h

Figure 4-203. ECC_AGG_CORE0_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							CHECK_SVBU S_TIMEOUT
NONE							R/W
0h							1h
7	6	5	4	3	2	1	0
CHECK_PARIT Y	ERROR_ONCE	FORCE_N_ROW	FORCE_DED	FORCE_SEC	ENABLE_RMW	ECC_CHECK	ECC_ENABLE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	0h	1h	1h	1h

Table 4-431. ECC_AGG_CORE0_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	CHECK_SVBUS_TIMEOUT	R/W	1h	check for svbus timeout errors
7	CHECK_PARITY	R/W	1h	check for parity errors
6	ERROR_ONCE	R/W	0h	Force Error only once
5	FORCE_N_ROW	R/W	0h	Force Error on any RAM read
4	FORCE_DED	R/W	0h	Force Double Bit Error
3	FORCE_SEC	R/W	0h	Force Single Bit Error
2	ENABLE_RMW	R/W	1h	Enable rmw
1	ECC_CHECK	R/W	1h	Enable ECC check
0	ECC_ENABLE	R/W	1h	Enable ECC

4.1.2.204 ECC_AGG_CORE0_ERROR_CTRL1 Register

4.1.2.204.1 ECC_AGG_CORE0_ERROR_CTRL1 Register (Offset = 18h) [reset = 0h]

ECC Error Control1 Register.

Return to [Summary Table](#)

Table 4-432. Instance Table

Instance Name	Physical Address
R5SS0	5300 0018h

Figure 4-204. ECC_AGG_CORE0_ERROR_CTRL1 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R/W							
0h							

Table 4-433. ECC_AGG_CORE0_ERROR_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R/W	0h	Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set

4.1.2.205 ECC_AGG_CORE0_ERROR_CTRL2 Register

4.1.2.205.1 ECC_AGG_CORE0_ERROR_CTRL2 Register (Offset = 1Ch) [reset = 0h]

ECC Error Control2 Register.

Return to [Summary Table](#)

Table 4-434. Instance Table

Instance Name	Physical Address
R5SS0	5300 001Ch

Figure 4-205. ECC_AGG_CORE0_ERROR_CTRL2 Name Register

31	30	29	28	27	26	25	24
ECC_BIT2							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_BIT2							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_BIT1							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_BIT1							
R/W							
0h							

Table 4-435. ECC_AGG_CORE0_ERROR_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT2	R/W	0h	Data bit that needs to be flipped if double bit error needs to be forced
15:0	ECC_BIT1	R/W	0h	Data bit that needs to be flipped when force_sec is set

4.1.2.206 ECC_AGG_CORE0_ERROR_STATUS1 Register

4.1.2.206.1 ECC_AGG_CORE0_ERROR_STATUS1 Register (Offset = 20h) [reset = 0h]

ECC Error Status1 Register.

Return to [Summary Table](#)

Table 4-436. Instance Table

Instance Name	Physical Address
R5SS0	5300 0020h

Figure 4-206. ECC_AGG_CORE0_ERROR_STATUS1 Name Register

31	30	29	28	27	26	25	24
ECC_BIT1							
R							
0h							
23	22	21	20	19	18	17	16
ECC_BIT1							
R							
0h							
15	14	13	12	11	10	9	8
CLR_CTRL_REG_ERR	CLR_PARITY_ERR		CLR_ECC_OTHER	CLR_ECC_DED		CLR_ECC_SEC	
R/W1TC	R/WD		R/W1TC	R/WD		R/WD	
0h	0h		0h	0h		0h	
7	6	5	4	3	2	1	0
CTR_REG_ERR	PARITY_ERR		ECC_OTHER	ECC_DED		ECC_SEC	
R/W1TS	R/W1TS		R/W1TS	R/WI		R/WI	
0h	0h		0h	0h		0h	

Table 4-437. ECC_AGG_CORE0_ERROR_STATUS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT1	R	0h	Data bit that corresponds to the single-bit error
15	CLR_CTRL_REG_ERR	R/W1TC	0h	Clear control reg error Error Status, you must also re write the control register itself to clear this
14:13	CLR_PARITY_ERR	R/WD	0h	Clear parity Error Status
12	CLR_ECC_OTHER	R/W1TC	0h	Clear other Error Status
11:10	CLR_ECC_DED	R/WD	0h	Clear Double Bit Error Status
9:8	CLR_ECC_SEC	R/WD	0h	Clear Single Bit Error Status
7	CTR_REG_ERR	R/W1TS	0h	control register error pending, Level interrupt
6:5	PARITY_ERR	R/W1TS	0h	Level parity error Error Status
4	ECC_OTHER	R/W1TS	0h	Successive single-bit errors have occurred while a writeback is still pending, Level interrupt
3:2	ECC_DED	R/WI	0h	Level Double Bit Error Status
1:0	ECC_SEC	R/WI	0h	Level Single Bit Error Status

4.1.2.207 ECC_AGG_CORE0_ERROR_STATUS2 Register

4.1.2.207.1 ECC_AGG_CORE0_ERROR_STATUS2 Register (Offset = 24h) [reset = 0h]

ECC Error Status2 Register.

Return to [Summary Table](#)

Table 4-438. Instance Table

Instance Name	Physical Address
R5SS0	5300 0024h

Figure 4-207. ECC_AGG_CORE0_ERROR_STATUS2 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R							
0h							

Table 4-439. ECC_AGG_CORE0_ERROR_STATUS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R	0h	Row address where the single or double-bit error has occurred

4.1.2.208 ECC_AGG_CORE0_ERROR_STATUS3 Register

4.1.2.208.1 ECC_AGG_CORE0_ERROR_STATUS3 Register (Offset = 28h) [reset = 0h]

ECC Error Status3 Register.

Return to [Summary Table](#)

Table 4-440. Instance Table

Instance Name	Physical Address
R5SS0	5300 0028h

Figure 4-208. ECC_AGG_CORE0_ERROR_STATUS3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						CLR_SVBUS_T IMEOUT_ERR	RESERVED
NONE						R/W1TC	NONE
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED						SVBUS_TIMEO UT_ERR	WB_PEND
NONE						R/W1TS	R
0h						0h	0h

Table 4-441. ECC_AGG_CORE0_ERROR_STATUS3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	CLR_SVBUS_TIMEOUT_ERR	R/W1TC	0h	Clear svbus timeout Error Status
8:2	RESERVED	NONE	0h	Reserved
1	SVBUS_TIMEOUT_ERR	R/W1TS	0h	Level svbus timeout error Error Status
0	WB_PEND	R	0h	delayed write back pending Status

4.1.2.209 ECC_AGG_CORE0_SEC_EOI_REG Register

4.1.2.209.1 ECC_AGG_CORE0_SEC_EOI_REG Register (Offset = 3Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 4-442. Instance Table

Instance Name	Physical Address
R5SS0	5300 003Ch

Figure 4-209. ECC_AGG_CORE0_SEC_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 4-443. ECC_AGG_CORE0_SEC_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

4.1.2.210 ECC_AGG_CORE0_SEC_STATUS_REG0 Register

4.1.2.210.1 ECC_AGG_CORE0_SEC_STATUS_REG0 Register (Offset = 40h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 4-444. Instance Table

Instance Name	Physical Address
R5SS0	5300 0040h

Figure 4-210. ECC_AGG_CORE0_SEC_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED				CPU0_KS_VIM_RAMECC_PEND	B1TCM0_BANK1_PEND	B1TCM0_BANK0_PEND	B0TCM0_BANK1_PEND
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h
23	22	21	20	19	18	17	16
B0TCM0_BANK0_PEND	ATCM0_BANK1_PEND	ATCM0_BANK0_PEND	CPU0_DDATA_RAM7_PEND	CPU0_DDATA_RAM6_PEND	CPU0_DDATA_RAM5_PEND	CPU0_DDATA_RAM4_PEND	CPU0_DDATA_RAM3_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
CPU0_DDATA_RAM2_PEND	CPU0_DDATA_RAM1_PEND	CPU0_DDATA_RAM0_PEND	CPU0_DDIRTY_RAM_PEND	CPU0_DTAG_RAM3_PEND	CPU0_DTAG_RAM2_PEND	CPU0_DTAG_RAM1_PEND	CPU0_DTAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
CPU0_IDATA_BANK3_PEND	CPU0_IDATA_BANK2_PEND	CPU0_IDATA_BANK1_PEND	CPU0_IDATA_BANK0_PEND	CPU0_ITAG_RAM3_PEND	CPU0_ITAG_RAM2_PEND	CPU0_ITAG_RAM1_PEND	CPU0_ITAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-445. ECC_AGG_CORE0_SEC_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU0_KS_VIM_RAMECC_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ks_vim_ramecc_pend
26	B1TCM0_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm0_bank1_pend
25	B1TCM0_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm0_bank0_pend
24	B0TCM0_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm0_bank1_pend
23	B0TCM0_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm0_bank0_pend
22	ATCM0_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for atcm0_bank1_pend
21	ATCM0_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for atcm0_bank0_pend
20	CPU0_DDATA_RAM7_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram7_pend
19	CPU0_DDATA_RAM6_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram6_pend
18	CPU0_DDATA_RAM5_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram5_pend
17	CPU0_DDATA_RAM4_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram4_pend

Table 4-445. ECC_AGG_CORE0_SEC_STATUS_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	CPU0_DDATA_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram3_pend
15	CPU0_DDATA_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram2_pend
14	CPU0_DDATA_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram1_pend
13	CPU0_DDATA_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram0_pend
12	CPU0_DDIRTY_RAM_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddirty_ram_pend
11	CPU0_DTAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram3_pend
10	CPU0_DTAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram2_pend
9	CPU0_DTAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram1_pend
8	CPU0_DTAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram0_pend
7	CPU0_IDATA_BANK3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank3_pend
6	CPU0_IDATA_BANK2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank2_pend
5	CPU0_IDATA_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank1_pend
4	CPU0_IDATA_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank0_pend
3	CPU0_ITAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram3_pend
2	CPU0_ITAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram2_pend
1	CPU0_ITAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram1_pend
0	CPU0_ITAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram0_pend

4.1.2.211 ECC_AGG_CORE0_SEC_ENABLE_SET_REG0 Register

4.1.2.211.1 ECC_AGG_CORE0_SEC_ENABLE_SET_REG0 Register (Offset = 80h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 4-446. Instance Table

Instance Name	Physical Address
R5SS0	5300 0080h

Figure 4-211. ECC_AGG_CORE0_SEC_ENABLE_SET_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU0_KS_VIM_RAMECC_ENABLE_SET	B1TCM0_BANK1_ENABLE_SET	B1TCM0_BANK0_ENABLE_SET	B0TCM0_BANK1_ENABLE_SET				
NONE								R/W1TS	R/W1TS	R/W1TS	R/W1TS				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM0_BANK0_ENABLE_SET	ATCM0_BANK1_ENABLE_SET	ATCM0_BANK0_ENABLE_SET	CPU0_DDATA_RAM7_ENABLE_SET	CPU0_DDATA_RAM6_ENABLE_SET	CPU0_DDATA_RAM5_ENABLE_SET	CPU0_DDATA_RAM4_ENABLE_SET	CPU0_DDATA_RAM3_ENABLE_SET	CPU0_DDATA_RAM2_ENABLE_SET				CPU0_DDATA_RAM1_ENABLE_SET	CPU0_DDATA_RAM0_ENABLE_SET		
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
15		14		13		12		11		10		9		8	
CPU0_DDATA_RAM2_ENABLE_SET	CPU0_DDATA_RAM1_ENABLE_SET	CPU0_DDATA_RAM0_ENABLE_SET	CPU0_DDIRTY_RAM_ENABLE_SET	CPU0_DTAG_RAM3_ENABLE_SET	CPU0_DTAG_RAM2_ENABLE_SET	CPU0_DTAG_RAM1_ENABLE_SET	CPU0_DTAG_RAM0_ENABLE_SET	CPU0_DTAG_RAM3_ENABLE_SET				CPU0_DTAG_RAM2_ENABLE_SET	CPU0_DTAG_RAM1_ENABLE_SET	CPU0_DTAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
7		6		5		4		3		2		1		0	
CPU0_IDATA_BANK3_ENABLE_SET	CPU0_IDATA_BANK2_ENABLE_SET	CPU0_IDATA_BANK1_ENABLE_SET	CPU0_IDATA_BANK0_ENABLE_SET	CPU0_ITAG_RAM3_ENABLE_SET	CPU0_ITAG_RAM2_ENABLE_SET	CPU0_ITAG_RAM1_ENABLE_SET	CPU0_ITAG_RAM0_ENABLE_SET	CPU0_ITAG_RAM3_ENABLE_SET				CPU0_ITAG_RAM2_ENABLE_SET	CPU0_ITAG_RAM1_ENABLE_SET	CPU0_ITAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		

Table 4-447. ECC_AGG_CORE0_SEC_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU0_KS_VIM_RAMECC_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ks_vim_ramecc_pend
26	B1TCM0_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm0_bank1_pend
25	B1TCM0_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm0_bank0_pend
24	B0TCM0_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm0_bank1_pend
23	B0TCM0_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm0_bank0_pend
22	ATCM0_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm0_bank1_pend
21	ATCM0_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm0_bank0_pend
20	CPU0_DDATA_RAM7_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram7_pend

Table 4-447. ECC_AGG_CORE0_SEC_ENABLE_SET_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU0_DDATA_RAM6_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram6_pend
18	CPU0_DDATA_RAM5_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram5_pend
17	CPU0_DDATA_RAM4_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram4_pend
16	CPU0_DDATA_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram3_pend
15	CPU0_DDATA_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram2_pend
14	CPU0_DDATA_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram1_pend
13	CPU0_DDATA_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram0_pend
12	CPU0_DDIRTY_RAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddirty_ram_pend
11	CPU0_DTAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram3_pend
10	CPU0_DTAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram2_pend
9	CPU0_DTAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram1_pend
8	CPU0_DTAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram0_pend
7	CPU0_IDATA_BANK3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank3_pend
6	CPU0_IDATA_BANK2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank2_pend
5	CPU0_IDATA_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank1_pend
4	CPU0_IDATA_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank0_pend
3	CPU0_ITAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram3_pend
2	CPU0_ITAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram2_pend
1	CPU0_ITAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram1_pend
0	CPU0_ITAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram0_pend

4.1.2.212 ECC_AGG_CORE0_SEC_ENABLE_CLR_REG0 Register

4.1.2.212.1 ECC_AGG_CORE0_SEC_ENABLE_CLR_REG0 Register (Offset = C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 4-448. Instance Table

Instance Name	Physical Address
R5SS0	5300 00C0h

Figure 4-212. ECC_AGG_CORE0_SEC_ENABLE_CLR_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU0_KS_VIM_RAMECC_ENABLE_CLR	B1TCM0_BANK1_ENABLE_CLR	B1TCM0_BANK0_ENABLE_CLR	B0TCM0_BANK1_ENABLE_CLR				
NONE								R/W1TC	R/W1TC	R/W1TC	R/W1TC				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM0_BANK0_ENABLE_CLR	ATCM0_BANK1_ENABLE_CLR	ATCM0_BANK0_ENABLE_CLR	CPU0_DDATA_RAM7_ENABLE_CLR	CPU0_DDATA_RAM6_ENABLE_CLR	CPU0_DDATA_RAM5_ENABLE_CLR	CPU0_DDATA_RAM4_ENABLE_CLR	CPU0_DDATA_RAM3_ENABLE_CLR								
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC								
0h	0h	0h	0h	0h	0h	0h	0h								
15		14		13		12		11		10		9		8	
CPU0_DDATA_RAM2_ENABLE_CLR	CPU0_DDATA_RAM1_ENABLE_CLR	CPU0_DDATA_RAM0_ENABLE_CLR	CPU0_DDIRTY_RAM_ENABLE_CLR	CPU0_DTAG_RAM3_ENABLE_CLR	CPU0_DTAG_RAM2_ENABLE_CLR	CPU0_DTAG_RAM1_ENABLE_CLR	CPU0_DTAG_RAM0_ENABLE_CLR								
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC								
0h	0h	0h	0h	0h	0h	0h	0h								
7		6		5		4		3		2		1		0	
CPU0_IDATA_BANK3_ENABLE_CLR	CPU0_IDATA_BANK2_ENABLE_CLR	CPU0_IDATA_BANK1_ENABLE_CLR	CPU0_IDATA_BANK0_ENABLE_CLR	CPU0_ITAG_RAM3_ENABLE_CLR	CPU0_ITAG_RAM2_ENABLE_CLR	CPU0_ITAG_RAM1_ENABLE_CLR	CPU0_ITAG_RAM0_ENABLE_CLR								
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 4-449. ECC_AGG_CORE0_SEC_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU0_KS_VIM_RAMECC_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend
26	B1TCM0_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm0_bank1_pend
25	B1TCM0_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm0_bank0_pend
24	B0TCM0_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm0_bank1_pend
23	B0TCM0_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm0_bank0_pend
22	ATCM0_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm0_bank1_pend
21	ATCM0_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm0_bank0_pend
20	CPU0_DDATA_RAM7_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram7_pend

Table 4-449. ECC_AGG_CORE0_SEC_ENABLE_CLR_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU0_DDATA_RAM6_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram6_pend
18	CPU0_DDATA_RAM5_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram5_pend
17	CPU0_DDATA_RAM4_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram4_pend
16	CPU0_DDATA_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram3_pend
15	CPU0_DDATA_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram2_pend
14	CPU0_DDATA_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram1_pend
13	CPU0_DDATA_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram0_pend
12	CPU0_DDIRTY_RAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddirty_ram_pend
11	CPU0_DTAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram3_pend
10	CPU0_DTAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram2_pend
9	CPU0_DTAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram1_pend
8	CPU0_DTAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram0_pend
7	CPU0_IDATA_BANK3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank3_pend
6	CPU0_IDATA_BANK2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank2_pend
5	CPU0_IDATA_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank1_pend
4	CPU0_IDATA_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank0_pend
3	CPU0_ITAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram3_pend
2	CPU0_ITAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram2_pend
1	CPU0_ITAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram1_pend
0	CPU0_ITAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram0_pend

4.1.2.213 ECC_AGG_CORE0_DED_EOI_REG Register
4.1.2.213.1 ECC_AGG_CORE0_DED_EOI_REG Register (Offset = 13Ch) [reset = 0h]

EOI Register.

 Return to [Summary Table](#)
Table 4-450. Instance Table

Instance Name	Physical Address
R5SS0	5300 013Ch

Figure 4-213. ECC_AGG_CORE0_DED_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 4-451. ECC_AGG_CORE0_DED_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

4.1.2.214 ECC_AGG_CORE0_DED_STATUS_REG0 Register

4.1.2.214.1 ECC_AGG_CORE0_DED_STATUS_REG0 Register (Offset = 140h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 4-452. Instance Table

Instance Name	Physical Address
R5SS0	5300 0140h

Figure 4-214. ECC_AGG_CORE0_DED_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED				CPU0_KS_VIM_RAMECC_PEND	B1TCM0_BANK1_PEND	B1TCM0_BANK0_PEND	B0TCM0_BANK1_PEND
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h
23	22	21	20	19	18	17	16
B0TCM0_BANK0_PEND	ATCM0_BANK1_PEND	ATCM0_BANK0_PEND	CPU0_DDATA_RAM7_PEND	CPU0_DDATA_RAM6_PEND	CPU0_DDATA_RAM5_PEND	CPU0_DDATA_RAM4_PEND	CPU0_DDATA_RAM3_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
CPU0_DDATA_RAM2_PEND	CPU0_DDATA_RAM1_PEND	CPU0_DDATA_RAM0_PEND	CPU0_DDIRTY_RAM_PEND	CPU0_DTAG_RAM3_PEND	CPU0_DTAG_RAM2_PEND	CPU0_DTAG_RAM1_PEND	CPU0_DTAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
CPU0_IDATA_BANK3_PEND	CPU0_IDATA_BANK2_PEND	CPU0_IDATA_BANK1_PEND	CPU0_IDATA_BANK0_PEND	CPU0_ITAG_RAM3_PEND	CPU0_ITAG_RAM2_PEND	CPU0_ITAG_RAM1_PEND	CPU0_ITAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-453. ECC_AGG_CORE0_DED_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU0_KS_VIM_RAMECC_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ks_vim_ramecc_pend
26	B1TCM0_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm0_bank1_pend
25	B1TCM0_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm0_bank0_pend
24	B0TCM0_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm0_bank1_pend
23	B0TCM0_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm0_bank0_pend
22	ATCM0_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for atcm0_bank1_pend
21	ATCM0_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for atcm0_bank0_pend
20	CPU0_DDATA_RAM7_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram7_pend
19	CPU0_DDATA_RAM6_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram6_pend
18	CPU0_DDATA_RAM5_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram5_pend
17	CPU0_DDATA_RAM4_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram4_pend

Table 4-453. ECC_AGG_CORE0_DED_STATUS_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	CPU0_DDATA_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram3_pend
15	CPU0_DDATA_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram2_pend
14	CPU0_DDATA_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram1_pend
13	CPU0_DDATA_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddata_ram0_pend
12	CPU0_DDIRTY_RAM_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_ddirty_ram_pend
11	CPU0_DTAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram3_pend
10	CPU0_DTAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram2_pend
9	CPU0_DTAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram1_pend
8	CPU0_DTAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_dtag_ram0_pend
7	CPU0_IDATA_BANK3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank3_pend
6	CPU0_IDATA_BANK2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank2_pend
5	CPU0_IDATA_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank1_pend
4	CPU0_IDATA_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_idata_bank0_pend
3	CPU0_ITAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram3_pend
2	CPU0_ITAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram2_pend
1	CPU0_ITAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram1_pend
0	CPU0_ITAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu0_itag_ram0_pend

4.1.2.215 ECC_AGG_CORE0_DED_ENABLE_SET_REG0 Register

4.1.2.215.1 ECC_AGG_CORE0_DED_ENABLE_SET_REG0 Register (Offset = 180h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 4-454. Instance Table

Instance Name	Physical Address
R5SS0	5300 0180h

Figure 4-215. ECC_AGG_CORE0_DED_ENABLE_SET_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU0_KS_VIM_RAMECC_ENABLE_SET	B1TCM0_BANK1_ENABLE_SET	B1TCM0_BANK0_ENABLE_SET	B0TCM0_BANK1_ENABLE_SET				
NONE								R/W1TS	R/W1TS	R/W1TS	R/W1TS				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM0_BANK0_ENABLE_SET	ATCM0_BANK1_ENABLE_SET	ATCM0_BANK0_ENABLE_SET	CPU0_DDATA_RAM7_ENABLE_SET	CPU0_DDATA_RAM6_ENABLE_SET	CPU0_DDATA_RAM5_ENABLE_SET	CPU0_DDATA_RAM4_ENABLE_SET	CPU0_DDATA_RAM3_ENABLE_SET	CPU0_DDATA_RAM2_ENABLE_SET				CPU0_DDATA_RAM1_ENABLE_SET	CPU0_DDATA_RAM0_ENABLE_SET		
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
15		14		13		12		11		10		9		8	
CPU0_DDATA_RAM2_ENABLE_SET	CPU0_DDATA_RAM1_ENABLE_SET	CPU0_DDATA_RAM0_ENABLE_SET	CPU0_DDIRTY_RAM_ENABLE_SET	CPU0_DTAG_RAM3_ENABLE_SET	CPU0_DTAG_RAM2_ENABLE_SET	CPU0_DTAG_RAM1_ENABLE_SET	CPU0_DTAG_RAM0_ENABLE_SET	CPU0_DTAG_RAM3_ENABLE_SET				CPU0_DTAG_RAM2_ENABLE_SET	CPU0_DTAG_RAM1_ENABLE_SET	CPU0_DTAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
7		6		5		4		3		2		1		0	
CPU0_IDATA_BANK3_ENABLE_SET	CPU0_IDATA_BANK2_ENABLE_SET	CPU0_IDATA_BANK1_ENABLE_SET	CPU0_IDATA_BANK0_ENABLE_SET	CPU0_ITAG_RAM3_ENABLE_SET	CPU0_ITAG_RAM2_ENABLE_SET	CPU0_ITAG_RAM1_ENABLE_SET	CPU0_ITAG_RAM0_ENABLE_SET	CPU0_ITAG_RAM3_ENABLE_SET				CPU0_ITAG_RAM2_ENABLE_SET	CPU0_ITAG_RAM1_ENABLE_SET	CPU0_ITAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		

Table 4-455. ECC_AGG_CORE0_DED_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU0_KS_VIM_RAMECC_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ks_vim_ramecc_pend
26	B1TCM0_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm0_bank1_pend
25	B1TCM0_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm0_bank0_pend
24	B0TCM0_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm0_bank1_pend
23	B0TCM0_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm0_bank0_pend
22	ATCM0_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm0_bank1_pend
21	ATCM0_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm0_bank0_pend
20	CPU0_DDATA_RAM7_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram7_pend

Table 4-455. ECC_AGG_CORE0_DED_ENABLE_SET_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU0_DDATA_RAM6_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram6_pend
18	CPU0_DDATA_RAM5_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram5_pend
17	CPU0_DDATA_RAM4_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram4_pend
16	CPU0_DDATA_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram3_pend
15	CPU0_DDATA_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram2_pend
14	CPU0_DDATA_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram1_pend
13	CPU0_DDATA_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddata_ram0_pend
12	CPU0_DDIRTY_RAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_ddirty_ram_pend
11	CPU0_DTAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram3_pend
10	CPU0_DTAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram2_pend
9	CPU0_DTAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram1_pend
8	CPU0_DTAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_dtag_ram0_pend
7	CPU0_IDATA_BANK3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank3_pend
6	CPU0_IDATA_BANK2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank2_pend
5	CPU0_IDATA_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank1_pend
4	CPU0_IDATA_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_idata_bank0_pend
3	CPU0_ITAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram3_pend
2	CPU0_ITAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram2_pend
1	CPU0_ITAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram1_pend
0	CPU0_ITAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu0_itag_ram0_pend

4.1.2.216 ECC_AGG_CORE0_DED_ENABLE_CLR_REG0 Register

4.1.2.216.1 ECC_AGG_CORE0_DED_ENABLE_CLR_REG0 Register (Offset = 1C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 4-456. Instance Table

Instance Name	Physical Address
R5SS0	5300 01C0h

Figure 4-216. ECC_AGG_CORE0_DED_ENABLE_CLR_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU0_KS_VIM_RAMECC_ENABLE_CLR	B1TCM0_BANK1_ENABLE_CLR	B1TCM0_BANK0_ENABLE_CLR	B0TCM0_BANK1_ENABLE_CLR				
NONE								R/W1TC	R/W1TC	R/W1TC	R/W1TC				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM0_BANK0_ENABLE_CLR	ATCM0_BANK1_ENABLE_CLR	ATCM0_BANK0_ENABLE_CLR	CPU0_DDATA_RAM7_ENABLE_CLR	CPU0_DDATA_RAM6_ENABLE_CLR	CPU0_DDATA_RAM5_ENABLE_CLR	CPU0_DDATA_RAM4_ENABLE_CLR	CPU0_DDATA_RAM3_ENABLE_CLR	CPU0_DDATA_RAM2_ENABLE_CLR				CPU0_DDATA_RAM1_ENABLE_CLR			
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC				R/W1TC			
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h			
15		14		13		12		11		10		9		8	
CPU0_DDATA_RAM2_ENABLE_CLR	CPU0_DDATA_RAM1_ENABLE_CLR	CPU0_DDATA_RAM0_ENABLE_CLR	CPU0_DDIRTY_RAM_ENABLE_CLR	CPU0_DTAG_RAM3_ENABLE_CLR	CPU0_DTAG_RAM2_ENABLE_CLR	CPU0_DTAG_RAM1_ENABLE_CLR	CPU0_DTAG_RAM0_ENABLE_CLR	CPU0_DTAG_RAM3_ENABLE_CLR				CPU0_DTAG_RAM2_ENABLE_CLR			
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC				R/W1TC			
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h			
7		6		5		4		3		2		1		0	
CPU0_IDATA_BANK3_ENABLE_CLR	CPU0_IDATA_BANK2_ENABLE_CLR	CPU0_IDATA_BANK1_ENABLE_CLR	CPU0_IDATA_BANK0_ENABLE_CLR	CPU0_ITAG_RAM3_ENABLE_CLR	CPU0_ITAG_RAM2_ENABLE_CLR	CPU0_ITAG_RAM1_ENABLE_CLR	CPU0_ITAG_RAM0_ENABLE_CLR	CPU0_ITAG_RAM3_ENABLE_CLR				CPU0_ITAG_RAM2_ENABLE_CLR			
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC				R/W1TC			
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h			

Table 4-457. ECC_AGG_CORE0_DED_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU0_KS_VIM_RAMECC_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend
26	B1TCM0_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm0_bank1_pend
25	B1TCM0_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm0_bank0_pend
24	B0TCM0_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm0_bank1_pend
23	B0TCM0_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm0_bank0_pend
22	ATCM0_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm0_bank1_pend
21	ATCM0_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm0_bank0_pend
20	CPU0_DDATA_RAM7_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram7_pend

Table 4-457. ECC_AGG_CORE0_DED_ENABLE_CLR_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU0_DDATA_RAM6_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram6_pend
18	CPU0_DDATA_RAM5_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram5_pend
17	CPU0_DDATA_RAM4_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram4_pend
16	CPU0_DDATA_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram3_pend
15	CPU0_DDATA_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram2_pend
14	CPU0_DDATA_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram1_pend
13	CPU0_DDATA_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddata_ram0_pend
12	CPU0_DDIRTY_RAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_ddirty_ram_pend
11	CPU0_DTAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram3_pend
10	CPU0_DTAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram2_pend
9	CPU0_DTAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram1_pend
8	CPU0_DTAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_dtag_ram0_pend
7	CPU0_IDATA_BANK3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank3_pend
6	CPU0_IDATA_BANK2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank2_pend
5	CPU0_IDATA_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank1_pend
4	CPU0_IDATA_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_idata_bank0_pend
3	CPU0_ITAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram3_pend
2	CPU0_ITAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram2_pend
1	CPU0_ITAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram1_pend
0	CPU0_ITAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu0_itag_ram0_pend

4.1.2.217 ECC_AGG_CORE0_AGGR_ENABLE_SET Register

4.1.2.217.1 ECC_AGG_CORE0_AGGR_ENABLE_SET Register (Offset = 200h) [reset = 0h]

AGGR interrupt enable set Register.

Return to [Summary Table](#)

Table 4-458. Instance Table

Instance Name	Physical Address
R5SS0	5300 0200h

Figure 4-217. ECC_AGG_CORE0_AGGR_ENABLE_SET Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TS	R/W1TS			
0h						0h	0h			

Table 4-459. ECC_AGG_CORE0_AGGR_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TS	0h	Interrupt enable set for svbus timeout errors
0	PARITY	R/W1TS	0h	Interrupt enable set for parity errors

4.1.2.218 ECC_AGG_CORE0_AGGR_ENABLE_CLR Register

4.1.2.218.1 ECC_AGG_CORE0_AGGR_ENABLE_CLR Register (Offset = 204h) [reset = 0h]

AGGR interrupt enable clear Register.

Return to [Summary Table](#)

Table 4-460. Instance Table

Instance Name	Physical Address
R5SS0	5300 0204h

Figure 4-218. ECC_AGG_CORE0_AGGR_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TC	R/W1TC			
0h						0h	0h			

Table 4-461. ECC_AGG_CORE0_AGGR_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TC	0h	Interrupt enable clear for svbus timeout errors
0	PARITY	R/W1TC	0h	Interrupt enable clear for parity errors

4.1.2.219 ECC_AGG_CORE0_AGGR_STATUS_SET Register

4.1.2.219.1 ECC_AGG_CORE0_AGGR_STATUS_SET Register (Offset = 208h) [reset = 0h]

AGGR interrupt status set Register.

Return to [Summary Table](#)

Table 4-462. Instance Table

Instance Name	Physical Address
R5SS0	5300 0208h

Figure 4-219. ECC_AGG_CORE0_AGGR_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WI		R/WI	
0h				0h		0h	

Table 4-463. ECC_AGG_CORE0_AGGR_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WI	0h	Interrupt status set for svbus timeout errors
1:0	PARITY	R/WI	0h	Interrupt status set for parity errors

4.1.2.220 ECC_AGG_CORE0_AGGR_STATUS_CLR Register

4.1.2.220.1 ECC_AGG_CORE0_AGGR_STATUS_CLR Register (Offset = 20Ch) [reset = 0h]

AGGR interrupt status clear Register.

Return to [Summary Table](#)

Table 4-464. Instance Table

Instance Name	Physical Address
R5SS0	5300 020Ch

Figure 4-220. ECC_AGG_CORE0_AGGR_STATUS_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WD		R/WD	
0h				0h		0h	

Table 4-465. ECC_AGG_CORE0_AGGR_STATUS_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WD	0h	Interrupt status clear for svbus timeout errors
1:0	PARITY	R/WD	0h	Interrupt status clear for parity errors

4.1.2.221 ECC_AGG_CORE1_AGGR_REVISION Register

4.1.2.221.1 ECC_AGG_CORE1_AGGR_REVISION Register (Offset = 0h) [reset = 66A0C200h]

Revision parameters.

Return to [Summary Table](#)

Table 4-466. Instance Table

Instance Name	Physical Address
R5SS0	5300 3000h

Figure 4-221. ECC_AGG_CORE1_AGGR_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A0h							
15	14	13	12	11	10	9	8
REVRTL				REVM AJ			
R				R			
18h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		0h					

Table 4-467. ECC_AGG_CORE1_AGGR_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	MODULE_ID	R	6A0h	Module ID
15:11	REVRTL	R	18h	RTL version
10:8	REVM AJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	0h	Minor version

4.1.2.222 ECC_AGG_CORE1_ECC_VECTOR Register

4.1.2.222.1 ECC_AGG_CORE1_ECC_VECTOR Register (Offset = 8h) [reset = 0h]

ECC Vector Register.

Return to [Summary Table](#)

Table 4-468. Instance Table

Instance Name	Physical Address
R5SS0	5300 3008h

Figure 4-222. ECC_AGG_CORE1_ECC_VECTOR Name Register

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_DONE
NONE							R
0h							0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED					ECC_VECTOR	
R/W1TS	NONE					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W							
0h							

Table 4-469. ECC_AGG_CORE1_ECC_VECTOR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	RD_SVBUS_DONE	R	0h	Status to indicate if read on serial VBUS is complete
23:16	RD_SVBUS_ADDRESS	R/W	0h	Read address
15	RD_SVBUS	R/W1TS	0h	Write 1 to trigger a read on the serial VBUS
14:11	RESERVED	NONE	0h	Reserved
10:0	ECC_VECTOR	R/W	0h	Value written to select the corresponding ECC RAM for control or status

4.1.2.223 ECC_AGG_CORE1_MISC_STATUS Register

4.1.2.223.1 ECC_AGG_CORE1_MISC_STATUS Register (Offset = Ch) [reset = 1Ch]

Misc Status.

Return to [Summary Table](#)

Table 4-470. Instance Table

Instance Name	Physical Address
R5SS0	5300 300Ch

Figure 4-223. ECC_AGG_CORE1_MISC_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				NUM_RAMs			
NONE				R			
0h				1Ch			
7	6	5	4	3	2	1	0
NUM_RAMs							
R							
1Ch							

Table 4-471. ECC_AGG_CORE1_MISC_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	NUM_RAMs	R	1Ch	Indicates the number of RAMs serviced by the ECC aggregator

4.1.2.224 ECC_AGG_CORE1_ECC_WRAP_REVISION Register

4.1.2.224.1 ECC_AGG_CORE1_ECC_WRAP_REVISION Register (Offset = 10h) [reset = 66A40202h]

Revision parameters.

Return to [Summary Table](#)

Table 4-472. Instance Table

Instance Name	Physical Address
R5SS0	5300 3010h

Figure 4-224. ECC_AGG_CORE1_ECC_WRAP_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A4h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A4h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
0h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		2h					

Table 4-473. ECC_AGG_CORE1_ECC_WRAP_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	MODULE_ID	R	6A4h	Module ID
15:11	REVRTL	R	0h	RTL version
10:8	REVMAJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	2h	Minor version

4.1.2.225 ECC_AGG_CORE1_CONTROL Register

4.1.2.225.1 ECC_AGG_CORE1_CONTROL Register (Offset = 14h) [reset = 187h]

ECC Control Register.

Return to [Summary Table](#)

Table 4-474. Instance Table

Instance Name	Physical Address
R5SS0	5300 3014h

Figure 4-225. ECC_AGG_CORE1_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							CHECK_SVBU S_TIMEOUT
NONE							R/W
0h							1h
7	6	5	4	3	2	1	0
CHECK_PARIT Y	ERROR_ONCE	FORCE_N_ROW	FORCE_DED	FORCE_SEC	ENABLE_RMW	ECC_CHECK	ECC_ENABLE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	0h	1h	1h	1h

Table 4-475. ECC_AGG_CORE1_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	CHECK_SVBUS_TIMEOUT	R/W	1h	check for svbus timeout errors
7	CHECK_PARITY	R/W	1h	check for parity errors
6	ERROR_ONCE	R/W	0h	Force Error only once
5	FORCE_N_ROW	R/W	0h	Force Error on any RAM read
4	FORCE_DED	R/W	0h	Force Double Bit Error
3	FORCE_SEC	R/W	0h	Force Single Bit Error
2	ENABLE_RMW	R/W	1h	Enable rmw
1	ECC_CHECK	R/W	1h	Enable ECC check
0	ECC_ENABLE	R/W	1h	Enable ECC

4.1.2.226 ECC_AGG_CORE1_ERROR_CTRL1 Register

4.1.2.226.1 ECC_AGG_CORE1_ERROR_CTRL1 Register (Offset = 18h) [reset = 0h]

ECC Error Control1 Register.

Return to [Summary Table](#)

Table 4-476. Instance Table

Instance Name	Physical Address
R5SS0	5300 3018h

Figure 4-226. ECC_AGG_CORE1_ERROR_CTRL1 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R/W							
0h							

Table 4-477. ECC_AGG_CORE1_ERROR_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R/W	0h	Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set

4.1.2.227 ECC_AGG_CORE1_ERROR_CTRL2 Register

4.1.2.227.1 ECC_AGG_CORE1_ERROR_CTRL2 Register (Offset = 1Ch) [reset = 0h]

ECC Error Control2 Register.

Return to [Summary Table](#)

Table 4-478. Instance Table

Instance Name	Physical Address
R5SS0	5300 301Ch

Figure 4-227. ECC_AGG_CORE1_ERROR_CTRL2 Name Register

31	30	29	28	27	26	25	24
ECC_BIT2							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_BIT2							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_BIT1							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_BIT1							
R/W							
0h							

Table 4-479. ECC_AGG_CORE1_ERROR_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT2	R/W	0h	Data bit that needs to be flipped if double bit error needs to be forced
15:0	ECC_BIT1	R/W	0h	Data bit that needs to be flipped when force_sec is set

4.1.2.228 ECC_AGG_CORE1_ERROR_STATUS1 Register

4.1.2.228.1 ECC_AGG_CORE1_ERROR_STATUS1 Register (Offset = 20h) [reset = 0h]

ECC Error Status1 Register.

Return to [Summary Table](#)

Table 4-480. Instance Table

Instance Name	Physical Address
R5SS0	5300 3020h

Figure 4-228. ECC_AGG_CORE1_ERROR_STATUS1 Name Register

31	30	29	28	27	26	25	24
ECC_BIT1							
R							
0h							
23	22	21	20	19	18	17	16
ECC_BIT1							
R							
0h							
15	14	13	12	11	10	9	8
CLR_CTRL_REG_ERR	CLR_PARITY_ERR		CLR_ECC_OTHER	CLR_ECC_DED		CLR_ECC_SEC	
R/W1TC	R/WD		R/W1TC	R/WD		R/WD	
0h	0h		0h	0h		0h	
7	6	5	4	3	2	1	0
CTR_REG_ERR	PARITY_ERR		ECC_OTHER	ECC_DED		ECC_SEC	
R/W1TS	R/W1TS		R/W1TS	R/WI		R/WI	
0h	0h		0h	0h		0h	

Table 4-481. ECC_AGG_CORE1_ERROR_STATUS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT1	R	0h	Data bit that corresponds to the single-bit error
15	CLR_CTRL_REG_ERR	R/W1TC	0h	Clear control reg error Error Status, you must also re write the control register itself to clear this
14:13	CLR_PARITY_ERR	R/WD	0h	Clear parity Error Status
12	CLR_ECC_OTHER	R/W1TC	0h	Clear other Error Status
11:10	CLR_ECC_DED	R/WD	0h	Clear Double Bit Error Status
9:8	CLR_ECC_SEC	R/WD	0h	Clear Single Bit Error Status
7	CTR_REG_ERR	R/W1TS	0h	control register error pending, Level interrupt
6:5	PARITY_ERR	R/W1TS	0h	Level parity error Error Status
4	ECC_OTHER	R/W1TS	0h	Successive single-bit errors have occurred while a writeback is still pending, Level interrupt
3:2	ECC_DED	R/WI	0h	Level Double Bit Error Status
1:0	ECC_SEC	R/WI	0h	Level Single Bit Error Status

4.1.2.229 ECC_AGG_CORE1_ERROR_STATUS2 Register

4.1.2.229.1 ECC_AGG_CORE1_ERROR_STATUS2 Register (Offset = 24h) [reset = 0h]

ECC Error Status2 Register.

Return to [Summary Table](#)

Table 4-482. Instance Table

Instance Name	Physical Address
R5SS0	5300 3024h

Figure 4-229. ECC_AGG_CORE1_ERROR_STATUS2 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R							
0h							

Table 4-483. ECC_AGG_CORE1_ERROR_STATUS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R	0h	Row address where the single or double-bit error has occurred

4.1.2.230 ECC_AGG_CORE1_ERROR_STATUS3 Register

4.1.2.230.1 ECC_AGG_CORE1_ERROR_STATUS3 Register (Offset = 28h) [reset = 0h]

ECC Error Status3 Register.

Return to [Summary Table](#)

Table 4-484. Instance Table

Instance Name	Physical Address
R5SS0	5300 3028h

Figure 4-230. ECC_AGG_CORE1_ERROR_STATUS3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						CLR_SVBUS_T IMEOUT_ERR	RESERVED
NONE						R/W1TC	NONE
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED						SVBUS_TIMEO UT_ERR	WB_PEND
NONE						R/W1TS	R
0h						0h	0h

Table 4-485. ECC_AGG_CORE1_ERROR_STATUS3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	CLR_SVBUS_TIMEOUT_ERR	R/W1TC	0h	Clear svbus timeout Error Status
8:2	RESERVED	NONE	0h	Reserved
1	SVBUS_TIMEOUT_ERR	R/W1TS	0h	Level svbus timeout error Error Status
0	WB_PEND	R	0h	delayed write back pending Status

4.1.2.231 ECC_AGG_CORE1_SEC_EOI_REG Register

4.1.2.231.1 ECC_AGG_CORE1_SEC_EOI_REG Register (Offset = 3Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 4-486. Instance Table

Instance Name	Physical Address
R5SS0	5300 303Ch

Figure 4-231. ECC_AGG_CORE1_SEC_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 4-487. ECC_AGG_CORE1_SEC_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

4.1.2.232 ECC_AGG_CORE1_SEC_STATUS_REG0 Register

4.1.2.232.1 ECC_AGG_CORE1_SEC_STATUS_REG0 Register (Offset = 40h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 4-488. Instance Table

Instance Name	Physical Address
R5SS0	5300 3040h

Figure 4-232. ECC_AGG_CORE1_SEC_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED				CPU1_KS_VIM_RAMECC_PEND	B1TCM1_BANK1_PEND	B1TCM1_BANK0_PEND	B0TCM1_BANK1_PEND
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h
23	22	21	20	19	18	17	16
B0TCM1_BANK0_PEND	ATCM1_BANK1_PEND	ATCM1_BANK0_PEND	CPU1_DDATA_RAM7_PEND	CPU1_DDATA_RAM6_PEND	CPU1_DDATA_RAM5_PEND	CPU1_DDATA_RAM4_PEND	CPU1_DDATA_RAM3_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
CPU1_DDATA_RAM2_PEND	CPU1_DDATA_RAM1_PEND	CPU1_DDATA_RAM0_PEND	CPU1_DDIRTY_RAM_PEND	CPU1_DTAG_RAM3_PEND	CPU1_DTAG_RAM2_PEND	CPU1_DTAG_RAM1_PEND	CPU1_DTAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
CPU1_IDATA_BANK3_PEND	CPU1_IDATA_BANK2_PEND	CPU1_IDATA_BANK1_PEND	CPU1_IDATA_BANK0_PEND	CPU1_ITAG_RAM3_PEND	CPU1_ITAG_RAM2_PEND	CPU1_ITAG_RAM1_PEND	CPU1_ITAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-489. ECC_AGG_CORE1_SEC_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU1_KS_VIM_RAMECC_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ks_vim_ramecc_pend
26	B1TCM1_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm1_bank1_pend
25	B1TCM1_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm1_bank0_pend
24	B0TCM1_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm1_bank1_pend
23	B0TCM1_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm1_bank0_pend
22	ATCM1_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for atcm1_bank1_pend
21	ATCM1_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for atcm1_bank0_pend
20	CPU1_DDATA_RAM7_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram7_pend
19	CPU1_DDATA_RAM6_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram6_pend
18	CPU1_DDATA_RAM5_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram5_pend
17	CPU1_DDATA_RAM4_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram4_pend

Table 4-489. ECC_AGG_CORE1_SEC_STATUS_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	CPU1_DDATA_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram3_pend
15	CPU1_DDATA_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram2_pend
14	CPU1_DDATA_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram1_pend
13	CPU1_DDATA_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram0_pend
12	CPU1_DDIRTY_RAM_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddirty_ram_pend
11	CPU1_DTAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram3_pend
10	CPU1_DTAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram2_pend
9	CPU1_DTAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram1_pend
8	CPU1_DTAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram0_pend
7	CPU1_IDATA_BANK3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank3_pend
6	CPU1_IDATA_BANK2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank2_pend
5	CPU1_IDATA_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank1_pend
4	CPU1_IDATA_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank0_pend
3	CPU1_ITAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram3_pend
2	CPU1_ITAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram2_pend
1	CPU1_ITAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram1_pend
0	CPU1_ITAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram0_pend

4.1.2.233 ECC_AGG_CORE1_SEC_ENABLE_SET_REG0 Register

4.1.2.233.1 ECC_AGG_CORE1_SEC_ENABLE_SET_REG0 Register (Offset = 80h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 4-490. Instance Table

Instance Name	Physical Address
R5SS0	5300 3080h

Figure 4-233. ECC_AGG_CORE1_SEC_ENABLE_SET_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU1_KS_VIM_RAMECC_ENABLE_SET	B1TCM1_BANK1_ENABLE_SET	B1TCM1_BANK0_ENABLE_SET	B0TCM1_BANK1_ENABLE_SET				
NONE								R/W1TS	R/W1TS	R/W1TS	R/W1TS				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM1_BANK0_ENABLE_SET	ATCM1_BANK1_ENABLE_SET	ATCM1_BANK0_ENABLE_SET	CPU1_DDATA_RAM7_ENABLE_SET	CPU1_DDATA_RAM6_ENABLE_SET	CPU1_DDATA_RAM5_ENABLE_SET	CPU1_DDATA_RAM4_ENABLE_SET	CPU1_DDATA_RAM3_ENABLE_SET	CPU1_DDATA_RAM2_ENABLE_SET				CPU1_DDATA_RAM1_ENABLE_SET	CPU1_DDATA_RAM0_ENABLE_SET		
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
15		14		13		12		11		10		9		8	
CPU1_DDATA_RAM2_ENABLE_SET	CPU1_DDATA_RAM1_ENABLE_SET	CPU1_DDATA_RAM0_ENABLE_SET	CPU1_DDIRTY_RAM_ENABLE_SET	CPU1_DTAG_RAM3_ENABLE_SET	CPU1_DTAG_RAM2_ENABLE_SET	CPU1_DTAG_RAM1_ENABLE_SET	CPU1_DTAG_RAM0_ENABLE_SET	CPU1_ITAG_RAM3_ENABLE_SET				CPU1_ITAG_RAM2_ENABLE_SET	CPU1_ITAG_RAM1_ENABLE_SET	CPU1_ITAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
7		6		5		4		3		2		1		0	
CPU1_IDATA_BANK3_ENABLE_SET	CPU1_IDATA_BANK2_ENABLE_SET	CPU1_IDATA_BANK1_ENABLE_SET	CPU1_IDATA_BANK0_ENABLE_SET	CPU1_ITAG_RAM3_ENABLE_SET	CPU1_ITAG_RAM2_ENABLE_SET	CPU1_ITAG_RAM1_ENABLE_SET	CPU1_ITAG_RAM0_ENABLE_SET	CPU1_ITAG_RAM3_ENABLE_SET				CPU1_ITAG_RAM2_ENABLE_SET	CPU1_ITAG_RAM1_ENABLE_SET	CPU1_ITAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		

Table 4-491. ECC_AGG_CORE1_SEC_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU1_KS_VIM_RAMECC_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ks_vim_ramecc_pend
26	B1TCM1_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm1_bank1_pend
25	B1TCM1_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm1_bank0_pend
24	B0TCM1_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm1_bank1_pend
23	B0TCM1_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm1_bank0_pend
22	ATCM1_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm1_bank1_pend
21	ATCM1_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm1_bank0_pend
20	CPU1_DDATA_RAM7_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram7_pend

Table 4-491. ECC_AGG_CORE1_SEC_ENABLE_SET_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU1_DDATA_RAM6_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram6_pend
18	CPU1_DDATA_RAM5_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram5_pend
17	CPU1_DDATA_RAM4_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram4_pend
16	CPU1_DDATA_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram3_pend
15	CPU1_DDATA_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram2_pend
14	CPU1_DDATA_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram1_pend
13	CPU1_DDATA_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram0_pend
12	CPU1_DDIRTY_RAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddirty_ram_pend
11	CPU1_DTAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram3_pend
10	CPU1_DTAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram2_pend
9	CPU1_DTAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram1_pend
8	CPU1_DTAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram0_pend
7	CPU1_IDATA_BANK3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank3_pend
6	CPU1_IDATA_BANK2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank2_pend
5	CPU1_IDATA_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank1_pend
4	CPU1_IDATA_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank0_pend
3	CPU1_ITAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram3_pend
2	CPU1_ITAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram2_pend
1	CPU1_ITAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram1_pend
0	CPU1_ITAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram0_pend

4.1.2.234 ECC_AGG_CORE1_SEC_ENABLE_CLR_REG0 Register

4.1.2.234.1 ECC_AGG_CORE1_SEC_ENABLE_CLR_REG0 Register (Offset = C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 4-492. Instance Table

Instance Name	Physical Address
R5SS0	5300 30C0h

Figure 4-234. ECC_AGG_CORE1_SEC_ENABLE_CLR_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU1_KS_VIM_RAMECC_ENABLE_CLR	B1TCM1_BANK1_ENABLE_CLR	B1TCM1_BANK0_ENABLE_CLR	B0TCM1_BANK1_ENABLE_CLR				
NONE								R/W1TC	R/W1TC	R/W1TC	R/W1TC				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM1_BANK0_ENABLE_CLR	ATCM1_BANK1_ENABLE_CLR	ATCM1_BANK0_ENABLE_CLR	CPU1_DDATA_RAM7_ENABLE_CLR	CPU1_DDATA_RAM6_ENABLE_CLR	CPU1_DDATA_RAM5_ENABLE_CLR	CPU1_DDATA_RAM4_ENABLE_CLR	CPU1_DDATA_RAM3_ENABLE_CLR	R/W1TC							
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC							
0h	0h	0h	0h	0h	0h	0h	0h	0h							
15		14		13		12		11		10		9		8	
CPU1_DDATA_RAM2_ENABLE_CLR	CPU1_DDATA_RAM1_ENABLE_CLR	CPU1_DDATA_RAM0_ENABLE_CLR	CPU1_DDIRTY_RAM_ENABLE_CLR	CPU1_DTAG_RAM3_ENABLE_CLR	CPU1_DTAG_RAM2_ENABLE_CLR	CPU1_DTAG_RAM1_ENABLE_CLR	CPU1_DTAG_RAM0_ENABLE_CLR	R/W1TC							
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC							
0h	0h	0h	0h	0h	0h	0h	0h	0h							
7		6		5		4		3		2		1		0	
CPU1_IDATA_BANK3_ENABLE_CLR	CPU1_IDATA_BANK2_ENABLE_CLR	CPU1_IDATA_BANK1_ENABLE_CLR	CPU1_IDATA_BANK0_ENABLE_CLR	CPU1_ITAG_RAM3_ENABLE_CLR	CPU1_ITAG_RAM2_ENABLE_CLR	CPU1_ITAG_RAM1_ENABLE_CLR	CPU1_ITAG_RAM0_ENABLE_CLR	R/W1TC							
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC							
0h	0h	0h	0h	0h	0h	0h	0h	0h							

Table 4-493. ECC_AGG_CORE1_SEC_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU1_KS_VIM_RAMECC_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ks_vim_ramecc_pend
26	B1TCM1_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm1_bank1_pend
25	B1TCM1_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm1_bank0_pend
24	B0TCM1_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm1_bank1_pend
23	B0TCM1_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm1_bank0_pend
22	ATCM1_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm1_bank1_pend
21	ATCM1_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm1_bank0_pend
20	CPU1_DDATA_RAM7_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram7_pend

Table 4-493. ECC_AGG_CORE1_SEC_ENABLE_CLR_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU1_DDATA_RAM6_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram6_pend
18	CPU1_DDATA_RAM5_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram5_pend
17	CPU1_DDATA_RAM4_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram4_pend
16	CPU1_DDATA_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram3_pend
15	CPU1_DDATA_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram2_pend
14	CPU1_DDATA_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram1_pend
13	CPU1_DDATA_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram0_pend
12	CPU1_DDIRTY_RAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddirty_ram_pend
11	CPU1_DTAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram3_pend
10	CPU1_DTAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram2_pend
9	CPU1_DTAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram1_pend
8	CPU1_DTAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram0_pend
7	CPU1_IDATA_BANK3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank3_pend
6	CPU1_IDATA_BANK2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank2_pend
5	CPU1_IDATA_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank1_pend
4	CPU1_IDATA_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank0_pend
3	CPU1_ITAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram3_pend
2	CPU1_ITAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram2_pend
1	CPU1_ITAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram1_pend
0	CPU1_ITAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram0_pend

4.1.2.235 ECC_AGG_CORE1_DED_EOI_REG Register

4.1.2.235.1 ECC_AGG_CORE1_DED_EOI_REG Register (Offset = 13Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 4-494. Instance Table

Instance Name	Physical Address
R5SS0	5300 313Ch

Figure 4-235. ECC_AGG_CORE1_DED_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 4-495. ECC_AGG_CORE1_DED_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

4.1.2.236 ECC_AGG_CORE1_DED_STATUS_REG0 Register

4.1.2.236.1 ECC_AGG_CORE1_DED_STATUS_REG0 Register (Offset = 140h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 4-496. Instance Table

Instance Name	Physical Address
R5SS0	5300 3140h

Figure 4-236. ECC_AGG_CORE1_DED_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED				CPU1_KS_VIM_RAMECC_PEND	B1TCM1_BANK1_PEND	B1TCM1_BANK0_PEND	B0TCM1_BANK1_PEND
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h
23	22	21	20	19	18	17	16
B0TCM1_BANK0_PEND	ATCM1_BANK1_PEND	ATCM1_BANK0_PEND	CPU1_DDATA_RAM7_PEND	CPU1_DDATA_RAM6_PEND	CPU1_DDATA_RAM5_PEND	CPU1_DDATA_RAM4_PEND	CPU1_DDATA_RAM3_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
CPU1_DDATA_RAM2_PEND	CPU1_DDATA_RAM1_PEND	CPU1_DDATA_RAM0_PEND	CPU1_DDIRTY_RAM_PEND	CPU1_DTAG_RAM3_PEND	CPU1_DTAG_RAM2_PEND	CPU1_DTAG_RAM1_PEND	CPU1_DTAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
CPU1_IDATA_BANK3_PEND	CPU1_IDATA_BANK2_PEND	CPU1_IDATA_BANK1_PEND	CPU1_IDATA_BANK0_PEND	CPU1_ITAG_RAM3_PEND	CPU1_ITAG_RAM2_PEND	CPU1_ITAG_RAM1_PEND	CPU1_ITAG_RAM0_PEND
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-497. ECC_AGG_CORE1_DED_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU1_KS_VIM_RAMECC_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ks_vim_ramecc_pend
26	B1TCM1_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm1_bank1_pend
25	B1TCM1_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b1tcm1_bank0_pend
24	B0TCM1_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm1_bank1_pend
23	B0TCM1_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for b0tcm1_bank0_pend
22	ATCM1_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for atcm1_bank1_pend
21	ATCM1_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for atcm1_bank0_pend
20	CPU1_DDATA_RAM7_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram7_pend
19	CPU1_DDATA_RAM6_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram6_pend
18	CPU1_DDATA_RAM5_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram5_pend
17	CPU1_DDATA_RAM4_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram4_pend

Table 4-497. ECC_AGG_CORE1_DED_STATUS_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	CPU1_DDATA_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram3_pend
15	CPU1_DDATA_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram2_pend
14	CPU1_DDATA_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram1_pend
13	CPU1_DDATA_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddata_ram0_pend
12	CPU1_DDIRTY_RAM_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_ddirty_ram_pend
11	CPU1_DTAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram3_pend
10	CPU1_DTAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram2_pend
9	CPU1_DTAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram1_pend
8	CPU1_DTAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_dtag_ram0_pend
7	CPU1_IDATA_BANK3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank3_pend
6	CPU1_IDATA_BANK2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank2_pend
5	CPU1_IDATA_BANK1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank1_pend
4	CPU1_IDATA_BANK0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_idata_bank0_pend
3	CPU1_ITAG_RAM3_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram3_pend
2	CPU1_ITAG_RAM2_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram2_pend
1	CPU1_ITAG_RAM1_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram1_pend
0	CPU1_ITAG_RAM0_PEND	R/W1TS	0h	Interrupt Pending Status for cpu1_itag_ram0_pend

4.1.2.237 ECC_AGG_CORE1_DED_ENABLE_SET_REG0 Register

4.1.2.237.1 ECC_AGG_CORE1_DED_ENABLE_SET_REG0 Register (Offset = 180h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 4-498. Instance Table

Instance Name	Physical Address
R5SS0	5300 3180h

Figure 4-237. ECC_AGG_CORE1_DED_ENABLE_SET_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU1_KS_VIM_RAMECC_ENABLE_SET	B1TCM1_BANK1_ENABLE_SET	B1TCM1_BANK0_ENABLE_SET	B0TCM1_BANK1_ENABLE_SET				
NONE								R/W1TS	R/W1TS	R/W1TS	R/W1TS				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM1_BANK0_ENABLE_SET	ATCM1_BANK1_ENABLE_SET	ATCM1_BANK0_ENABLE_SET	CPU1_DDATA_RAM7_ENABLE_SET	CPU1_DDATA_RAM6_ENABLE_SET	CPU1_DDATA_RAM5_ENABLE_SET	CPU1_DDATA_RAM4_ENABLE_SET	CPU1_DDATA_RAM3_ENABLE_SET	CPU1_DDATA_RAM2_ENABLE_SET				CPU1_DDATA_RAM1_ENABLE_SET	CPU1_DDATA_RAM0_ENABLE_SET		
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
15		14		13		12		11		10		9		8	
CPU1_DDATA_RAM2_ENABLE_SET	CPU1_DDATA_RAM1_ENABLE_SET	CPU1_DDATA_RAM0_ENABLE_SET	CPU1_DDIRTY_RAM_ENABLE_SET	CPU1_DTAG_RAM3_ENABLE_SET	CPU1_DTAG_RAM2_ENABLE_SET	CPU1_DTAG_RAM1_ENABLE_SET	CPU1_DTAG_RAM0_ENABLE_SET	CPU1_ITAG_RAM3_ENABLE_SET				CPU1_ITAG_RAM2_ENABLE_SET	CPU1_ITAG_RAM1_ENABLE_SET	CPU1_ITAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		
7		6		5		4		3		2		1		0	
CPU1_IDATA_BANK3_ENABLE_SET	CPU1_IDATA_BANK2_ENABLE_SET	CPU1_IDATA_BANK1_ENABLE_SET	CPU1_IDATA_BANK0_ENABLE_SET	CPU1_ITAG_RAM3_ENABLE_SET	CPU1_ITAG_RAM2_ENABLE_SET	CPU1_ITAG_RAM1_ENABLE_SET	CPU1_ITAG_RAM0_ENABLE_SET	CPU1_ITAG_RAM3_ENABLE_SET				CPU1_ITAG_RAM2_ENABLE_SET	CPU1_ITAG_RAM1_ENABLE_SET	CPU1_ITAG_RAM0_ENABLE_SET	
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS				R/W1TS	R/W1TS		
0h	0h	0h	0h	0h	0h	0h	0h	0h				0h	0h		

Table 4-499. ECC_AGG_CORE1_DED_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU1_KS_VIM_RAMECC_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ks_vim_ramecc_pend
26	B1TCM1_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm1_bank1_pend
25	B1TCM1_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b1tcm1_bank0_pend
24	B0TCM1_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm1_bank1_pend
23	B0TCM1_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for b0tcm1_bank0_pend
22	ATCM1_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm1_bank1_pend
21	ATCM1_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for atcm1_bank0_pend
20	CPU1_DDATA_RAM7_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram7_pend

Table 4-499. ECC_AGG_CORE1_DED_ENABLE_SET_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU1_DDATA_RAM6_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram6_pend
18	CPU1_DDATA_RAM5_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram5_pend
17	CPU1_DDATA_RAM4_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram4_pend
16	CPU1_DDATA_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram3_pend
15	CPU1_DDATA_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram2_pend
14	CPU1_DDATA_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram1_pend
13	CPU1_DDATA_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddata_ram0_pend
12	CPU1_DDIRTY_RAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_ddirty_ram_pend
11	CPU1_DTAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram3_pend
10	CPU1_DTAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram2_pend
9	CPU1_DTAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram1_pend
8	CPU1_DTAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_dtag_ram0_pend
7	CPU1_IDATA_BANK3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank3_pend
6	CPU1_IDATA_BANK2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank2_pend
5	CPU1_IDATA_BANK1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank1_pend
4	CPU1_IDATA_BANK0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_idata_bank0_pend
3	CPU1_ITAG_RAM3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram3_pend
2	CPU1_ITAG_RAM2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram2_pend
1	CPU1_ITAG_RAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram1_pend
0	CPU1_ITAG_RAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for cpu1_itag_ram0_pend

4.1.2.238 ECC_AGG_CORE1_DED_ENABLE_CLR_REG0 Register

4.1.2.238.1 ECC_AGG_CORE1_DED_ENABLE_CLR_REG0 Register (Offset = 1C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 4-500. Instance Table

Instance Name	Physical Address
R5SS0	5300 31C0h

Figure 4-238. ECC_AGG_CORE1_DED_ENABLE_CLR_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED								CPU1_KS_VIM_RAMECC_ENABLE_CLR	B1TCM1_BANK1_ENABLE_CLR	B1TCM1_BANK0_ENABLE_CLR	B0TCM1_BANK1_ENABLE_CLR				
NONE								R/W1TC	R/W1TC	R/W1TC	R/W1TC				
0h								0h	0h	0h	0h				
23		22		21		20		19		18		17		16	
B0TCM1_BANK0_ENABLE_CLR	ATCM1_BANK1_ENABLE_CLR	ATCM1_BANK0_ENABLE_CLR	CPU1_DDATA_RAM7_ENABLE_CLR	CPU1_DDATA_RAM6_ENABLE_CLR	CPU1_DDATA_RAM5_ENABLE_CLR	CPU1_DDATA_RAM4_ENABLE_CLR	CPU1_DDATA_RAM3_ENABLE_CLR								
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC								
0h	0h	0h	0h	0h	0h	0h	0h								
15		14		13		12		11		10		9		8	
CPU1_DDATA_RAM2_ENABLE_CLR	CPU1_DDATA_RAM1_ENABLE_CLR	CPU1_DDATA_RAM0_ENABLE_CLR	CPU1_DDIRTY_RAM_ENABLE_CLR	CPU1_DTAG_RAM3_ENABLE_CLR	CPU1_DTAG_RAM2_ENABLE_CLR	CPU1_DTAG_RAM1_ENABLE_CLR	CPU1_DTAG_RAM0_ENABLE_CLR								
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC								
0h	0h	0h	0h	0h	0h	0h	0h								
7		6		5		4		3		2		1		0	
CPU1_IDATA_BANK3_ENABLE_CLR	CPU1_IDATA_BANK2_ENABLE_CLR	CPU1_IDATA_BANK1_ENABLE_CLR	CPU1_IDATA_BANK0_ENABLE_CLR	CPU1_ITAG_RAM3_ENABLE_CLR	CPU1_ITAG_RAM2_ENABLE_CLR	CPU1_ITAG_RAM1_ENABLE_CLR	CPU1_ITAG_RAM0_ENABLE_CLR								
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC								
0h	0h	0h	0h	0h	0h	0h	0h								

Table 4-501. ECC_AGG_CORE1_DED_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27	CPU1_KS_VIM_RAMECC_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ks_vim_ramecc_pend
26	B1TCM1_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm1_bank1_pend
25	B1TCM1_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b1tcm1_bank0_pend
24	B0TCM1_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm1_bank1_pend
23	B0TCM1_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for b0tcm1_bank0_pend
22	ATCM1_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm1_bank1_pend
21	ATCM1_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for atcm1_bank0_pend
20	CPU1_DDATA_RAM7_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram7_pend

Table 4-501. ECC_AGG_CORE1_DED_ENABLE_CLR_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	CPU1_DDATA_RAM6_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram6_pend
18	CPU1_DDATA_RAM5_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram5_pend
17	CPU1_DDATA_RAM4_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram4_pend
16	CPU1_DDATA_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram3_pend
15	CPU1_DDATA_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram2_pend
14	CPU1_DDATA_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram1_pend
13	CPU1_DDATA_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddata_ram0_pend
12	CPU1_DDIRTY_RAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_ddirty_ram_pend
11	CPU1_DTAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram3_pend
10	CPU1_DTAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram2_pend
9	CPU1_DTAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram1_pend
8	CPU1_DTAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_dtag_ram0_pend
7	CPU1_IDATA_BANK3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank3_pend
6	CPU1_IDATA_BANK2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank2_pend
5	CPU1_IDATA_BANK1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank1_pend
4	CPU1_IDATA_BANK0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_idata_bank0_pend
3	CPU1_ITAG_RAM3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram3_pend
2	CPU1_ITAG_RAM2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram2_pend
1	CPU1_ITAG_RAM1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram1_pend
0	CPU1_ITAG_RAM0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for cpu1_itag_ram0_pend

4.1.2.239 ECC_AGG_CORE1_AGGR_ENABLE_SET Register

4.1.2.239.1 ECC_AGG_CORE1_AGGR_ENABLE_SET Register (Offset = 200h) [reset = 0h]

AGGR interrupt enable set Register.

Return to [Summary Table](#)

Table 4-502. Instance Table

Instance Name	Physical Address
R5SS0	5300 3200h

Figure 4-239. ECC_AGG_CORE1_AGGR_ENABLE_SET Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TS	R/W1TS			
0h						0h	0h			

Table 4-503. ECC_AGG_CORE1_AGGR_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TS	0h	Interrupt enable set for svbus timeout errors
0	PARITY	R/W1TS	0h	Interrupt enable set for parity errors

4.1.2.240 ECC_AGG_CORE1_AGGR_ENABLE_CLR Register

4.1.2.240.1 ECC_AGG_CORE1_AGGR_ENABLE_CLR Register (Offset = 204h) [reset = 0h]

AGGR interrupt enable clear Register.

Return to [Summary Table](#)

Table 4-504. Instance Table

Instance Name	Physical Address
R5SS0	5300 3204h

Figure 4-240. ECC_AGG_CORE1_AGGR_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TC	R/W1TC			
0h						0h	0h			

Table 4-505. ECC_AGG_CORE1_AGGR_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TC	0h	Interrupt enable clear for svbus timeout errors
0	PARITY	R/W1TC	0h	Interrupt enable clear for parity errors

4.1.2.241 ECC_AGG_CORE1_AGGR_STATUS_SET Register

4.1.2.241.1 ECC_AGG_CORE1_AGGR_STATUS_SET Register (Offset = 208h) [reset = 0h]

AGGR interrupt status set Register.

Return to [Summary Table](#)

Table 4-506. Instance Table

Instance Name	Physical Address
R5SS0	5300 3208h

Figure 4-241. ECC_AGG_CORE1_AGGR_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WI		R/WI	
0h				0h		0h	

Table 4-507. ECC_AGG_CORE1_AGGR_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WI	0h	Interrupt status set for svbus timeout errors
1:0	PARITY	R/WI	0h	Interrupt status set for parity errors

4.1.2.242 ECC_AGG_CORE1_AGGR_STATUS_CLR Register

4.1.2.242.1 ECC_AGG_CORE1_AGGR_STATUS_CLR Register (Offset = 20Ch) [reset = 0h]

AGGR interrupt status clear Register.

Return to [Summary Table](#)

Table 4-508. Instance Table

Instance Name	Physical Address
R5SS0	5300 320Ch

Figure 4-242. ECC_AGG_CORE1_AGGR_STATUS_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WD		R/WD	
0h				0h		0h	

Table 4-509. ECC_AGG_CORE1_AGGR_STATUS_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WD	0h	Interrupt status clear for svbus timeout errors
1:0	PARITY	R/WD	0h	Interrupt status clear for parity errors

4.1.2.243 TMU_ROM_CORE0_START Register

4.1.2.243.1 TMU_ROM_CORE0_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-510. Instance Table

Instance Name	Physical Address
R5SS0	5302 0000h

Figure 4-243. TMU_ROM_CORE0_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-511. TMU_ROM_CORE0_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TMU ROM start address

4.1.2.244 TMU_ROM_CORE0_END Register

4.1.2.244.1 TMU_ROM_CORE0_END Register (Offset = 2FFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-512. Instance Table

Instance Name	Physical Address
R5SS0	5302 2FFCh

Figure 4-244. TMU_ROM_CORE0_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-513. TMU_ROM_CORE0_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TMU ROM end address

4.1.2.245 TMU_ROM_CORE1_START Register

4.1.2.245.1 TMU_ROM_CORE1_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-514. Instance Table

Instance Name	Physical Address
R5SS0	5302 4000h

Figure 4-245. TMU_ROM_CORE1_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-515. TMU_ROM_CORE1_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TMU ROM start address

4.1.2.246 TMU_ROM_CORE1_END Register

4.1.2.246.1 TMU_ROM_CORE1_END Register (Offset = 2FFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-516. Instance Table

Instance Name	Physical Address
R5SS0	5302 6FFCh

Figure 4-246. TMU_ROM_CORE1_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-517. TMU_ROM_CORE1_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TMU ROM end address

4.1.2.247 CCMR_CCMSR1 Register

4.1.2.247.1 CCMR_CCMSR1 Register (Offset = 0h) [reset = 0h]

CPU Compare Status Register.

Return to [Summary Table](#)

Table 4-518. Instance Table

Instance Name	Physical Address
R5SS0	5321 0000h

Figure 4-247. CCMR_CCMSR1 Name Register

31	30	29	28	27	26	25	24
NU2							
NU2							
0h							
23	22	21	20	19	18	17	16
NU2							CMPE1
NU2							R/W
0h							0h
15	14	13	12	11	10	9	8
NU1							STC1
NU1							R/W
0h							0h
7	6	5	4	3	2	1	0
NU0						STET1	STE1
R/W						R/W	R
0h						0h	0h

Table 4-519. CCMR_CCMSR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	NU2	NU2	0h	Reserved
16	CMPE1	R/W	0h	Compare Error 0 = CPU signals are identical 1 = CPU signal compare mismatch Writes '1' to clear this bit
15:9	NU1	NU1	0h	Reserved
8	STC1	R/W	0h	Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect
7:2	NU0	R/W	0h	Reserved
1	STET1	R/W	0h	Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect
0	STE1	R	0h	Self Test Error 0 = self test passed 1 = self test failed Writes have no effect

4.1.2.248 CCMR_CCMKEYR1 Register

4.1.2.248.1 CCMR_CCMKEYR1 Register (Offset = 4h) [reset = 0h]

CPU Compare Key Register.

Return to [Summary Table](#)

Table 4-520. Instance Table

Instance Name	Physical Address
R5SS0	5321 0004h

Figure 4-248. CCMR_CCMKEYR1 Name Register

31	30	29	28	27	26	25	24
NU3							
R/W							
0h							
23	22	21	20	19	18	17	16
NU3							
R/W							
0h							
15	14	13	12	11	10	9	8
NU3							
R/W							
0h							
7	6	5	4	3	2	1	0
NU3				MKEY1			
R/W				R/W			
0h				0h			

Table 4-521. CCMR_CCMKEYR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	NU3	R/W	0h	Reserved
3:0	MKEY1	R/W	0h	Mode Key 0000= lock step mode 0110= self test mode 1001= error forcing mode 1111= self test error forcing mode

4.1.2.249 CCMR_CCMSR2 Register

4.1.2.249.1 CCMR_CCMSR2 Register (Offset = 8h) [reset = 0h]

VIM Compare Status Register.

Return to [Summary Table](#)

Table 4-522. Instance Table

Instance Name	Physical Address
R5SS0	5321 0008h

Figure 4-249. CCMR_CCMSR2 Name Register

31	30	29	28	27	26	25	24
NU6							
R/W							
0h							
23	22	21	20	19	18	17	16
NU6							CMPE2
R/W							R/W
0h							0h
15	14	13	12	11	10	9	8
NU5							STC2
R/W							R/W
0h							0h
7	6	5	4	3	2	1	0
NU4						STET2	STE2
R/W						R/W	R/W
0h						0h	0h

Table 4-523. CCMR_CCMSR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	NU6	R/W	0h	Reserved
16	CMPE2	R/W	0h	Compare Error 0 = VIM signals are identical 1 = VIM signal compare mismatch Writes '1' to clear this bit
15:9	NU5	R/W	0h	Reserved
8	STC2	R/W	0h	Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect
7:2	NU4	R/W	0h	Reserved
1	STET2	R/W	0h	Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect
0	STE2	R/W	0h	Self Test Error 0 = self test passed 1 = self test failed Writes have no effect

4.1.2.250 CCMR_CCMKEYR2 Register

4.1.2.250.1 CCMR_CCMKEYR2 Register (Offset = Ch) [reset = 0h]

VIM Compare Key Register.

Return to [Summary Table](#)

Table 4-524. Instance Table

Instance Name	Physical Address
R5SS0	5321 000Ch

Figure 4-250. CCMR_CCMKEYR2 Name Register

31	30	29	28	27	26	25	24
NU7							
R/W							
0h							
23	22	21	20	19	18	17	16
NU7							
R/W							
0h							
15	14	13	12	11	10	9	8
NU7							
R/W							
0h							
7	6	5	4	3	2	1	0
NU7				MKEY2			
R/W				R/W			
0h				0h			

Table 4-525. CCMR_CCMKEYR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	NU7	R/W	0h	Reserved
3:0	MKEY2	R/W	0h	Mode Key 0000= lock step mode 0110= self test mode 1001= error forcing mode 1111= self test error forcing mode

4.1.2.251 CCMR_CCMSR3 Register

4.1.2.251.1 CCMR_CCMSR3 Register (Offset = 10h) [reset = 0h]

Inactivity Monitor Status Register.

Return to [Summary Table](#)

Table 4-526. Instance Table

Instance Name	Physical Address
R5SS0	5321 0010h

Figure 4-251. CCMR_CCMSR3 Name Register

31	30	29	28	27	26	25	24
NU10							
R/W							
0h							
23	22	21	20	19	18	17	16
NU10							CMPE3
R/W							R/W
0h							0h
15	14	13	12	11	10	9	8
NU9							STC3
R/W							R/W
0h							0h
7	6	5	4	3	2	1	0
NU8						STET3	STE3
R/W						R/W	R
0h						0h	0h

Table 4-527. CCMR_CCMSR3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	NU10	R/W	0h	Reserved
16	CMPE3	R/W	0h	Compare Error 0 = Inactivity monitor signals are identical 1 = Inactivity monitor signal compare mismatch Writes '1' to clear this bit
15:9	NU9	R/W	0h	Reserved
8	STC3	R/W	0h	Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect
7:2	NU8	R/W	0h	Reserved
1	STET3	R/W	0h	Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect
0	STE3	R	0h	Self Test Error 0 = self test passed 1 = self test failed Writes have no effect

4.1.2.252 CCMR_CCMKEYR3 Register

4.1.2.252.1 CCMR_CCMKEYR3 Register (Offset = 14h) [reset = 0h]

Inactivity Monitor Key Register.

Return to [Summary Table](#)

Table 4-528. Instance Table

Instance Name	Physical Address
R5SS0	5321 0014h

Figure 4-252. CCMR_CCMKEYR3 Name Register

31	30	29	28	27	26	25	24
NU11							
R/W							
0h							
23	22	21	20	19	18	17	16
NU11							
R/W							
0h							
15	14	13	12	11	10	9	8
NU11							
R/W							
0h							
7	6	5	4	3	2	1	0
NU11				MKEY3			
R/W				R/W			
0h				0h			

Table 4-529. CCMR_CCMKEYR3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	NU11	R/W	0h	Reserved
3:0	MKEY3	R/W	0h	Mode Key 0000= lock step mode 0110= self test mode 1001= error forcing mode 1111= self test error forcing mode

4.1.2.253 CCMR_CCMPOLCNTRL Register

4.1.2.253.1 CCMR_CCMPOLCNTRL Register (Offset = 18h) [reset = 0h]

CPU Compare Polarity Control Register.

Return to [Summary Table](#)

Table 4-530. Instance Table

Instance Name	Physical Address
R5SS0	5321 0018h

Figure 4-253. CCMR_CCMPOLCNTRL Name Register

31	30	29	28	27	26	25	24
NU12							
R/W							
0h							
23	22	21	20	19	18	17	16
NU12							
R/W							
0h							
15	14	13	12	11	10	9	8
NU12							
R/W							
0h							
7	6	5	4	3	2	1	0
POL_INV							
R							
0h							

Table 4-531. CCMR_CCMPOLCNTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	NU12	R/W	0h	Reserved
7:0	POL_INV	R	0h	This value is used to invert the 8 XOR of the CPU1 to create compare fail in functional active compare mode. User and privilege mode read = Returns current value of the POL INV Privilege mode write = Update the values of POL INV

4.1.2.254 CCMR_CCMSR5 Register

4.1.2.254.1 CCMR_CCMSR5 Register (Offset = 2Ch) [reset = 0h]

TMU Compare Status Register.

Return to [Summary Table](#)

Table 4-532. Instance Table

Instance Name	Physical Address
R5SS0	5321 002Ch

Figure 4-254. CCMR_CCMSR5 Name Register

31	30	29	28	27	26	25	24
NU15							
R/W							
0h							
23	22	21	20	19	18	17	16
NU15							CMPE5
R/W							R/W
0h							0h
15	14	13	12	11	10	9	8
NU14							STC5
R/W							R/W
0h							0h
7	6	5	4	3	2	1	0
NU13						STET5	STE5
R/W						R/W	R
0h						0h	0h

Table 4-533. CCMR_CCMSR5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	NU15	R/W	0h	Reserved
16	CMPE5	R/W	0h	Compare Error 0 = Inactivity monitor signals are identical 1 = Inactivity monitor signal compare mismatch Writes '1' to clear this bit
15:9	NU14	R/W	0h	Reserved
8	STC5	R/W	0h	Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect
7:2	NU13	R/W	0h	Reserved
1	STET5	R/W	0h	Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect
0	STE5	R	0h	Self Test Error 0 = self test passed 1 = self test failed Writes have no effect

4.1.2.255 CCMR_CCMKEYR5 Register

4.1.2.255.1 CCMR_CCMKEYR5 Register (Offset = 30h) [reset = 0h]

TMU Compare Key Register.

Return to [Summary Table](#)

Table 4-534. Instance Table

Instance Name	Physical Address
R5SS0	5321 0030h

Figure 4-255. CCMR_CCMKEYR5 Name Register

31	30	29	28	27	26	25	24
NU16							
R/W							
0h							
23	22	21	20	19	18	17	16
NU16							
R/W							
0h							
15	14	13	12	11	10	9	8
NU16							
R/W							
0h							
7	6	5	4	3	2	1	0
NU16				MKEY5			
R/W				R/W			
0h				0h			

Table 4-535. CCMR_CCMKEYR5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	NU16	R/W	0h	Reserved
3:0	MKEY5	R/W	0h	Mode Key 0000= lock step mode 0110= self test mode 1001= error forcing mode 1111= self test error forcing mode

4.1.2.256 CCMR_CCMSR6 Register

4.1.2.256.1 CCMR_CCMSR6 Register (Offset = 34h) [reset = 0h]

RL2 Compare Status Register.

Return to [Summary Table](#)

Table 4-536. Instance Table

Instance Name	Physical Address
R5SS0	5321 0034h

Figure 4-256. CCMR_CCMSR6 Name Register

31	30	29	28	27	26	25	24
NU19							
R/W							
0h							
23	22	21	20	19	18	17	16
NU19							CMPE6
R/W							R/W
0h							0h
15	14	13	12	11	10	9	8
NU18							STC6
R/W							R/W
0h							0h
7	6	5	4	3	2	1	0
NU17						STET6	STE6
R/W						R/W	R
0h						0h	0h

Table 4-537. CCMR_CCMSR6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	NU19	R/W	0h	Reserved
16	CMPE6	R/W	0h	Compare Error 0 = Inactivity monitor signals are identical 1 = Inactivity monitor signal compare mismatch Writes '1' to clear this bit
15:9	NU18	R/W	0h	Reserved
8	STC6	R/W	0h	Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect
7:2	NU17	R/W	0h	Reserved
1	STET6	R/W	0h	Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect
0	STE6	R	0h	Self Test Error 0 = self test passed 1 = self test failed Writes have no effect

4.1.2.257 CCMR_CCMKEYR6 Register

4.1.2.257.1 CCMR_CCMKEYR6 Register (Offset = 38h) [reset = 0h]

RL2 Compare Key Register.

Return to [Summary Table](#)

Table 4-538. Instance Table

Instance Name	Physical Address
R5SS0	5321 0038h

Figure 4-257. CCMR_CCMKEYR6 Name Register

31	30	29	28	27	26	25	24
NU20							
R/W							
0h							
23	22	21	20	19	18	17	16
NU20							
R/W							
0h							
15	14	13	12	11	10	9	8
NU20							
R/W							
0h							
7	6	5	4	3	2	1	0
NU20				MKEY6			
R/W				R/W			
0h				0h			

Table 4-539. CCMR_CCMKEYR6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	NU20	R/W	0h	Reserved
3:0	MKEY6	R/W	0h	Mode Key 0000= lock step mode 0110= self test mode 1001= error forcing mode 1111= self test error forcing mode

4.1.2.258 STC_STCGCR0 Register

4.1.2.258.1 STC_STCGCR0 Register (Offset = 0h) [reset = 10120h]

Self test Global control Reg0. *NOT BYTE ACCESSIBLE.

Return to [Summary Table](#)

Table 4-540. Instance Table

Instance Name	Physical Address
R5SS0	5350 0000h

Figure 4-258. STC_STCGCR0 Name Register

31	30	29	28	27	26	25	24
INTCOUNT_B16							
R/W							
1h							
23	22	21	20	19	18	17	16
INTCOUNT_B16							
R/W							
1h							
15	14	13	12	11	10	9	8
NU0				CAP_IDLE_CYCLE			
R				R/W			
0h				1h			
7	6	5	4	3	2	1	0
SCANEN_HIGH_CAP_IDLE_CYCLE			NU1		RS_CNT_B1		
R/W			NU1		R/W		
1h			0h		0h		

Table 4-541. STC_STCGCR0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	INTCOUNT_B16	R/W	1h	Number of intervals of the self test run [RWP - Read, Priviledge Mode Write only] Count of intervals that need to be covered for a specific selftest run. The selftest controller sends out complete indication once it runs all of the intervals programmed in this field. INTCOUNT_B16=0 is an invalid configuration for a selftest.
15:11	NU0	R	0h	Reserved bits
10:8	CAP_IDLE_CYCLE	R/W	1h	Idle cycles before and after capture clock [RWP - Read, Priviledge Mode Write only] Idle Cycles before and after capture clock. This value is used to insert that many idle cycles in the Capture phase. Programmable idle cycles allow implementation flexibility on SCAN_EN signal at chip level based on the size of the UUT and timing requirements.
7:5	SCANEN_HIGH_CAP_IDLE_CYCLE	R/W	1h	Idle cycles before and after capture clock [RWP - Read, Priviledge Mode Write only]. *NOT BYTE ACCESSIBLE Idle Cycles between scan_en going high to func_clk_en generation and scan_en going high to misr_log_en generation. This value is used to insert that many idle cycles in the shift clock [scan_en going high to func_clk_en generation] and misr_log_clk [scan_en going high to misr_log_en generation] generation. Programmable idle cycles allow implementation flexibility on SCAN_EN signal at chip level based on the size of the UUT and timing requirements.
4:2	NU1	NU1	0h	Reserved bits

Table 4-541. STC_STCGCR0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	RS_CNT_B1	R/W	0h	Restart/Continue or preload [RWP - Read, Priviledge Mode Write only] This bit specifies the selftest controller whether to continue the run from next interval onwards, restart from ROM address 0 or preload from a prescribed interval. This bit gets reset after the completion of selftest run. 00 = Continue NSTC run from previous interval 01 = Restart NSTC run from ROM address 0 1X = Start from segment number specified in STC_SEGPLR register

4.1.2.259 STC_STCGCR1 Register

4.1.2.259.1 STC_STCGCR1 Register (Offset = 4h) [reset = 25h]

Self test Global control Reg1.

Return to [Summary Table](#)

Table 4-542. Instance Table

Instance Name	Physical Address
R5SS0	5350 0004h

Figure 4-259. STC_STCGCR1 Name Register

31	30	29	28	27	26	25	24
NU2							
NU2							
0h							
23	22	21	20	19	18	17	16
NU2							
NU2							
0h							
15	14	13	12	11	10	9	8
NU2				SEG0_CORE_SEL			
NU2				R/W			
0h				0h			
7	6	5	4	3	2	1	0
NU3	CODEC_SPREAD_MODE	LP_SCAN_MODE	ROM_ACCESS_INV	ST_ENA_B4			
R	R/W	R/W	R/W	R/W			
0h	0h	1h	0h	5h			

Table 4-543. STC_STCGCR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	NU2	NU2	0h	Reserved bits
11:8	SEG0_CORE_SEL	R/W	0h	Selects the Segment0 CORE for self test [RWP - Read, Priviledge Mode Write only] Select the Segment0 CORE for Self -Test 0001= Select CORE for selftest Other = CORE not selected.
7	NU3	R	0h	Reserved bits
6	CODEC_SPREAD_MODE	R/W	0h	Codec Spread Mode control signal [RWP - Read, Priviledge Mode Write only] This bit is used to configure the codec in spread / X-OR mode. 1 = Spread mode 0 = XOR mode
5	LP_SCAN_MODE	R/W	1h	LP scan mode [RWP - Read, Priviledge Mode Write only] This bit is used to decide the scan configuration: 1 = Operates in Low Power Scan Mode. 0 = Operates in Normal Scan Mode.
4	ROM_ACCESS_INV	R/W	0h	Rom access inversion mode [RWP - Read, Priviledge Mode Write only] - NOT SUPPORTED
3:0	ST_ENA_B4	R/W	5h	Self test enable key [RWP - Read, Priviledge Mode Write only] 1010= Self test run enabled All values other than 1010= Self test run disabled

4.1.2.260 STC_STCTPR Register

4.1.2.260.1 STC_STCTPR Register (Offset = 8h) [reset = FFFFFFFFh]

Time out counter preload register.

Return to [Summary Table](#)

Table 4-544. Instance Table

Instance Name	Physical Address
R5SS0	5350 0008h

Figure 4-260. STC_STCTPR Name Register

31	30	29	28	27	26	25	24
TO_PRELOAD							
R/W							
FFFFFFFh							
23	22	21	20	19	18	17	16
TO_PRELOAD							
R/W							
FFFFFFFh							
15	14	13	12	11	10	9	8
TO_PRELOAD							
R/W							
FFFFFFFh							
7	6	5	4	3	2	1	0
TO_PRELOAD							
R/W							
FFFFFFFh							

Table 4-545. STC_STCTPR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TO_PRELOAD	R/W	FFFFFFFh	<p>Self test time out preload [RWP - Read, Priviledge Mode Write only]</p> <p>This register contains the total number of STC clock cycles it will take before a self-test timeout error will be triggered after the initiation of the self-test run. This is a fail safe feature to avoid system hang-up situation on account of any run away self test issues. This register should be loaded with a meaningful count value for this feature to be effective.</p> <p>This register value [preload count value] gets loaded into the self test timeout down counter whenever a self test run is initiated [ST_ENA is enabled], and gets disabled on completion of a self test run.</p>

4.1.2.261 STC_STC_CADDR Register

4.1.2.261.1 STC_STC_CADDR Register (Offset = Ch) [reset = 0h]

Current Address register for CORE1.

Return to [Summary Table](#)

Table 4-546. Instance Table

Instance Name	Physical Address
R5SS0	5350 000Ch

Figure 4-261. STC_STC_CADDR Name Register

31	30	29	28	27	26	25	24
ADDR							
R							
0h							
23	22	21	20	19	18	17	16
ADDR							
R							
0h							
15	14	13	12	11	10	9	8
ADDR							
R							
0h							
7	6	5	4	3	2	1	0
ADDR							
R							
0h							

Table 4-547. STC_STC_CADDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR	R	0h	Current ROM Address for CORE1 This register reflects the current ROM address [for micro code load] accessed during selftest for CORE1 in of case segment0 and all the remaining segmentsn where n = 1 to 3].

4.1.2.262 STC_STCCICR Register

4.1.2.262.1 STC_STCCICR Register (Offset = 10h) [reset = 0h]

Current Interval count register.

Return to [Summary Table](#)

Table 4-548. Instance Table

Instance Name	Physical Address
R5SS0	5350 0010h

Figure 4-262. STC_STCCICR Name Register

31	30	29	28	27	26	25	24
CORE2_ICOUNT							
R							
0h							
23	22	21	20	19	18	17	16
CORE2_ICOUNT							
R							
0h							
15	14	13	12	11	10	9	8
CORE1_ICOUNT							
R							
0h							
7	6	5	4	3	2	1	0
CORE1_ICOUNT							
R							
0h							

Table 4-549. STC_STCCICR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CORE2_ICOUNT	R	0h	Specifies the last interval number for CORE2 This specifies the Last executed Interval number for CORE2 of Segment0 if self test is being executed for secondary core as well. This field is applicable only for Segment 0.
15:0	CORE1_ICOUNT	R	0h	Specifies the last interval number for CORE1 This specifies the Last executed Interval number of a self-test run.

4.1.2.263 STC_STCGSTAT Register

4.1.2.263.1 STC_STCGSTAT Register (Offset = 14h) [reset = 500h]

Global Status Register.

Return to [Summary Table](#)

Table 4-550. Instance Table

Instance Name	Physical Address
R5SS0	5350 0014h

Figure 4-263. STC_STCGSTAT Name Register

31	30	29	28	27	26	25	24
NU4							
R							
0h							
23	22	21	20	19	18	17	16
NU4							
R							
0h							
15	14	13	12	11	10	9	8
NU4				ST_ACTIVE			
R				R			
0h				5h			
7	6	5	4	3	2	1	0
NU5						TEST_FAIL	TEST_DONE
R						R	R
0h						0h	0h

Table 4-551. STC_STCGSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	NU4	R	0h	Reserved bits
11:8	ST_ACTIVE	R	5h	Tells whether self test is currently active or not. 1010 = Self test is active Others = SelfTest is not active Once the self-test completes and ST_ENA_B4 key is cleared, this field will reflect the inactive value.
7:2	NU5	R	0h	Reserved bits
1	TEST_FAIL	R	0h	Test_fail flag [RCP - Read, Clear on Writing in Priviledge Mode] 0 = Self test run has not failed 1 = SelfTest run has failed. Write Clear.
0	TEST_DONE	R	0h	Test_done_flag [RCP - Read, Clear on Writing in Priviledge Mode] 0 = Not completed 1 = SelfTest run Completed

4.1.2.264 STC_STCFSTAT Register

4.1.2.264.1 STC_STCFSTAT Register (Offset = 18h) [reset = 0h]

Fail Status Register.

Return to [Summary Table](#)

Table 4-552. Instance Table

Instance Name	Physical Address
R5SS0	5350 0018h

Figure 4-264. STC_STCFSTAT Name Register

31	30	29	28	27	26	25	24
NU6							
R							
0h							
23	22	21	20	19	18	17	16
NU6							
R							
0h							
15	14	13	12	11	10	9	8
NU6							
R							
0h							
7	6	5	4	3	2	1	0
NU6		FSEG_ID		TO_ER_B1	CPU2_FAIL_B1	CPU1_FAIL_B1	
R		R		R	R	R	
0h		0h		0h	0h	0h	

Table 4-553. STC_STCFSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	NU6	R	0h	Reserved bits
4:3	FSEG_ID	R	0h	Failed Segment ID [RCP - Read, Clear on Writing in Priviledge Mode] This field captures the Segment number for which any of the failures like TO_ER_B1, CPU1_FAIL_B1 and CPU2_FAIL_B1 occur. 00 = Failure on Segment 0 01 = Failure on Segment 1 10 = Failure on Segment 2 11 = Failure on Segment 3
2	TO_ER_B1	R	0h	Tells whether self test failed because of time out error [RCP - Read, Clear on Writing in Priviledge Mode] 0 = No time out error occurred 1 = SelfTest run failed due to a timeout error
1	CPU2_FAIL_B1	R	0h	Tells whether MISR mismatch happenned in CORE2 when in Segment0 mode [RCP - Read, Clear on Writing in Priviledge Mode] 0 = No MISR mismatch for CORE2 1 = Self test run failed due to MISR mismatch for CORE2
0	CPU1_FAIL_B1	R	0h	Tells whether MISR mismatch happenned in CORE1 [RCP - Read, Clear on Writing in Priviledge Mode] Applicable to all segments. 0 = No MISR mismatch for CORE1 1 = Self test run failed due to MISR mismatch for CORE1

4.1.2.265 STC_STCSCSCR Register

4.1.2.265.1 STC_STCSCSCR Register (Offset = 1Ch) [reset = 5h]

Signature compare Self Check Register.

Return to [Summary Table](#)

Table 4-554. Instance Table

Instance Name	Physical Address
R5SS0	5350 001Ch

Figure 4-265. STC_STCSCSCR Name Register

31	30	29	28	27	26	25	24
NU7							
R							
0h							
23	22	21	20	19	18	17	16
NU7							
R							
0h							
15	14	13	12	11	10	9	8
NU7							
R							
0h							
7	6	5	4	3	2	1	0
NU7			FAULT_INS_B1	SELF_CHECK_KEY_B4			
R			R/W	R/W			
0h			0h	5h			

Table 4-555. STC_STCSCSCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	NU7	R	0h	Reserved bits
4	FAULT_INS_B1	R/W	0h	Fault Insertion bit [RWP - Read, Priviledge Mode Write only] 0 = No fault insertion. 1 = Inserts fault in the logic unedr test which will make signature compare fail. This feature is used as diagnostic check of the STC IP.
3:0	SELF_CHECK_KEY_B4	R/W	5h	Signature compare logic self check key enable/disable [RWP - Read, Priviledge Mode Write only] 1010 = Signature compare logic Self Check is enabled All values other than 1010 = Signature compare logic Self Check is disabled

4.1.2.266 STC_STC_CADDR2 Register

4.1.2.266.1 STC_STC_CADDR2 Register (Offset = 20h) [reset = 0h]

Current Address register for CORE2.

Return to [Summary Table](#)

Table 4-556. Instance Table

Instance Name	Physical Address
R5SS0	5350 0020h

Figure 4-266. STC_STC_CADDR2 Name Register

31	30	29	28	27	26	25	24
ADDR							
R							
0h							
23	22	21	20	19	18	17	16
ADDR							
R							
0h							
15	14	13	12	11	10	9	8
ADDR							
R							
0h							
7	6	5	4	3	2	1	0
ADDR							
R							
0h							

Table 4-557. STC_STC_CADDR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR	R	0h	Current ROM Address for CORE2 This register reflects the current ROM address[for micro code load] accessed during selftest for CORE2 in of case segment0.

4.1.2.267 STC_STC_CLKDIV Register

4.1.2.267.1 STC_STC_CLKDIV Register (Offset = 24h) [reset = 0h]

Clock Divider Register.

Return to [Summary Table](#)

Table 4-558. Instance Table

Instance Name	Physical Address
R5SS0	5350 0024h

Figure 4-267. STC_STC_CLKDIV Name Register

31	30	29	28	27	26	25	24
		NU8				CLKDIV0	
		R				R/W	
		0h				0h	
23	22	21	20	19	18	17	16
		NU9				CLKDIV1	
		R				R/W	
		0h				0h	
15	14	13	12	11	10	9	8
		NU10				CLKDIV2	
		R				R/W	
		0h				0h	
7	6	5	4	3	2	1	0
		NU11				CLKDIV3	
		R				R/W	
		0h				0h	

Table 4-559. STC_STC_CLKDIV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	NU8	R	0h	Reserved bits
26:24	CLKDIV0	R/W	0h	Clock division for Seg0 [RWP - Read, Priviledge Mode Write only] *NOT SUPPORTED X = Division ratio is X+1 for Segment 0
23:19	NU9	R	0h	Reserved bits
18:16	CLKDIV1	R/W	0h	Clock division for Seg1 [RWP - Read, Priviledge Mode Write only] *NOT SUPPORTED X = Division ratio is X+1 for Segment 1
15:11	NU10	R	0h	Reserved bits
10:8	CLKDIV2	R/W	0h	Clock division for Seg2 [RWP - Read, Priviledge Mode Write only] *NOT SUPPORTED X = Division ratio is X+1 for Segment 2
7:3	NU11	R	0h	Reserved bits
2:0	CLKDIV3	R/W	0h	Clock division for Seg3 [RWP - Read, Priviledge Mode Write only] *NOT SUPPORTED X = Division ratio is X+1 for Segment 3

4.1.2.268 STC_STC_SEGPLR Register

4.1.2.268.1 STC_STC_SEGPLR Register (Offset = 28h) [reset = 0h]

Segment 1st interval Preload Register.

Return to [Summary Table](#)

Table 4-560. Instance Table

Instance Name	Physical Address
R5SS0	5350 0028h

Figure 4-268. STC_STC_SEGPLR Name Register

31	30	29	28	27	26	25	24
NU12							
R							
0h							
23	22	21	20	19	18	17	16
NU12							
R							
0h							
15	14	13	12	11	10	9	8
NU12							
R							
0h							
7	6	5	4	3	2	1	0
NU12						SEGID_PLOAD	
R						R/W	
0h						0h	

Table 4-561. STC_STC_SEGPLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU12	R	0h	Reserved bits
1:0	SEGID_PLOAD	R/W	0h	Segment number for which preload is to be started [RWP - Read, Privilege Mode Write only] This specifies the segment for which the address of its First interval will be pre-loaded into the NSTC ROM address counter. The 1st address of each segment are defined in SEGx_START_ADDR register. The address of the 1st interval of the selected segment is loaded into the NSTC ROM address counter when the RS_CNT_B1 bits of STC_GCR0 are set to 1X 00 = Preload the address of the 1st interval of segment 0. 01 = Preload the address of the 1st interval of segment 1. 10 = Preload the address of the 1st interval of segment 2. 11 = Preload the address of the 1st interval of segment 3.

4.1.2.269 STC_SEG0_START_ADDR Register

4.1.2.269.1 STC_SEG0_START_ADDR Register (Offset = 2Ch) [reset = 0h]

ROM Start address for Segment0.

Return to [Summary Table](#)

Table 4-562. Instance Table

Instance Name	Physical Address
R5SS0	5350 002Ch

Figure 4-269. STC_SEG0_START_ADDR Name Register

31	30	29	28	27	26	25	24
NU13							
R							
0h							
23	22	21	20	19	18	17	16
NU13				SEG_START_ADDR			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
SEG_START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
SEG_START_ADDR							
R/W							
0h							

Table 4-563. STC_SEG0_START_ADDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	NU13	R	0h	Reserved bits
19:0	SEG_START_ADDR	R/W	0h	Segment 0 Start Address [RWP - Read, Priviledge Mode Write only] This register holds the ROM address for the start of first interval of the segment. When STC_GCR0.RS_CNT_B1 field is set to [1x] PRELOAD option, this register is used to determine the ROM start address for the Segment selected in ST_SEGPLR register. Valid number of bits depends on RTL paramerter ADDR

4.1.2.270 STC_SEG1_START_ADDR Register

4.1.2.270.1 STC_SEG1_START_ADDR Register (Offset = 30h) [reset = 0h]

ROM Start address for Segment1.

Return to [Summary Table](#)

Table 4-564. Instance Table

Instance Name	Physical Address
R5SS0	5350 0030h

Figure 4-270. STC_SEG1_START_ADDR Name Register

31	30	29	28	27	26	25	24
NU14							
R							
0h							
23	22	21	20	19	18	17	16
NU14				SEG_START_ADDR			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
SEG_START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
SEG_START_ADDR							
R/W							
0h							

Table 4-565. STC_SEG1_START_ADDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	NU14	R	0h	Reserved bits
19:0	SEG_START_ADDR	R/W	0h	Segment 1 Start Address [RWP - Read, Privilege Mode Write only] This register holds the ROM address for the start of first interval of the segment. When STC_GCR0.RS_CNT_B1 field is set to [1x] PRELOAD option, this register is used to determine the ROM start address for the Segment selected in ST_SEGPLR register. Valid number of bits depends on RTL parameter ADDR. This register is present only when RTL parameter NUM_SEG = 1.

4.1.2.271 STC_SEG2_START_ADDR Register

4.1.2.271.1 STC_SEG2_START_ADDR Register (Offset = 34h) [reset = 0h]

ROM Start address for Segment2.

Return to [Summary Table](#)

Table 4-566. Instance Table

Instance Name	Physical Address
R5SS0	5350 0034h

Figure 4-271. STC_SEG2_START_ADDR Name Register

31	30	29	28	27	26	25	24
NU15							
R							
0h							
23	22	21	20	19	18	17	16
NU15				SEG_START_ADDR			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
SEG_START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
SEG_START_ADDR							
R/W							
0h							

Table 4-567. STC_SEG2_START_ADDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	NU15	R	0h	Reserved bits
19:0	SEG_START_ADDR	R/W	0h	Segment 2 Start Address [RWP - Read, Privilege Mode Write only] This register holds the ROM address for the start of first interval of the segment. When STC_GCR0.RS_CNT_B1 field is set to [1x] PRELOAD option, this register is used to determine the ROM start address for the Segment selected in ST_SEGPLR register. Valid number of bits depends on RTL parameter ADDR. This register is present only when RTL parameter NUM_SEG = 2.

4.1.2.272 STC_SEG3_START_ADDR Register

4.1.2.272.1 STC_SEG3_START_ADDR Register (Offset = 38h) [reset = 0h]

ROM Start address for Segment3.

Return to [Summary Table](#)

Table 4-568. Instance Table

Instance Name	Physical Address
R5SS0	5350 0038h

Figure 4-272. STC_SEG3_START_ADDR Name Register

31	30	29	28	27	26	25	24
NU16							
R							
0h							
23	22	21	20	19	18	17	16
NU16				SEG_START_ADDR			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
SEG_START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
SEG_START_ADDR							
R/W							
0h							

Table 4-569. STC_SEG3_START_ADDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	NU16	R	0h	Reserved bits
19:0	SEG_START_ADDR	R/W	0h	Segment 3 Start Address [RWP - Read, Privilege Mode Write only] This register holds the ROM address for the start of first interval of the segment. When STC_GCR0.RS_CNT_B1 field is set to [1x] PRELOAD option, this register is used to determine the ROM start address for the Segment selected in ST_SEGPLR register. Valid number of bits depends on RTL parameter ADDR. This register is present only when RTL parameter NUM_SEG = 3.

4.1.2.273 STC_CORE1_CURMISR_0 Register

4.1.2.273.1 STC_CORE1_CURMISR_0 Register (Offset = 3Ch) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-570. Instance Table

Instance Name	Physical Address
R5SS0	5350 003Ch

Figure 4-273. STC_CORE1_CURMISR_0 Name Register

31	30	29	28	27	26	25	24
C1MISR0							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR0							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR0							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR0							
R							
0h							

Table 4-571. STC_CORE1_CURMISR_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR0	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.274 STC_CORE1_CURMISR_1 Register

4.1.2.274.1 STC_CORE1_CURMISR_1 Register (Offset = 40h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-572. Instance Table

Instance Name	Physical Address
R5SS0	5350 0040h

Figure 4-274. STC_CORE1_CURMISR_1 Name Register

31	30	29	28	27	26	25	24
C1MISR1							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR1							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR1							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR1							
R							
0h							

Table 4-573. STC_CORE1_CURMISR_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR1	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.275 STC_CORE1_CURMISR_2 Register

4.1.2.275.1 STC_CORE1_CURMISR_2 Register (Offset = 44h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-574. Instance Table

Instance Name	Physical Address
R5SS0	5350 0044h

Figure 4-275. STC_CORE1_CURMISR_2 Name Register

31	30	29	28	27	26	25	24
C1MISR2							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR2							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR2							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR2							
R							
0h							

Table 4-575. STC_CORE1_CURMISR_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR2	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.276 STC_CORE1_CURMISR_3 Register

4.1.2.276.1 STC_CORE1_CURMISR_3 Register (Offset = 48h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-576. Instance Table

Instance Name	Physical Address
R5SS0	5350 0048h

Figure 4-276. STC_CORE1_CURMISR_3 Name Register

31	30	29	28	27	26	25	24
C1MISR3							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR3							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR3							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR3							
R							
0h							

Table 4-577. STC_CORE1_CURMISR_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR3	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.277 STC_CORE1_CURMISR_4 Register

4.1.2.277.1 STC_CORE1_CURMISR_4 Register (Offset = 4Ch) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-578. Instance Table

Instance Name	Physical Address
R5SS0	5350 004Ch

Figure 4-277. STC_CORE1_CURMISR_4 Name Register

31	30	29	28	27	26	25	24
C1MISR4							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR4							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR4							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR4							
R							
0h							

Table 4-579. STC_CORE1_CURMISR_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR4	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.278 STC_CORE1_CURMISR_5 Register

4.1.2.278.1 STC_CORE1_CURMISR_5 Register (Offset = 50h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-580. Instance Table

Instance Name	Physical Address
R5SS0	5350 0050h

Figure 4-278. STC_CORE1_CURMISR_5 Name Register

31	30	29	28	27	26	25	24
C1MISR5							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR5							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR5							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR5							
R							
0h							

Table 4-581. STC_CORE1_CURMISR_5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR5	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.279 STC_CORE1_CURMISR_6 Register

4.1.2.279.1 STC_CORE1_CURMISR_6 Register (Offset = 54h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-582. Instance Table

Instance Name	Physical Address
R5SS0	5350 0054h

Figure 4-279. STC_CORE1_CURMISR_6 Name Register

31	30	29	28	27	26	25	24
C1MISR6							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR6							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR6							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR6							
R							
0h							

Table 4-583. STC_CORE1_CURMISR_6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR6	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.280 STC_CORE1_CURMISR_7 Register

4.1.2.280.1 STC_CORE1_CURMISR_7 Register (Offset = 58h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-584. Instance Table

Instance Name	Physical Address
R5SS0	5350 0058h

Figure 4-280. STC_CORE1_CURMISR_7 Name Register

31	30	29	28	27	26	25	24
C1MISR7							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR7							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR7							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR7							
R							
0h							

Table 4-585. STC_CORE1_CURMISR_7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR7	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.281 STC_CORE1_CURMISR_8 Register

4.1.2.281.1 STC_CORE1_CURMISR_8 Register (Offset = 5Ch) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-586. Instance Table

Instance Name	Physical Address
R5SS0	5350 005Ch

Figure 4-281. STC_CORE1_CURMISR_8 Name Register

31	30	29	28	27	26	25	24
C1MISR8							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR8							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR8							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR8							
R							
0h							

Table 4-587. STC_CORE1_CURMISR_8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR8	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.282 STC_CORE1_CURMISR_9 Register

4.1.2.282.1 STC_CORE1_CURMISR_9 Register (Offset = 60h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-588. Instance Table

Instance Name	Physical Address
R5SS0	5350 0060h

Figure 4-282. STC_CORE1_CURMISR_9 Name Register

31	30	29	28	27	26	25	24
C1MISR9							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR9							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR9							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR9							
R							
0h							

Table 4-589. STC_CORE1_CURMISR_9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR9	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.283 STC_CORE1_CURMISR_10 Register

4.1.2.283.1 STC_CORE1_CURMISR_10 Register (Offset = 64h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-590. Instance Table

Instance Name	Physical Address
R5SS0	5350 0064h

Figure 4-283. STC_CORE1_CURMISR_10 Name Register

31	30	29	28	27	26	25	24
C1MISR10							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR10							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR10							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR10							
R							
0h							

Table 4-591. STC_CORE1_CURMISR_10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR10	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.284 STC_CORE1_CURMISR_11 Register

4.1.2.284.1 STC_CORE1_CURMISR_11 Register (Offset = 68h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-592. Instance Table

Instance Name	Physical Address
R5SS0	5350 0068h

Figure 4-284. STC_CORE1_CURMISR_11 Name Register

31	30	29	28	27	26	25	24
C1MISR11							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR11							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR11							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR11							
R							
0h							

Table 4-593. STC_CORE1_CURMISR_11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR11	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.285 STC_CORE1_CURMISR_12 Register

4.1.2.285.1 STC_CORE1_CURMISR_12 Register (Offset = 6Ch) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-594. Instance Table

Instance Name	Physical Address
R5SS0	5350 006Ch

Figure 4-285. STC_CORE1_CURMISR_12 Name Register

31	30	29	28	27	26	25	24
C1MISR12							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR12							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR12							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR12							
R							
0h							

Table 4-595. STC_CORE1_CURMISR_12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR12	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.286 STC_CORE1_CURMISR_13 Register

4.1.2.286.1 STC_CORE1_CURMISR_13 Register (Offset = 70h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-596. Instance Table

Instance Name	Physical Address
R5SS0	5350 0070h

Figure 4-286. STC_CORE1_CURMISR_13 Name Register

31	30	29	28	27	26	25	24
C1MISR13							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR13							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR13							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR13							
R							
0h							

Table 4-597. STC_CORE1_CURMISR_13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR13	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.287 STC_CORE1_CURMISR_14 Register

4.1.2.287.1 STC_CORE1_CURMISR_14 Register (Offset = 74h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-598. Instance Table

Instance Name	Physical Address
R5SS0	5350 0074h

Figure 4-287. STC_CORE1_CURMISR_14 Name Register

31	30	29	28	27	26	25	24
C1MISR14							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR14							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR14							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR14							
R							
0h							

Table 4-599. STC_CORE1_CURMISR_14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR14	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.288 STC_CORE1_CURMISR_15 Register

4.1.2.288.1 STC_CORE1_CURMISR_15 Register (Offset = 78h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-600. Instance Table

Instance Name	Physical Address
R5SS0	5350 0078h

Figure 4-288. STC_CORE1_CURMISR_15 Name Register

31	30	29	28	27	26	25	24
C1MISR15							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR15							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR15							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR15							
R							
0h							

Table 4-601. STC_CORE1_CURMISR_15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR15	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.289 STC_CORE1_CURMISR_16 Register

4.1.2.289.1 STC_CORE1_CURMISR_16 Register (Offset = 7Ch) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-602. Instance Table

Instance Name	Physical Address
R5SS0	5350 007Ch

Figure 4-289. STC_CORE1_CURMISR_16 Name Register

31	30	29	28	27	26	25	24
C1MISR16							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR16							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR16							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR16							
R							
0h							

Table 4-603. STC_CORE1_CURMISR_16 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR16	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.290 STC_CORE1_CURMISR_17 Register

4.1.2.290.1 STC_CORE1_CURMISR_17 Register (Offset = 80h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-604. Instance Table

Instance Name	Physical Address
R5SS0	5350 0080h

Figure 4-290. STC_CORE1_CURMISR_17 Name Register

31	30	29	28	27	26	25	24
C1MISR17							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR17							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR17							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR17							
R							
0h							

Table 4-605. STC_CORE1_CURMISR_17 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR17	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.291 STC_CORE1_CURMISR_18 Register

4.1.2.291.1 STC_CORE1_CURMISR_18 Register (Offset = 84h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-606. Instance Table

Instance Name	Physical Address
R5SS0	5350 0084h

Figure 4-291. STC_CORE1_CURMISR_18 Name Register

31	30	29	28	27	26	25	24
C1MISR18							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR18							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR18							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR18							
R							
0h							

Table 4-607. STC_CORE1_CURMISR_18 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR18	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.292 STC_CORE1_CURMISR_19 Register

4.1.2.292.1 STC_CORE1_CURMISR_19 Register (Offset = 88h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-608. Instance Table

Instance Name	Physical Address
R5SS0	5350 0088h

Figure 4-292. STC_CORE1_CURMISR_19 Name Register

31	30	29	28	27	26	25	24
C1MISR19							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR19							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR19							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR19							
R							
0h							

Table 4-609. STC_CORE1_CURMISR_19 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR19	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.293 STC_CORE1_CURMISR_20 Register

4.1.2.293.1 STC_CORE1_CURMISR_20 Register (Offset = 8Ch) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-610. Instance Table

Instance Name	Physical Address
R5SS0	5350 008Ch

Figure 4-293. STC_CORE1_CURMISR_20 Name Register

31	30	29	28	27	26	25	24
C1MISR20							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR20							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR20							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR20							
R							
0h							

Table 4-611. STC_CORE1_CURMISR_20 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR20	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.294 STC_CORE1_CURMISR_21 Register

4.1.2.294.1 STC_CORE1_CURMISR_21 Register (Offset = 90h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-612. Instance Table

Instance Name	Physical Address
R5SS0	5350 0090h

Figure 4-294. STC_CORE1_CURMISR_21 Name Register

31	30	29	28	27	26	25	24
C1MISR21							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR21							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR21							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR21							
R							
0h							

Table 4-613. STC_CORE1_CURMISR_21 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR21	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.295 STC_CORE1_CURMISR_22 Register

4.1.2.295.1 STC_CORE1_CURMISR_22 Register (Offset = 94h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-614. Instance Table

Instance Name	Physical Address
R5SS0	5350 0094h

Figure 4-295. STC_CORE1_CURMISR_22 Name Register

31	30	29	28	27	26	25	24
C1MISR22							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR22							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR22							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR22							
R							
0h							

Table 4-615. STC_CORE1_CURMISR_22 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR22	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.296 STC_CORE1_CURMISR_23 Register

4.1.2.296.1 STC_CORE1_CURMISR_23 Register (Offset = 98h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-616. Instance Table

Instance Name	Physical Address
R5SS0	5350 0098h

Figure 4-296. STC_CORE1_CURMISR_23 Name Register

31	30	29	28	27	26	25	24
C1MISR23							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR23							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR23							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR23							
R							
0h							

Table 4-617. STC_CORE1_CURMISR_23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR23	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.297 STC_CORE1_CURMISR_24 Register

4.1.2.297.1 STC_CORE1_CURMISR_24 Register (Offset = 9Ch) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-618. Instance Table

Instance Name	Physical Address
R5SS0	5350 009Ch

Figure 4-297. STC_CORE1_CURMISR_24 Name Register

31	30	29	28	27	26	25	24
C1MISR24							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR24							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR24							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR24							
R							
0h							

Table 4-619. STC_CORE1_CURMISR_24 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR24	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.298 STC_CORE1_CURMISR_25 Register

4.1.2.298.1 STC_CORE1_CURMISR_25 Register (Offset = A0h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-620. Instance Table

Instance Name	Physical Address
R5SS0	5350 00A0h

Figure 4-298. STC_CORE1_CURMISR_25 Name Register

31	30	29	28	27	26	25	24
C1MISR25							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR25							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR25							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR25							
R							
0h							

Table 4-621. STC_CORE1_CURMISR_25 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR25	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.299 STC_CORE1_CURMISR_26 Register

4.1.2.299.1 STC_CORE1_CURMISR_26 Register (Offset = A4h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-622. Instance Table

Instance Name	Physical Address
R5SS0	5350 00A4h

Figure 4-299. STC_CORE1_CURMISR_26 Name Register

31	30	29	28	27	26	25	24
C1MISR26							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR26							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR26							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR26							
R							
0h							

Table 4-623. STC_CORE1_CURMISR_26 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR26	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.300 STC_CORE1_CURMISR_27 Register

4.1.2.300.1 STC_CORE1_CURMISR_27 Register (Offset = A8h) [reset = 0h]

Holds the MISR signature for CORE1.

Return to [Summary Table](#)

Table 4-624. Instance Table

Instance Name	Physical Address
R5SS0	5350 00A8h

Figure 4-300. STC_CORE1_CURMISR_27 Name Register

31	30	29	28	27	26	25	24
C1MISR27							
R							
0h							
23	22	21	20	19	18	17	16
C1MISR27							
R							
0h							
15	14	13	12	11	10	9	8
C1MISR27							
R							
0h							
7	6	5	4	3	2	1	0
C1MISR27							
R							
0h							

Table 4-625. STC_CORE1_CURMISR_27 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C1MISR27	R	0h	MISR Signature for CORE1 This register contains the MISR data of the current interval for CORE1 in the case of segment0 and the remaining Segments 1 to 3. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.301 STC_CORE2_CURMISR_0 Register

4.1.2.301.1 STC_CORE2_CURMISR_0 Register (Offset = ACh) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-626. Instance Table

Instance Name	Physical Address
R5SS0	5350 00ACh

Figure 4-301. STC_CORE2_CURMISR_0 Name Register

31	30	29	28	27	26	25	24
C2MISR0							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR0							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR0							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR0							
R							
0h							

Table 4-627. STC_CORE2_CURMISR_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR0	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.302 STC_CORE2_CURMISR_1 Register

4.1.2.302.1 STC_CORE2_CURMISR_1 Register (Offset = B0h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-628. Instance Table

Instance Name	Physical Address
R5SS0	5350 00B0h

Figure 4-302. STC_CORE2_CURMISR_1 Name Register

31	30	29	28	27	26	25	24
C2MISR1							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR1							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR1							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR1							
R							
0h							

Table 4-629. STC_CORE2_CURMISR_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR1	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.303 STC_CORE2_CURMISR_2 Register

4.1.2.303.1 STC_CORE2_CURMISR_2 Register (Offset = B4h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-630. Instance Table

Instance Name	Physical Address
R5SS0	5350 00B4h

Figure 4-303. STC_CORE2_CURMISR_2 Name Register

31	30	29	28	27	26	25	24
C2MISR2							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR2							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR2							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR2							
R							
0h							

Table 4-631. STC_CORE2_CURMISR_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR2	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.304 STC_CORE2_CURMISR_3 Register

4.1.2.304.1 STC_CORE2_CURMISR_3 Register (Offset = B8h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-632. Instance Table

Instance Name	Physical Address
R5SS0	5350 00B8h

Figure 4-304. STC_CORE2_CURMISR_3 Name Register

31	30	29	28	27	26	25	24
C2MISR3							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR3							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR3							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR3							
R							
0h							

Table 4-633. STC_CORE2_CURMISR_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR3	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.305 STC_CORE2_CURMISR_4 Register

4.1.2.305.1 STC_CORE2_CURMISR_4 Register (Offset = BCh) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-634. Instance Table

Instance Name	Physical Address
R5SS0	5350 00BCh

Figure 4-305. STC_CORE2_CURMISR_4 Name Register

31	30	29	28	27	26	25	24
C2MISR4							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR4							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR4							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR4							
R							
0h							

Table 4-635. STC_CORE2_CURMISR_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR4	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.306 STC_CORE2_CURMISR_5 Register

4.1.2.306.1 STC_CORE2_CURMISR_5 Register (Offset = C0h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-636. Instance Table

Instance Name	Physical Address
R5SS0	5350 00C0h

Figure 4-306. STC_CORE2_CURMISR_5 Name Register

31	30	29	28	27	26	25	24
C2MISR5							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR5							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR5							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR5							
R							
0h							

Table 4-637. STC_CORE2_CURMISR_5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR5	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.307 STC_CORE2_CURMISR_6 Register

4.1.2.307.1 STC_CORE2_CURMISR_6 Register (Offset = C4h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-638. Instance Table

Instance Name	Physical Address
R5SS0	5350 00C4h

Figure 4-307. STC_CORE2_CURMISR_6 Name Register

31	30	29	28	27	26	25	24
C2MISR6							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR6							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR6							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR6							
R							
0h							

Table 4-639. STC_CORE2_CURMISR_6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR6	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.308 STC_CORE2_CURMISR_7 Register

4.1.2.308.1 STC_CORE2_CURMISR_7 Register (Offset = C8h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-640. Instance Table

Instance Name	Physical Address
R5SS0	5350 00C8h

Figure 4-308. STC_CORE2_CURMISR_7 Name Register

31	30	29	28	27	26	25	24
C2MISR7							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR7							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR7							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR7							
R							
0h							

Table 4-641. STC_CORE2_CURMISR_7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR7	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.309 STC_CORE2_CURMISR_8 Register

4.1.2.309.1 STC_CORE2_CURMISR_8 Register (Offset = CCh) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-642. Instance Table

Instance Name	Physical Address
R5SS0	5350 00CCh

Figure 4-309. STC_CORE2_CURMISR_8 Name Register

31	30	29	28	27	26	25	24
C2MISR8							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR8							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR8							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR8							
R							
0h							

Table 4-643. STC_CORE2_CURMISR_8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR8	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.310 STC_CORE2_CURMISR_9 Register

4.1.2.310.1 STC_CORE2_CURMISR_9 Register (Offset = D0h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-644. Instance Table

Instance Name	Physical Address
R5SS0	5350 00D0h

Figure 4-310. STC_CORE2_CURMISR_9 Name Register

31	30	29	28	27	26	25	24
C2MISR9							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR9							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR9							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR9							
R							
0h							

Table 4-645. STC_CORE2_CURMISR_9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR9	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.311 STC_CORE2_CURMISR_10 Register

4.1.2.311.1 STC_CORE2_CURMISR_10 Register (Offset = D4h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-646. Instance Table

Instance Name	Physical Address
R5SS0	5350 00D4h

Figure 4-311. STC_CORE2_CURMISR_10 Name Register

31	30	29	28	27	26	25	24
C2MISR10							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR10							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR10							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR10							
R							
0h							

Table 4-647. STC_CORE2_CURMISR_10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR10	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.312 STC_CORE2_CURMISR_11 Register

4.1.2.312.1 STC_CORE2_CURMISR_11 Register (Offset = D8h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-648. Instance Table

Instance Name	Physical Address
R5SS0	5350 00D8h

Figure 4-312. STC_CORE2_CURMISR_11 Name Register

31	30	29	28	27	26	25	24
C2MISR11							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR11							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR11							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR11							
R							
0h							

Table 4-649. STC_CORE2_CURMISR_11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR11	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.313 STC_CORE2_CURMISR_12 Register

4.1.2.313.1 STC_CORE2_CURMISR_12 Register (Offset = DCh) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-650. Instance Table

Instance Name	Physical Address
R5SS0	5350 00DCh

Figure 4-313. STC_CORE2_CURMISR_12 Name Register

31	30	29	28	27	26	25	24
C2MISR12							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR12							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR12							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR12							
R							
0h							

Table 4-651. STC_CORE2_CURMISR_12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR12	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.314 STC_CORE2_CURMISR_13 Register

4.1.2.314.1 STC_CORE2_CURMISR_13 Register (Offset = E0h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-652. Instance Table

Instance Name	Physical Address
R5SS0	5350 00E0h

Figure 4-314. STC_CORE2_CURMISR_13 Name Register

31	30	29	28	27	26	25	24
C2MISR13							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR13							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR13							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR13							
R							
0h							

Table 4-653. STC_CORE2_CURMISR_13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR13	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.315 STC_CORE2_CURMISR_14 Register

4.1.2.315.1 STC_CORE2_CURMISR_14 Register (Offset = E4h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-654. Instance Table

Instance Name	Physical Address
R5SS0	5350 00E4h

Figure 4-315. STC_CORE2_CURMISR_14 Name Register

31	30	29	28	27	26	25	24
C2MISR14							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR14							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR14							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR14							
R							
0h							

Table 4-655. STC_CORE2_CURMISR_14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR14	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.316 STC_CORE2_CURMISR_15 Register

4.1.2.316.1 STC_CORE2_CURMISR_15 Register (Offset = E8h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-656. Instance Table

Instance Name	Physical Address
R5SS0	5350 00E8h

Figure 4-316. STC_CORE2_CURMISR_15 Name Register

31	30	29	28	27	26	25	24
C2MISR15							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR15							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR15							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR15							
R							
0h							

Table 4-657. STC_CORE2_CURMISR_15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR15	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.317 STC_CORE2_CURMISR_16 Register

4.1.2.317.1 STC_CORE2_CURMISR_16 Register (Offset = ECh) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-658. Instance Table

Instance Name	Physical Address
R5SS0	5350 00ECh

Figure 4-317. STC_CORE2_CURMISR_16 Name Register

31	30	29	28	27	26	25	24
C2MISR16							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR16							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR16							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR16							
R							
0h							

Table 4-659. STC_CORE2_CURMISR_16 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR16	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.318 STC_CORE2_CURMISR_17 Register

4.1.2.318.1 STC_CORE2_CURMISR_17 Register (Offset = F0h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-660. Instance Table

Instance Name	Physical Address
R5SS0	5350 00F0h

Figure 4-318. STC_CORE2_CURMISR_17 Name Register

31	30	29	28	27	26	25	24
C2MISR17							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR17							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR17							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR17							
R							
0h							

Table 4-661. STC_CORE2_CURMISR_17 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR17	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.319 STC_CORE2_CURMISR_18 Register

4.1.2.319.1 STC_CORE2_CURMISR_18 Register (Offset = F4h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-662. Instance Table

Instance Name	Physical Address
R5SS0	5350 00F4h

Figure 4-319. STC_CORE2_CURMISR_18 Name Register

31	30	29	28	27	26	25	24
C2MISR18							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR18							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR18							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR18							
R							
0h							

Table 4-663. STC_CORE2_CURMISR_18 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR18	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.320 STC_CORE2_CURMISR_19 Register

4.1.2.320.1 STC_CORE2_CURMISR_19 Register (Offset = F8h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-664. Instance Table

Instance Name	Physical Address
R5SS0	5350 00F8h

Figure 4-320. STC_CORE2_CURMISR_19 Name Register

31	30	29	28	27	26	25	24
C2MISR19							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR19							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR19							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR19							
R							
0h							

Table 4-665. STC_CORE2_CURMISR_19 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR19	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.321 STC_CORE2_CURMISR_20 Register

4.1.2.321.1 STC_CORE2_CURMISR_20 Register (Offset = FCh) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-666. Instance Table

Instance Name	Physical Address
R5SS0	5350 00FCh

Figure 4-321. STC_CORE2_CURMISR_20 Name Register

31	30	29	28	27	26	25	24
C2MISR20							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR20							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR20							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR20							
R							
0h							

Table 4-667. STC_CORE2_CURMISR_20 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR20	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.322 STC_CORE2_CURMISR_21 Register

4.1.2.322.1 STC_CORE2_CURMISR_21 Register (Offset = 100h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-668. Instance Table

Instance Name	Physical Address
R5SS0	5350 0100h

Figure 4-322. STC_CORE2_CURMISR_21 Name Register

31	30	29	28	27	26	25	24
C2MISR21							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR21							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR21							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR21							
R							
0h							

Table 4-669. STC_CORE2_CURMISR_21 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR21	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.323 STC_CORE2_CURMISR_22 Register

4.1.2.323.1 STC_CORE2_CURMISR_22 Register (Offset = 104h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-670. Instance Table

Instance Name	Physical Address
R5SS0	5350 0104h

Figure 4-323. STC_CORE2_CURMISR_22 Name Register

31	30	29	28	27	26	25	24
C2MISR22							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR22							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR22							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR22							
R							
0h							

Table 4-671. STC_CORE2_CURMISR_22 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR22	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.324 STC_CORE2_CURMISR_23 Register

4.1.2.324.1 STC_CORE2_CURMISR_23 Register (Offset = 108h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-672. Instance Table

Instance Name	Physical Address
R5SS0	5350 0108h

Figure 4-324. STC_CORE2_CURMISR_23 Name Register

31	30	29	28	27	26	25	24
C2MISR23							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR23							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR23							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR23							
R							
0h							

Table 4-673. STC_CORE2_CURMISR_23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR23	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.325 STC_CORE2_CURMISR_24 Register

4.1.2.325.1 STC_CORE2_CURMISR_24 Register (Offset = 10Ch) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-674. Instance Table

Instance Name	Physical Address
R5SS0	5350 010Ch

Figure 4-325. STC_CORE2_CURMISR_24 Name Register

31	30	29	28	27	26	25	24
C2MISR24							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR24							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR24							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR24							
R							
0h							

Table 4-675. STC_CORE2_CURMISR_24 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR24	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.326 STC_CORE2_CURMISR_25 Register

4.1.2.326.1 STC_CORE2_CURMISR_25 Register (Offset = 110h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-676. Instance Table

Instance Name	Physical Address
R5SS0	5350 0110h

Figure 4-326. STC_CORE2_CURMISR_25 Name Register

31	30	29	28	27	26	25	24
C2MISR25							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR25							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR25							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR25							
R							
0h							

Table 4-677. STC_CORE2_CURMISR_25 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR25	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.327 STC_CORE2_CURMISR_26 Register

4.1.2.327.1 STC_CORE2_CURMISR_26 Register (Offset = 114h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-678. Instance Table

Instance Name	Physical Address
R5SS0	5350 0114h

Figure 4-327. STC_CORE2_CURMISR_26 Name Register

31	30	29	28	27	26	25	24
C2MISR26							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR26							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR26							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR26							
R							
0h							

Table 4-679. STC_CORE2_CURMISR_26 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR26	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.328 STC_CORE2_CURMISR_27 Register

4.1.2.328.1 STC_CORE2_CURMISR_27 Register (Offset = 118h) [reset = 0h]

Holds the MISR signature for CORE2.

Return to [Summary Table](#)

Table 4-680. Instance Table

Instance Name	Physical Address
R5SS0	5350 0118h

Figure 4-328. STC_CORE2_CURMISR_27 Name Register

31	30	29	28	27	26	25	24
C2MISR27							
R							
0h							
23	22	21	20	19	18	17	16
C2MISR27							
R							
0h							
15	14	13	12	11	10	9	8
C2MISR27							
R							
0h							
7	6	5	4	3	2	1	0
C2MISR27							
R							
0h							

Table 4-681. STC_CORE2_CURMISR_27 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	C2MISR27	R	0h	MISR Signature for CORE2 This register contains the MISR data from the CORE2 for the current interval. This is applicable to Segment 0 alone. This value will be compared with the GOLDEN MISR value copied from ROM. This register gets reset to its default value with Power on or system reset assertion. The MISR values should be read only after the Self Test is completed.

4.1.2.329 ICACHE_CORE0_START Register

4.1.2.329.1 ICACHE_CORE0_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-682. Instance Table

Instance Name	Physical Address
R5SS0	7400 0000h

Figure 4-329. ICACHE_CORE0_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-683. ICACHE_CORE0_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	Memory start address

4.1.2.330 ICACHE_CORE0_END Register

4.1.2.330.1 ICACHE_CORE0_END Register (Offset = 7FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-684. Instance Table

Instance Name	Physical Address
R5SS0	747F FFFCh

Figure 4-330. ICACHE_CORE0_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-685. ICACHE_CORE0_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	Memory end address

4.1.2.331 DCACHE_CORE0_START Register

4.1.2.331.1 DCACHE_CORE0_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-686. Instance Table

Instance Name	Physical Address
R5SS0	7480 0000h

Figure 4-331. DCACHE_CORE0_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-687. DCACHE_CORE0_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	Memory start address

4.1.2.332 DCACHE_CORE0_END Register

4.1.2.332.1 DCACHE_CORE0_END Register (Offset = 7FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-688. Instance Table

Instance Name	Physical Address
R5SS0	74FF FFFCh

Figure 4-332. DCACHE_CORE0_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-689. DCACHE_CORE0_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	Memory end address

4.1.2.333 ICACHE_CORE1_START Register

4.1.2.333.1 ICACHE_CORE1_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-690. Instance Table

Instance Name	Physical Address
R5SS0	7500 0000h

Figure 4-333. ICACHE_CORE1_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-691. ICACHE_CORE1_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	Memory start address

4.1.2.334 ICACHE_CORE1_END Register

4.1.2.334.1 ICACHE_CORE1_END Register (Offset = 7FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-692. Instance Table

Instance Name	Physical Address
R5SS0	757F FFFCh

Figure 4-334. ICACHE_CORE1_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-693. ICACHE_CORE1_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	Memory end address

4.1.2.335 DCACHE_CORE1_START Register

4.1.2.335.1 DCACHE_CORE1_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-694. Instance Table

Instance Name	Physical Address
R5SS0	7580 0000h

Figure 4-335. DCACHE_CORE1_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-695. DCACHE_CORE1_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	Memory start address

4.1.2.336 DCACHE_CORE1_END Register

4.1.2.336.1 DCACHE_CORE1_END Register (Offset = 7FFFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-696. Instance Table

Instance Name	Physical Address
R5SS0	75FF FFFCh

Figure 4-336. DCACHE_CORE1_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-697. DCACHE_CORE1_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	Memory end address

4.1.2.337 TCMA_CORE0_START Register

4.1.2.337.1 TCMA_CORE0_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-698. Instance Table

Instance Name	Physical Address
R5SS0	7800 0000h

Figure 4-337. TCMA_CORE0_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-699. TCMA_CORE0_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TCMA start address

4.1.2.338 TCMA_CORE0_END Register

4.1.2.338.1 TCMA_CORE0_END Register (Offset = 5FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-700. Instance Table

Instance Name	Physical Address
R5SS0	7805 FFFCh

Figure 4-338. TCMA_CORE0_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-701. TCMA_CORE0_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TCMA end address

4.1.2.339 TMU_EXT_CORE0_REVISION Register

4.1.2.339.1 TMU_EXT_CORE0_REVISION Register (Offset = 0h) [reset = 4000000h]

IP revision id register.

Return to [Summary Table](#)

Table 4-702. Instance Table

Instance Name	Physical Address
R5SS0	7806 0000h

Figure 4-339. TMU_EXT_CORE0_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED_1		FUNC			
R		R		R			
1h		0h		0h			
23	22	21	20	19	18	17	16
FUNC							
R							
0h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-703. TMU_EXT_CORE0_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	This identifies the scheme revision ID register type implemented for this module
29:28	RESERVED_1	R	0h	Reserved
27:16	FUNC	R	0h	Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned; for compatible modules, the same number is maintained.
15:11	RTL	R	0h	Design Release Number Incremented for releases due to spec changes or post-release design changes. Reset to 0 when either MAJOR or MINOR is incremented.
10:8	MAJOR	R	0h	Major Revision Number Represents major changes to the module [e.g. entirely new features are added/changed]. The major revision number for this module.
7:6	CUSTOM	R	0h	Custom Module Number Indicates a special version of the module. May not be supported by standard software.
5:0	MINOR	R	0h	Minor Revision Number Represents minor changes to the module [e.g. enhancements to existing features]. The minor revision number for this module.

4.1.2.340 TMU_EXT_CORE0_SINPUF32_R0 Register

4.1.2.340.1 TMU_EXT_CORE0_SINPUF32_R0 Register (Offset = 40h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-704. Instance Table

Instance Name	Physical Address
R5SS0	7806 0040h

Figure 4-340. TMU_EXT_CORE0_SINPUF32_R0 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R0							
R/W							
0h							

Table 4-705. TMU_EXT_CORE0_SINPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.341 TMU_EXT_CORE0_SINPUF32_R1 Register

4.1.2.341.1 TMU_EXT_CORE0_SINPUF32_R1 Register (Offset = 48h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-706. Instance Table

Instance Name	Physical Address
R5SS0	7806 0048h

Figure 4-341. TMU_EXT_CORE0_SINPUF32_R1 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R1							
R/W							
0h							

Table 4-707. TMU_EXT_CORE0_SINPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.342 TMU_EXT_CORE0_SINPUF32_R2 Register

4.1.2.342.1 TMU_EXT_CORE0_SINPUF32_R2 Register (Offset = 50h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-708. Instance Table

Instance Name	Physical Address
R5SS0	7806 0050h

Figure 4-342. TMU_EXT_CORE0_SINPUF32_R2 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R2							
R/W							
0h							

Table 4-709. TMU_EXT_CORE0_SINPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.343 TMU_EXT_CORE0_SINPUF32_R3 Register

4.1.2.343.1 TMU_EXT_CORE0_SINPUF32_R3 Register (Offset = 58h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-710. Instance Table

Instance Name	Physical Address
R5SS0	7806 0058h

Figure 4-343. TMU_EXT_CORE0_SINPUF32_R3 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R3							
R/W							
0h							

Table 4-711. TMU_EXT_CORE0_SINPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.344 TMU_EXT_CORE0_SINPUF32_R4 Register

4.1.2.344.1 TMU_EXT_CORE0_SINPUF32_R4 Register (Offset = 60h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-712. Instance Table

Instance Name	Physical Address
R5SS0	7806 0060h

Figure 4-344. TMU_EXT_CORE0_SINPUF32_R4 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R4							
R/W							
0h							

Table 4-713. TMU_EXT_CORE0_SINPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.345 TMU_EXT_CORE0_SINPUF32_R5 Register

4.1.2.345.1 TMU_EXT_CORE0_SINPUF32_R5 Register (Offset = 68h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-714. Instance Table

Instance Name	Physical Address
R5SS0	7806 0068h

Figure 4-345. TMU_EXT_CORE0_SINPUF32_R5 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R5							
R/W							
0h							

Table 4-715. TMU_EXT_CORE0_SINPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.346 TMU_EXT_CORE0_SINPUF32_R6 Register

4.1.2.346.1 TMU_EXT_CORE0_SINPUF32_R6 Register (Offset = 70h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-716. Instance Table

Instance Name	Physical Address
R5SS0	7806 0070h

Figure 4-346. TMU_EXT_CORE0_SINPUF32_R6 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R6							
R/W							
0h							

Table 4-717. TMU_EXT_CORE0_SINPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.347 TMU_EXT_CORE0_SINPUF32_R7 Register

4.1.2.347.1 TMU_EXT_CORE0_SINPUF32_R7 Register (Offset = 78h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-718. Instance Table

Instance Name	Physical Address
R5SS0	7806 0078h

Figure 4-347. TMU_EXT_CORE0_SINPUF32_R7 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R7							
R/W							
0h							

Table 4-719. TMU_EXT_CORE0_SINPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.348 TMU_EXT_CORE0_COSPUF32_R0 Register

4.1.2.348.1 TMU_EXT_CORE0_COSPUF32_R0 Register (Offset = 80h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-720. Instance Table

Instance Name	Physical Address
R5SS0	7806 0080h

Figure 4-348. TMU_EXT_CORE0_COSPUF32_R0 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R0							
R/W							
0h							

Table 4-721. TMU_EXT_CORE0_COSPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.349 TMU_EXT_CORE0_COSPUF32_R1 Register

4.1.2.349.1 TMU_EXT_CORE0_COSPUF32_R1 Register (Offset = 88h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-722. Instance Table

Instance Name	Physical Address
R5SS0	7806 0088h

Figure 4-349. TMU_EXT_CORE0_COSPUF32_R1 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R1							
R/W							
0h							

Table 4-723. TMU_EXT_CORE0_COSPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.350 TMU_EXT_CORE0_COSPUF32_R2 Register

4.1.2.350.1 TMU_EXT_CORE0_COSPUF32_R2 Register (Offset = 90h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-724. Instance Table

Instance Name	Physical Address
R5SS0	7806 0090h

Figure 4-350. TMU_EXT_CORE0_COSPUF32_R2 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R2							
R/W							
0h							

Table 4-725. TMU_EXT_CORE0_COSPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.351 TMU_EXT_CORE0_COSPUF32_R3 Register

4.1.2.351.1 TMU_EXT_CORE0_COSPUF32_R3 Register (Offset = 98h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-726. Instance Table

Instance Name	Physical Address
R5SS0	7806 0098h

Figure 4-351. TMU_EXT_CORE0_COSPUF32_R3 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R3							
R/W							
0h							

Table 4-727. TMU_EXT_CORE0_COSPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.352 TMU_EXT_CORE0_COSPUF32_R4 Register

4.1.2.352.1 TMU_EXT_CORE0_COSPUF32_R4 Register (Offset = A0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-728. Instance Table

Instance Name	Physical Address
R5SS0	7806 00A0h

Figure 4-352. TMU_EXT_CORE0_COSPUF32_R4 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R4							
R/W							
0h							

Table 4-729. TMU_EXT_CORE0_COSPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.353 TMU_EXT_CORE0_COSPUF32_R5 Register

4.1.2.353.1 TMU_EXT_CORE0_COSPUF32_R5 Register (Offset = A8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-730. Instance Table

Instance Name	Physical Address
R5SS0	7806 00A8h

Figure 4-353. TMU_EXT_CORE0_COSPUF32_R5 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R5							
R/W							
0h							

Table 4-731. TMU_EXT_CORE0_COSPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.354 TMU_EXT_CORE0_COSPUF32_R6 Register

4.1.2.354.1 TMU_EXT_CORE0_COSPUF32_R6 Register (Offset = B0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-732. Instance Table

Instance Name	Physical Address
R5SS0	7806 00B0h

Figure 4-354. TMU_EXT_CORE0_COSPUF32_R6 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R6							
R/W							
0h							

Table 4-733. TMU_EXT_CORE0_COSPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.355 TMU_EXT_CORE0_COSPUF32_R7 Register

4.1.2.355.1 TMU_EXT_CORE0_COSPUF32_R7 Register (Offset = B8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-734. Instance Table

Instance Name	Physical Address
R5SS0	7806 00B8h

Figure 4-355. TMU_EXT_CORE0_COSPUF32_R7 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R7							
R/W							
0h							

Table 4-735. TMU_EXT_CORE0_COSPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.356 TMU_EXT_CORE0_ATANPUF32_R0 Register

4.1.2.356.1 TMU_EXT_CORE0_ATANPUF32_R0 Register (Offset = C0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-736. Instance Table

Instance Name	Physical Address
R5SS0	7806 00C0h

Figure 4-356. TMU_EXT_CORE0_ATANPUF32_R0 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R0							
R/W							
0h							

Table 4-737. TMU_EXT_CORE0_ATANPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.357 TMU_EXT_CORE0_ATANPUF32_R1 Register

4.1.2.357.1 TMU_EXT_CORE0_ATANPUF32_R1 Register (Offset = C8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-738. Instance Table

Instance Name	Physical Address
R5SS0	7806 00C8h

Figure 4-357. TMU_EXT_CORE0_ATANPUF32_R1 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R1							
R/W							
0h							

Table 4-739. TMU_EXT_CORE0_ATANPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.358 TMU_EXT_CORE0_ATANPUF32_R2 Register

4.1.2.358.1 TMU_EXT_CORE0_ATANPUF32_R2 Register (Offset = D0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-740. Instance Table

Instance Name	Physical Address
R5SS0	7806 00D0h

Figure 4-358. TMU_EXT_CORE0_ATANPUF32_R2 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R2							
R/W							
0h							

Table 4-741. TMU_EXT_CORE0_ATANPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.359 TMU_EXT_CORE0_ATANPUF32_R3 Register

4.1.2.359.1 TMU_EXT_CORE0_ATANPUF32_R3 Register (Offset = D8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-742. Instance Table

Instance Name	Physical Address
R5SS0	7806 00D8h

Figure 4-359. TMU_EXT_CORE0_ATANPUF32_R3 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R3							
R/W							
0h							

Table 4-743. TMU_EXT_CORE0_ATANPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.360 TMU_EXT_CORE0_ATANPUF32_R4 Register

4.1.2.360.1 TMU_EXT_CORE0_ATANPUF32_R4 Register (Offset = E0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-744. Instance Table

Instance Name	Physical Address
R5SS0	7806 00E0h

Figure 4-360. TMU_EXT_CORE0_ATANPUF32_R4 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R4							
R/W							
0h							

Table 4-745. TMU_EXT_CORE0_ATANPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.361 TMU_EXT_CORE0_ATANPUF32_R5 Register

4.1.2.361.1 TMU_EXT_CORE0_ATANPUF32_R5 Register (Offset = E8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-746. Instance Table

Instance Name	Physical Address
R5SS0	7806 00E8h

Figure 4-361. TMU_EXT_CORE0_ATANPUF32_R5 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R5							
R/W							
0h							

Table 4-747. TMU_EXT_CORE0_ATANPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.362 TMU_EXT_CORE0_ATANPUF32_R6 Register

4.1.2.362.1 TMU_EXT_CORE0_ATANPUF32_R6 Register (Offset = F0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-748. Instance Table

Instance Name	Physical Address
R5SS0	7806 00F0h

Figure 4-362. TMU_EXT_CORE0_ATANPUF32_R6 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R6							
R/W							
0h							

Table 4-749. TMU_EXT_CORE0_ATANPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.363 TMU_EXT_CORE0_ATANPUF32_R7 Register

4.1.2.363.1 TMU_EXT_CORE0_ATANPUF32_R7 Register (Offset = F8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-750. Instance Table

Instance Name	Physical Address
R5SS0	7806 00F8h

Figure 4-363. TMU_EXT_CORE0_ATANPUF32_R7 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R7							
R/W							
0h							

Table 4-751. TMU_EXT_CORE0_ATANPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.364 TMU_EXT_CORE0_IEXP2F32_R0 Register

4.1.2.364.1 TMU_EXT_CORE0_IEXP2F32_R0 Register (Offset = 140h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-752. Instance Table

Instance Name	Physical Address
R5SS0	7806 0140h

Figure 4-364. TMU_EXT_CORE0_IEXP2F32_R0 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R0							
R/W							
0h							

Table 4-753. TMU_EXT_CORE0_IEXP2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.365 TMU_EXT_CORE0_IEXP2F32_R1 Register

4.1.2.365.1 TMU_EXT_CORE0_IEXP2F32_R1 Register (Offset = 148h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-754. Instance Table

Instance Name	Physical Address
R5SS0	7806 0148h

Figure 4-365. TMU_EXT_CORE0_IEXP2F32_R1 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R1							
R/W							
0h							

Table 4-755. TMU_EXT_CORE0_IEXP2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.366 TMU_EXT_CORE0_IEXP2F32_R2 Register

4.1.2.366.1 TMU_EXT_CORE0_IEXP2F32_R2 Register (Offset = 150h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-756. Instance Table

Instance Name	Physical Address
R5SS0	7806 0150h

Figure 4-366. TMU_EXT_CORE0_IEXP2F32_R2 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R2							
R/W							
0h							

Table 4-757. TMU_EXT_CORE0_IEXP2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.367 TMU_EXT_CORE0_IEXP2F32_R3 Register

4.1.2.367.1 TMU_EXT_CORE0_IEXP2F32_R3 Register (Offset = 158h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-758. Instance Table

Instance Name	Physical Address
R5SS0	7806 0158h

Figure 4-367. TMU_EXT_CORE0_IEXP2F32_R3 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R3							
R/W							
0h							

Table 4-759. TMU_EXT_CORE0_IEXP2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.368 TMU_EXT_CORE0_IEXP2F32_R4 Register

4.1.2.368.1 TMU_EXT_CORE0_IEXP2F32_R4 Register (Offset = 160h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-760. Instance Table

Instance Name	Physical Address
R5SS0	7806 0160h

Figure 4-368. TMU_EXT_CORE0_IEXP2F32_R4 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R4							
R/W							
0h							

Table 4-761. TMU_EXT_CORE0_IEXP2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.369 TMU_EXT_CORE0_IEXP2F32_R5 Register

4.1.2.369.1 TMU_EXT_CORE0_IEXP2F32_R5 Register (Offset = 168h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-762. Instance Table

Instance Name	Physical Address
R5SS0	7806 0168h

Figure 4-369. TMU_EXT_CORE0_IEXP2F32_R5 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R5							
R/W							
0h							

Table 4-763. TMU_EXT_CORE0_IEXP2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.370 TMU_EXT_CORE0_IEXP2F32_R6 Register

4.1.2.370.1 TMU_EXT_CORE0_IEXP2F32_R6 Register (Offset = 170h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-764. Instance Table

Instance Name	Physical Address
R5SS0	7806 0170h

Figure 4-370. TMU_EXT_CORE0_IEXP2F32_R6 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R6							
R/W							
0h							

Table 4-765. TMU_EXT_CORE0_IEXP2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.371 TMU_EXT_CORE0_IEXP2F32_R7 Register

4.1.2.371.1 TMU_EXT_CORE0_IEXP2F32_R7 Register (Offset = 178h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-766. Instance Table

Instance Name	Physical Address
R5SS0	7806 0178h

Figure 4-371. TMU_EXT_CORE0_IEXP2F32_R7 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R7							
R/W							
0h							

Table 4-767. TMU_EXT_CORE0_IEXP2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.372 TMU_EXT_CORE0_LOG2F32_R0 Register

4.1.2.372.1 TMU_EXT_CORE0_LOG2F32_R0 Register (Offset = 180h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-768. Instance Table

Instance Name	Physical Address
R5SS0	7806 0180h

Figure 4-372. TMU_EXT_CORE0_LOG2F32_R0 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R0							
R/W							
0h							

Table 4-769. TMU_EXT_CORE0_LOG2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.373 TMU_EXT_CORE0_LOG2F32_R1 Register

4.1.2.373.1 TMU_EXT_CORE0_LOG2F32_R1 Register (Offset = 188h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-770. Instance Table

Instance Name	Physical Address
R5SS0	7806 0188h

Figure 4-373. TMU_EXT_CORE0_LOG2F32_R1 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R1							
R/W							
0h							

Table 4-771. TMU_EXT_CORE0_LOG2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.374 TMU_EXT_CORE0_LOG2F32_R2 Register

4.1.2.374.1 TMU_EXT_CORE0_LOG2F32_R2 Register (Offset = 190h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-772. Instance Table

Instance Name	Physical Address
R5SS0	7806 0190h

Figure 4-374. TMU_EXT_CORE0_LOG2F32_R2 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R2							
R/W							
0h							

Table 4-773. TMU_EXT_CORE0_LOG2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.375 TMU_EXT_CORE0_LOG2F32_R3 Register

4.1.2.375.1 TMU_EXT_CORE0_LOG2F32_R3 Register (Offset = 198h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-774. Instance Table

Instance Name	Physical Address
R5SS0	7806 0198h

Figure 4-375. TMU_EXT_CORE0_LOG2F32_R3 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R3							
R/W							
0h							

Table 4-775. TMU_EXT_CORE0_LOG2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.376 TMU_EXT_CORE0_LOG2F32_R4 Register

4.1.2.376.1 TMU_EXT_CORE0_LOG2F32_R4 Register (Offset = 1A0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-776. Instance Table

Instance Name	Physical Address
R5SS0	7806 01A0h

Figure 4-376. TMU_EXT_CORE0_LOG2F32_R4 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R4							
R/W							
0h							

Table 4-777. TMU_EXT_CORE0_LOG2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.377 TMU_EXT_CORE0_LOG2F32_R5 Register

4.1.2.377.1 TMU_EXT_CORE0_LOG2F32_R5 Register (Offset = 1A8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-778. Instance Table

Instance Name	Physical Address
R5SS0	7806 01A8h

Figure 4-377. TMU_EXT_CORE0_LOG2F32_R5 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R5							
R/W							
0h							

Table 4-779. TMU_EXT_CORE0_LOG2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.378 TMU_EXT_CORE0_LOG2F32_R6 Register

4.1.2.378.1 TMU_EXT_CORE0_LOG2F32_R6 Register (Offset = 1B0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-780. Instance Table

Instance Name	Physical Address
R5SS0	7806 01B0h

Figure 4-378. TMU_EXT_CORE0_LOG2F32_R6 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R6							
R/W							
0h							

Table 4-781. TMU_EXT_CORE0_LOG2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.379 TMU_EXT_CORE0_LOG2F32_R7 Register

4.1.2.379.1 TMU_EXT_CORE0_LOG2F32_R7 Register (Offset = 1B8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-782. Instance Table

Instance Name	Physical Address
R5SS0	7806 01B8h

Figure 4-379. TMU_EXT_CORE0_LOG2F32_R7 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R7							
R/W							
0h							

Table 4-783. TMU_EXT_CORE0_LOG2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.380 TMU_EXT_CORE0_QUADF32_X_R0_R1 Register

4.1.2.380.1 TMU_EXT_CORE0_QUADF32_X_R0_R1 Register (Offset = 1C0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R0 and R1.

Return to [Summary Table](#)

Table 4-784. Instance Table

Instance Name	Physical Address
R5SS0	7806 01C0h

Figure 4-380. TMU_EXT_CORE0_QUADF32_X_R0_R1 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R0_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R0_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R0_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R0_R1							
R/W							
0h							

Table 4-785. TMU_EXT_CORE0_QUADF32_X_R0_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R0_R1	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R0 and R1 after 5 cycles

4.1.2.381 TMU_EXT_CORE0_QUADF32_X_R1_R2 Register

4.1.2.381.1 TMU_EXT_CORE0_QUADF32_X_R1_R2 Register (Offset = 1C8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R1 and R2.

Return to [Summary Table](#)

Table 4-786. Instance Table

Instance Name	Physical Address
R5SS0	7806 01C8h

Figure 4-381. TMU_EXT_CORE0_QUADF32_X_R1_R2 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R1_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R1_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R1_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R1_R2							
R/W							
0h							

Table 4-787. TMU_EXT_CORE0_QUADF32_X_R1_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R1_R2	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R1 and R2 after 5 cycles

4.1.2.382 TMU_EXT_CORE0_QUADF32_X_R2_R3 Register

4.1.2.382.1 TMU_EXT_CORE0_QUADF32_X_R2_R3 Register (Offset = 1D0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R2 and R3.

Return to [Summary Table](#)

Table 4-788. Instance Table

Instance Name	Physical Address
R5SS0	7806 01D0h

Figure 4-382. TMU_EXT_CORE0_QUADF32_X_R2_R3 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R2_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R2_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R2_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R2_R3							
R/W							
0h							

Table 4-789. TMU_EXT_CORE0_QUADF32_X_R2_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R2_R3	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R2 and R3 after 5 cycles

4.1.2.383 TMU_EXT_CORE0_QUADF32_X_R3_R4 Register

4.1.2.383.1 TMU_EXT_CORE0_QUADF32_X_R3_R4 Register (Offset = 1D8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R3 and R4.

Return to [Summary Table](#)

Table 4-790. Instance Table

Instance Name	Physical Address
R5SS0	7806 01D8h

Figure 4-383. TMU_EXT_CORE0_QUADF32_X_R3_R4 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R3_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R3_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R3_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R3_R4							
R/W							
0h							

Table 4-791. TMU_EXT_CORE0_QUADF32_X_R3_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R3_R4	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R3 and R4 after 5 cycles

4.1.2.384 TMU_EXT_CORE0_QUADF32_X_R4_R5 Register

4.1.2.384.1 TMU_EXT_CORE0_QUADF32_X_R4_R5 Register (Offset = 1E0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R4 and R5.

Return to [Summary Table](#)

Table 4-792. Instance Table

Instance Name	Physical Address
R5SS0	7806 01E0h

Figure 4-384. TMU_EXT_CORE0_QUADF32_X_R4_R5 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R4_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R4_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R4_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R4_R5							
R/W							
0h							

Table 4-793. TMU_EXT_CORE0_QUADF32_X_R4_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R4_R5	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R4 and R5 after 5 cycles

4.1.2.385 TMU_EXT_CORE0_QUADF32_X_R5SS0_R6 Register

4.1.2.385.1 TMU_EXT_CORE0_QUADF32_X_R5SS0_R6 Register (Offset = 1E8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R5 and R6.

Return to [Summary Table](#)

Table 4-794. Instance Table

Instance Name	Physical Address
R5SS0	7806 01E8h

Figure 4-385. TMU_EXT_CORE0_QUADF32_X_R5SS0_R6 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R5_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R5_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R5_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R5_R6							
R/W							
0h							

Table 4-795. TMU_EXT_CORE0_QUADF32_X_R5SS0_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R5_R6	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R5 and R6 after 5 cycles

4.1.2.386 TMU_EXT_CORE0_QUADF32_X_R6_R7 Register

4.1.2.386.1 TMU_EXT_CORE0_QUADF32_X_R6_R7 Register (Offset = 1F0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R6 and R7.

Return to [Summary Table](#)

Table 4-796. Instance Table

Instance Name	Physical Address
R5SS0	7806 01F0h

Figure 4-386. TMU_EXT_CORE0_QUADF32_X_R6_R7 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R6_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R6_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R6_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R6_R7							
R/W							
0h							

Table 4-797. TMU_EXT_CORE0_QUADF32_X_R6_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R6_R7	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R6 and R7 after 5 cycles

4.1.2.387 TMU_EXT_CORE0_RESULT_R0 Register

4.1.2.387.1 TMU_EXT_CORE0_RESULT_R0 Register (Offset = 280h) [reset = 0h]

R0 result register.

Return to [Summary Table](#)

Table 4-798. Instance Table

Instance Name	Physical Address
R5SS0	7806 0280h

Figure 4-387. TMU_EXT_CORE0_RESULT_R0 Name Register

31	30	29	28	27	26	25	24
R0							
R							
0h							
23	22	21	20	19	18	17	16
R0							
R							
0h							
15	14	13	12	11	10	9	8
R0							
R							
0h							
7	6	5	4	3	2	1	0
R0							
R							
0h							

Table 4-799. TMU_EXT_CORE0_RESULT_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R0	R	0h	R0 result register

4.1.2.388 TMU_EXT_CORE0_RESULT_R1 Register

4.1.2.388.1 TMU_EXT_CORE0_RESULT_R1 Register (Offset = 288h) [reset = 0h]

R1 result register.

Return to [Summary Table](#)

Table 4-800. Instance Table

Instance Name	Physical Address
R5SS0	7806 0288h

Figure 4-388. TMU_EXT_CORE0_RESULT_R1 Name Register

31	30	29	28	27	26	25	24
R1							
R							
0h							
23	22	21	20	19	18	17	16
R1							
R							
0h							
15	14	13	12	11	10	9	8
R1							
R							
0h							
7	6	5	4	3	2	1	0
R1							
R							
0h							

Table 4-801. TMU_EXT_CORE0_RESULT_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R1	R	0h	R1 result register

4.1.2.389 TMU_EXT_CORE0_RESULT_R2 Register

4.1.2.389.1 TMU_EXT_CORE0_RESULT_R2 Register (Offset = 290h) [reset = 0h]

R2 result register.

Return to [Summary Table](#)

Table 4-802. Instance Table

Instance Name	Physical Address
R5SS0	7806 0290h

Figure 4-389. TMU_EXT_CORE0_RESULT_R2 Name Register

31	30	29	28	27	26	25	24
R2							
R							
0h							
23	22	21	20	19	18	17	16
R2							
R							
0h							
15	14	13	12	11	10	9	8
R2							
R							
0h							
7	6	5	4	3	2	1	0
R2							
R							
0h							

Table 4-803. TMU_EXT_CORE0_RESULT_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R2	R	0h	R2 result register

4.1.2.390 TMU_EXT_CORE0_RESULT_R3 Register

4.1.2.390.1 TMU_EXT_CORE0_RESULT_R3 Register (Offset = 298h) [reset = 0h]

R3 result register.

Return to [Summary Table](#)

Table 4-804. Instance Table

Instance Name	Physical Address
R5SS0	7806 0298h

Figure 4-390. TMU_EXT_CORE0_RESULT_R3 Name Register

31	30	29	28	27	26	25	24
R3							
R							
0h							
23	22	21	20	19	18	17	16
R3							
R							
0h							
15	14	13	12	11	10	9	8
R3							
R							
0h							
7	6	5	4	3	2	1	0
R3							
R							
0h							

Table 4-805. TMU_EXT_CORE0_RESULT_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R3	R	0h	R3 result register

4.1.2.391 TMU_EXT_CORE0_RESULT_R4 Register

4.1.2.391.1 TMU_EXT_CORE0_RESULT_R4 Register (Offset = 2A0h) [reset = 0h]

R4 result register.

Return to [Summary Table](#)

Table 4-806. Instance Table

Instance Name	Physical Address
R5SS0	7806 02A0h

Figure 4-391. TMU_EXT_CORE0_RESULT_R4 Name Register

31	30	29	28	27	26	25	24
R4							
R							
0h							
23	22	21	20	19	18	17	16
R4							
R							
0h							
15	14	13	12	11	10	9	8
R4							
R							
0h							
7	6	5	4	3	2	1	0
R4							
R							
0h							

Table 4-807. TMU_EXT_CORE0_RESULT_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R4	R	0h	R4 result register

4.1.2.392 TMU_EXT_CORE0_RESULT_R5 Register

4.1.2.392.1 TMU_EXT_CORE0_RESULT_R5 Register (Offset = 2A8h) [reset = 0h]

R5 result register.

Return to [Summary Table](#)

Table 4-808. Instance Table

Instance Name	Physical Address
R5SS0	7806 02A8h

Figure 4-392. TMU_EXT_CORE0_RESULT_R5 Name Register

31	30	29	28	27	26	25	24
R5							
R							
0h							
23	22	21	20	19	18	17	16
R5							
R							
0h							
15	14	13	12	11	10	9	8
R5							
R							
0h							
7	6	5	4	3	2	1	0
R5							
R							
0h							

Table 4-809. TMU_EXT_CORE0_RESULT_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R5	R	0h	R5 result register

4.1.2.393 TMU_EXT_CORE0_RESULT_R6 Register

4.1.2.393.1 TMU_EXT_CORE0_RESULT_R6 Register (Offset = 2B0h) [reset = 0h]

R6 result register.

Return to [Summary Table](#)

Table 4-810. Instance Table

Instance Name	Physical Address
R5SS0	7806 02B0h

Figure 4-393. TMU_EXT_CORE0_RESULT_R6 Name Register

31	30	29	28	27	26	25	24
R6							
R							
0h							
23	22	21	20	19	18	17	16
R6							
R							
0h							
15	14	13	12	11	10	9	8
R6							
R							
0h							
7	6	5	4	3	2	1	0
R6							
R							
0h							

Table 4-811. TMU_EXT_CORE0_RESULT_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R6	R	0h	R6 result register

4.1.2.394 TMU_EXT_CORE0_RESULT_R7 Register

4.1.2.394.1 TMU_EXT_CORE0_RESULT_R7 Register (Offset = 2B8h) [reset = 0h]

R7 result register.

Return to [Summary Table](#)

Table 4-812. Instance Table

Instance Name	Physical Address
R5SS0	7806 02B8h

Figure 4-394. TMU_EXT_CORE0_RESULT_R7 Name Register

31	30	29	28	27	26	25	24
R7							
R							
0h							
23	22	21	20	19	18	17	16
R7							
R							
0h							
15	14	13	12	11	10	9	8
R7							
R							
0h							
7	6	5	4	3	2	1	0
R7							
R							
0h							

Table 4-813. TMU_EXT_CORE0_RESULT_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R7	R	0h	R7 result register

4.1.2.395 TMU_EXT_CORE0_CSAVE_R0 Register

4.1.2.395.1 TMU_EXT_CORE0_CSAVE_R0 Register (Offset = 2C0h) [reset = 0h]

Context save of R0 result register.

Return to [Summary Table](#)

Table 4-814. Instance Table

Instance Name	Physical Address
R5SS0	7806 02C0h

Figure 4-395. TMU_EXT_CORE0_CSAVE_R0 Name Register

31	30	29	28	27	26	25	24
CSAVE_R0							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R0							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R0							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R0							
R							
0h							

Table 4-815. TMU_EXT_CORE0_CSAVE_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R0	R	0h	Context save of R0 result register

4.1.2.396 TMU_EXT_CORE0_CSAVE_R1 Register

4.1.2.396.1 TMU_EXT_CORE0_CSAVE_R1 Register (Offset = 2C8h) [reset = 0h]

Context save of R1 result register.

Return to [Summary Table](#)

Table 4-816. Instance Table

Instance Name	Physical Address
R5SS0	7806 02C8h

Figure 4-396. TMU_EXT_CORE0_CSAVE_R1 Name Register

31	30	29	28	27	26	25	24
CSAVE_R1							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R1							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R1							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R1							
R							
0h							

Table 4-817. TMU_EXT_CORE0_CSAVE_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R1	R	0h	Context save of R1 result register

4.1.2.397 TMU_EXT_CORE0_CSAVE_R2 Register

4.1.2.397.1 TMU_EXT_CORE0_CSAVE_R2 Register (Offset = 2D0h) [reset = 0h]

Context save of R2 result register.

Return to [Summary Table](#)

Table 4-818. Instance Table

Instance Name	Physical Address
R5SS0	7806 02D0h

Figure 4-397. TMU_EXT_CORE0_CSAVE_R2 Name Register

31	30	29	28	27	26	25	24
CSAVE_R2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R2							
R							
0h							

Table 4-819. TMU_EXT_CORE0_CSAVE_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R2	R	0h	Context save of R2 result register

4.1.2.398 TMU_EXT_CORE0_CSAVE_R3 Register

4.1.2.398.1 TMU_EXT_CORE0_CSAVE_R3 Register (Offset = 2D8h) [reset = 0h]

Context save of R3 result register.

Return to [Summary Table](#)

Table 4-820. Instance Table

Instance Name	Physical Address
R5SS0	7806 02D8h

Figure 4-398. TMU_EXT_CORE0_CSAVE_R3 Name Register

31	30	29	28	27	26	25	24
CSAVE_R3							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R3							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R3							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R3							
R							
0h							

Table 4-821. TMU_EXT_CORE0_CSAVE_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R3	R	0h	Context save of R3 result register

4.1.2.399 TMU_EXT_CORE0_CSAVE_R4 Register

4.1.2.399.1 TMU_EXT_CORE0_CSAVE_R4 Register (Offset = 2E0h) [reset = 0h]

Context save of R4 result register.

Return to [Summary Table](#)

Table 4-822. Instance Table

Instance Name	Physical Address
R5SS0	7806 02E0h

Figure 4-399. TMU_EXT_CORE0_CSAVE_R4 Name Register

31	30	29	28	27	26	25	24
CSAVE_R4							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R4							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R4							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R4							
R							
0h							

Table 4-823. TMU_EXT_CORE0_CSAVE_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R4	R	0h	Context save of R4 result register

4.1.2.400 TMU_EXT_CORE0_CSAVE_R5 Register

4.1.2.400.1 TMU_EXT_CORE0_CSAVE_R5 Register (Offset = 2E8h) [reset = 0h]

Context save of R5 result register.

Return to [Summary Table](#)

Table 4-824. Instance Table

Instance Name	Physical Address
R5SS0	7806 02E8h

Figure 4-400. TMU_EXT_CORE0_CSAVE_R5 Name Register

31	30	29	28	27	26	25	24
CSAVE_R5							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R5							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R5							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R5							
R							
0h							

Table 4-825. TMU_EXT_CORE0_CSAVE_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R5	R	0h	Context save of R5 result register

4.1.2.401 TMU_EXT_CORE0_CSAVE_R6 Register

4.1.2.401.1 TMU_EXT_CORE0_CSAVE_R6 Register (Offset = 2F0h) [reset = 0h]

Context save of R6 result register.

Return to [Summary Table](#)

Table 4-826. Instance Table

Instance Name	Physical Address
R5SS0	7806 02F0h

Figure 4-401. TMU_EXT_CORE0_CSAVE_R6 Name Register

31	30	29	28	27	26	25	24
CSAVE_R6							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R6							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R6							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R6							
R							
0h							

Table 4-827. TMU_EXT_CORE0_CSAVE_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R6	R	0h	Context save of R6 result register

4.1.2.402 TMU_EXT_CORE0_CSAVE_R7 Register

4.1.2.402.1 TMU_EXT_CORE0_CSAVE_R7 Register (Offset = 2F8h) [reset = 0h]

Context save of R7 result register.

Return to [Summary Table](#)

Table 4-828. Instance Table

Instance Name	Physical Address
R5SS0	7806 02F8h

Figure 4-402. TMU_EXT_CORE0_CSAVE_R7 Name Register

31	30	29	28	27	26	25	24
CSAVE_R7							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R7							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R7							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R7							
R							
0h							

Table 4-829. TMU_EXT_CORE0_CSAVE_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R7	R	0h	Context save of R7 result register

4.1.2.403 TMU_EXT_CORE0_CSAVE_OP2 Register

4.1.2.403.1 TMU_EXT_CORE0_CSAVE_OP2 Register (Offset = 300h) [reset = 0h]

Context save of Operarand2 result register.

Return to [Summary Table](#)

Table 4-830. Instance Table

Instance Name	Physical Address
R5SS0	7806 0300h

Figure 4-403. TMU_EXT_CORE0_CSAVE_OP2 Name Register

31	30	29	28	27	26	25	24
CSAVE_OP2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_OP2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_OP2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_OP2							
R							
0h							

Table 4-831. TMU_EXT_CORE0_CSAVE_OP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_OP2	R	0h	Context save of operand 2 [OP2] result register

4.1.2.404 TMU_EXT_CORE0_CONTEXT_SAVE Register

4.1.2.404.1 TMU_EXT_CORE0_CONTEXT_SAVE Register (Offset = 308h) [reset = 0h]

Register to initiate context save of result registers.

Return to [Summary Table](#)

Table 4-832. Instance Table

Instance Name	Physical Address
R5SS0	7806 0308h

Figure 4-404. TMU_EXT_CORE0_CONTEXT_SAVE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							SAVE
R							R/W1TS
0h							0h

Table 4-833. TMU_EXT_CORE0_CONTEXT_SAVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	SAVE	R/W1TS	0h	Writing one will initiate context save. Context save will be done only after completion all operations initiated by master before context save was issued. Results registers R0 to R3 and Operand2 will be saved. Note: Context is saved within IP, not to external memory.

4.1.2.405 TMU_EXT_CORE0_CONTEXT_RESTORE Register

4.1.2.405.1 TMU_EXT_CORE0_CONTEXT_RESTORE Register (Offset = 310h) [reset = 0h]

Register to initiate context restore of result registers.

Return to [Summary Table](#)

Table 4-834. Instance Table

Instance Name	Physical Address
R5SS0	7806 0310h

Figure 4-405. TMU_EXT_CORE0_CONTEXT_RESTORE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							RESTORE
R							R/W1TS
0h							0h

Table 4-835. TMU_EXT_CORE0_CONTEXT_RESTORE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	RESTORE	R/W1TS	0h	Writing one will initiate context restore. Results registers R0 to R3 and Operand2 will be restored.

4.1.2.406 TMU_EXT_CORE0_STF Register

4.1.2.406.1 TMU_EXT_CORE0_STF Register (Offset = 348h) [reset = 0h]

TMU status Register.

Return to [Summary Table](#)

Table 4-836. Instance Table

Instance Name	Physical Address
R5SS0	7806 0348h

Figure 4-406. TMU_EXT_CORE0_STF Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2						LUF_WR_EN	LVF_WR_EN
R						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED_1						LUF	LVF
R						R/W	R/W
0h						0h	0h

Table 4-837. TMU_EXT_CORE0_STF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED_2	R	0h	Reserved
9	LUF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/ disables write to LVF [[br] 0:Disbles write to LUF 1:Enables write to LUF
8	LVF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/ disables write to LVF [[br] 0:Disbles write to LVF 1:Enables write to LVF
7:2	RESERVED_1	R	0h	Reserved
1	LUF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LUF_WR_EN Is written with '1'
0	LVF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LVF_WR_EN Is written with '1'

4.1.2.407 TMU_EXT_CORE0_PARITY_TEST Register

4.1.2.407.1 TMU_EXT_CORE0_PARITY_TEST Register (Offset = 380h) [reset = 0h]

Enabling the parity test feature.

Return to [Summary Table](#)

Table 4-838. Instance Table

Instance Name	Physical Address
R5SS0	7806 0380h

Figure 4-407. TMU_EXT_CORE0_PARITY_TEST Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				TESTEN			
R				R/W			
0h				0h			

Table 4-839. TMU_EXT_CORE0_PARITY_TEST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:4	RESERVED_1	R	0h	Reserved
3:0	TESTEN	R/W	0h	1010: Parity test feature is enabled All other values: Parity test feature is disabled Note: When the parity test feature is enabled, actual registers are not accessible in the memory map. Instead, the parity values are accessible. Parity is computed for every byte and the corresponding parity value is available at the bit-0 of every byte. Value of '1' written to the parity bit after enabling the parity test feature can be used to inject the error by inverting the stored parity value.

4.1.2.408 TMU_EXT_CORE0_LCM_LOCK Register

4.1.2.408.1 TMU_EXT_CORE0_LCM_LOCK Register (Offset = 390h) [reset = 0h]

LCM lock configuration.

Return to [Summary Table](#)

Table 4-840. Instance Table

Instance Name	Physical Address
R5SS0	7806 0390h

Figure 4-408. TMU_EXT_CORE0_LCM_LOCK Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W
0h							0h

Table 4-841. TMU_EXT_CORE0_LCM_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W	0h	0: Register configuration is not locked. [[br] 1: Register configuration is locked.

4.1.2.409 TMU_EXT_CORE0_LCM_COMMIT Register

4.1.2.409.1 TMU_EXT_CORE0_LCM_COMMIT Register (Offset = 3A0h) [reset = 0h]

LCM commit configuration.

Return to [Summary Table](#)

Table 4-842. Instance Table

Instance Name	Physical Address
R5SS0	7806 03A0h

Figure 4-409. TMU_EXT_CORE0_LCM_COMMIT Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W1TS
0h							0h

Table 4-843. TMU_EXT_CORE0_LCM_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W1TS	0h	0: Register lock configuration is not committed. [[br] 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration.

4.1.2.410 TCMB_CORE0_START Register

4.1.2.410.1 TCMB_CORE0_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-844. Instance Table

Instance Name	Physical Address
R5SS0	7810 0000h

Figure 4-410. TCMB_CORE0_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-845. TCMB_CORE0_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TCMB start address

4.1.2.411 TCMB_CORE0_END Register

4.1.2.411.1 TCMB_CORE0_END Register (Offset = 3FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-846. Instance Table

Instance Name	Physical Address
R5SS0	7813 FFFCh

Figure 4-411. TCMB_CORE0_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-847. TCMB_CORE0_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TCMB end address

4.1.2.412 TCMA_CORE1_START Register

4.1.2.412.1 TCMA_CORE1_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-848. Instance Table

Instance Name	Physical Address
R5SS0	7820 0000h

Figure 4-412. TCMA_CORE1_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-849. TCMA_CORE1_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TCMA start address

4.1.2.413 TCMA_CORE1_END Register

4.1.2.413.1 TCMA_CORE1_END Register (Offset = 1FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-850. Instance Table

Instance Name	Physical Address
R5SS0	7821 FFFCh

Figure 4-413. TCMA_CORE1_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-851. TCMA_CORE1_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TCMA end address

4.1.2.414 TMU_EXT_CORE1_REVISION Register

4.1.2.414.1 TMU_EXT_CORE1_REVISION Register (Offset = 0h) [reset = 4000000h]

IP revision id register.

Return to [Summary Table](#)

Table 4-852. Instance Table

Instance Name	Physical Address
R5SS0	7826 0000h

Figure 4-414. TMU_EXT_CORE1_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED_1		FUNC			
R		R		R			
1h		0h		0h			
23	22	21	20	19	18	17	16
FUNC							
R							
0h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-853. TMU_EXT_CORE1_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	This identifies the scheme revision ID register type implemented for this module
29:28	RESERVED_1	R	0h	Reserved
27:16	FUNC	R	0h	Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned; for compatible modules, the same number is maintained.
15:11	RTL	R	0h	Design Release Number Incremented for releases due to spec changes or post-release design changes. Reset to 0 when either MAJOR or MINOR is incremented.
10:8	MAJOR	R	0h	Major Revision Number Represents major changes to the module [e.g. entirely new features are added/changed]. The major revision number for this module.
7:6	CUSTOM	R	0h	Custom Module Number Indicates a special version of the module. May not be supported by standard software.
5:0	MINOR	R	0h	Minor Revision Number Represents minor changes to the module [e.g. enhancements to existing features]. The minor revision number for this module.

4.1.2.415 TMU_EXT_CORE1_SINPUF32_R0 Register

4.1.2.415.1 TMU_EXT_CORE1_SINPUF32_R0 Register (Offset = 40h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-854. Instance Table

Instance Name	Physical Address
R5SS0	7826 0040h

Figure 4-415. TMU_EXT_CORE1_SINPUF32_R0 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R0							
R/W							
0h							

Table 4-855. TMU_EXT_CORE1_SINPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.416 TMU_EXT_CORE1_SINPUF32_R1 Register

4.1.2.416.1 TMU_EXT_CORE1_SINPUF32_R1 Register (Offset = 48h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-856. Instance Table

Instance Name	Physical Address
R5SS0	7826 0048h

Figure 4-416. TMU_EXT_CORE1_SINPUF32_R1 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R1							
R/W							
0h							

Table 4-857. TMU_EXT_CORE1_SINPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.417 TMU_EXT_CORE1_SINPUF32_R2 Register

4.1.2.417.1 TMU_EXT_CORE1_SINPUF32_R2 Register (Offset = 50h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-858. Instance Table

Instance Name	Physical Address
R5SS0	7826 0050h

Figure 4-417. TMU_EXT_CORE1_SINPUF32_R2 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R2							
R/W							
0h							

Table 4-859. TMU_EXT_CORE1_SINPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.418 TMU_EXT_CORE1_SINPUF32_R3 Register

4.1.2.418.1 TMU_EXT_CORE1_SINPUF32_R3 Register (Offset = 58h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-860. Instance Table

Instance Name	Physical Address
R5SS0	7826 0058h

Figure 4-418. TMU_EXT_CORE1_SINPUF32_R3 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R3							
R/W							
0h							

Table 4-861. TMU_EXT_CORE1_SINPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.419 TMU_EXT_CORE1_SINPUF32_R4 Register

4.1.2.419.1 TMU_EXT_CORE1_SINPUF32_R4 Register (Offset = 60h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-862. Instance Table

Instance Name	Physical Address
R5SS0	7826 0060h

Figure 4-419. TMU_EXT_CORE1_SINPUF32_R4 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R4							
R/W							
0h							

Table 4-863. TMU_EXT_CORE1_SINPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.420 TMU_EXT_CORE1_SINPUF32_R5 Register

4.1.2.420.1 TMU_EXT_CORE1_SINPUF32_R5 Register (Offset = 68h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-864. Instance Table

Instance Name	Physical Address
R5SS0	7826 0068h

Figure 4-420. TMU_EXT_CORE1_SINPUF32_R5 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R5							
R/W							
0h							

Table 4-865. TMU_EXT_CORE1_SINPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.421 TMU_EXT_CORE1_SINPUF32_R6 Register

4.1.2.421.1 TMU_EXT_CORE1_SINPUF32_R6 Register (Offset = 70h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-866. Instance Table

Instance Name	Physical Address
R5SS0	7826 0070h

Figure 4-421. TMU_EXT_CORE1_SINPUF32_R6 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R6							
R/W							
0h							

Table 4-867. TMU_EXT_CORE1_SINPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.422 TMU_EXT_CORE1_SINPUF32_R7 Register

4.1.2.422.1 TMU_EXT_CORE1_SINPUF32_R7 Register (Offset = 78h) [reset = 0h]

Updates operand 1 for SINPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-868. Instance Table

Instance Name	Physical Address
R5SS0	7826 0078h

Figure 4-422. TMU_EXT_CORE1_SINPUF32_R7 Name Register

31	30	29	28	27	26	25	24
SINPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
SINPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
SINPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
SINPUF32_R7							
R/W							
0h							

Table 4-869. TMU_EXT_CORE1_SINPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SINPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger SINPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.423 TMU_EXT_CORE1_COSPUF32_R0 Register

4.1.2.423.1 TMU_EXT_CORE1_COSPUF32_R0 Register (Offset = 80h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-870. Instance Table

Instance Name	Physical Address
R5SS0	7826 0080h

Figure 4-423. TMU_EXT_CORE1_COSPUF32_R0 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R0							
R/W							
0h							

Table 4-871. TMU_EXT_CORE1_COSPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.424 TMU_EXT_CORE1_COSPUF32_R1 Register

4.1.2.424.1 TMU_EXT_CORE1_COSPUF32_R1 Register (Offset = 88h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-872. Instance Table

Instance Name	Physical Address
R5SS0	7826 0088h

Figure 4-424. TMU_EXT_CORE1_COSPUF32_R1 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R1							
R/W							
0h							

Table 4-873. TMU_EXT_CORE1_COSPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.425 TMU_EXT_CORE1_COSPUF32_R2 Register

4.1.2.425.1 TMU_EXT_CORE1_COSPUF32_R2 Register (Offset = 90h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-874. Instance Table

Instance Name	Physical Address
R5SS0	7826 0090h

Figure 4-425. TMU_EXT_CORE1_COSPUF32_R2 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R2							
R/W							
0h							

Table 4-875. TMU_EXT_CORE1_COSPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.426 TMU_EXT_CORE1_COSPUF32_R3 Register

4.1.2.426.1 TMU_EXT_CORE1_COSPUF32_R3 Register (Offset = 98h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-876. Instance Table

Instance Name	Physical Address
R5SS0	7826 0098h

Figure 4-426. TMU_EXT_CORE1_COSPUF32_R3 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R3							
R/W							
0h							

Table 4-877. TMU_EXT_CORE1_COSPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.427 TMU_EXT_CORE1_COSPUF32_R4 Register

4.1.2.427.1 TMU_EXT_CORE1_COSPUF32_R4 Register (Offset = A0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-878. Instance Table

Instance Name	Physical Address
R5SS0	7826 00A0h

Figure 4-427. TMU_EXT_CORE1_COSPUF32_R4 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R4							
R/W							
0h							

Table 4-879. TMU_EXT_CORE1_COSPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.428 TMU_EXT_CORE1_COSPUF32_R5 Register

4.1.2.428.1 TMU_EXT_CORE1_COSPUF32_R5 Register (Offset = A8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-880. Instance Table

Instance Name	Physical Address
R5SS0	7826 00A8h

Figure 4-428. TMU_EXT_CORE1_COSPUF32_R5 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R5							
R/W							
0h							

Table 4-881. TMU_EXT_CORE1_COSPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.429 TMU_EXT_CORE1_COSPUF32_R6 Register

4.1.2.429.1 TMU_EXT_CORE1_COSPUF32_R6 Register (Offset = B0h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-882. Instance Table

Instance Name	Physical Address
R5SS0	7826 00B0h

Figure 4-429. TMU_EXT_CORE1_COSPUF32_R6 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R6							
R/W							
0h							

Table 4-883. TMU_EXT_CORE1_COSPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.430 TMU_EXT_CORE1_COSPUF32_R7 Register

4.1.2.430.1 TMU_EXT_CORE1_COSPUF32_R7 Register (Offset = B8h) [reset = 0h]

Updates operand 1 for COSPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-884. Instance Table

Instance Name	Physical Address
R5SS0	7826 00B8h

Figure 4-430. TMU_EXT_CORE1_COSPUF32_R7 Name Register

31	30	29	28	27	26	25	24
COSPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
COSPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
COSPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
COSPUF32_R7							
R/W							
0h							

Table 4-885. TMU_EXT_CORE1_COSPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COSPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger COSPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.431 TMU_EXT_CORE1_ATANPUF32_R0 Register

4.1.2.431.1 TMU_EXT_CORE1_ATANPUF32_R0 Register (Offset = C0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-886. Instance Table

Instance Name	Physical Address
R5SS0	7826 00C0h

Figure 4-431. TMU_EXT_CORE1_ATANPUF32_R0 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R0							
R/W							
0h							

Table 4-887. TMU_EXT_CORE1_ATANPUF32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R0 after 4 cycles

4.1.2.432 TMU_EXT_CORE1_ATANPUF32_R1 Register

4.1.2.432.1 TMU_EXT_CORE1_ATANPUF32_R1 Register (Offset = C8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-888. Instance Table

Instance Name	Physical Address
R5SS0	7826 00C8h

Figure 4-432. TMU_EXT_CORE1_ATANPUF32_R1 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R1							
R/W							
0h							

Table 4-889. TMU_EXT_CORE1_ATANPUF32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R1 after 4 cycles

4.1.2.433 TMU_EXT_CORE1_ATANPUF32_R2 Register

4.1.2.433.1 TMU_EXT_CORE1_ATANPUF32_R2 Register (Offset = D0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-890. Instance Table

Instance Name	Physical Address
R5SS0	7826 00D0h

Figure 4-433. TMU_EXT_CORE1_ATANPUF32_R2 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R2							
R/W							
0h							

Table 4-891. TMU_EXT_CORE1_ATANPUF32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R2 after 4 cycles

4.1.2.434 TMU_EXT_CORE1_ATANPUF32_R3 Register

4.1.2.434.1 TMU_EXT_CORE1_ATANPUF32_R3 Register (Offset = D8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-892. Instance Table

Instance Name	Physical Address
R5SS0	7826 00D8h

Figure 4-434. TMU_EXT_CORE1_ATANPUF32_R3 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R3							
R/W							
0h							

Table 4-893. TMU_EXT_CORE1_ATANPUF32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R3 after 4 cycles

4.1.2.435 TMU_EXT_CORE1_ATANPUF32_R4 Register

4.1.2.435.1 TMU_EXT_CORE1_ATANPUF32_R4 Register (Offset = E0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-894. Instance Table

Instance Name	Physical Address
R5SS0	7826 00E0h

Figure 4-435. TMU_EXT_CORE1_ATANPUF32_R4 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R4							
R/W							
0h							

Table 4-895. TMU_EXT_CORE1_ATANPUF32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R4 after 4 cycles

4.1.2.436 TMU_EXT_CORE1_ATANPUF32_R5 Register

4.1.2.436.1 TMU_EXT_CORE1_ATANPUF32_R5 Register (Offset = E8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-896. Instance Table

Instance Name	Physical Address
R5SS0	7826 00E8h

Figure 4-436. TMU_EXT_CORE1_ATANPUF32_R5 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R5							
R/W							
0h							

Table 4-897. TMU_EXT_CORE1_ATANPUF32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R5 after 4 cycles

4.1.2.437 TMU_EXT_CORE1_ATANPUF32_R6 Register

4.1.2.437.1 TMU_EXT_CORE1_ATANPUF32_R6 Register (Offset = F0h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-898. Instance Table

Instance Name	Physical Address
R5SS0	7826 00F0h

Figure 4-437. TMU_EXT_CORE1_ATANPUF32_R6 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R6							
R/W							
0h							

Table 4-899. TMU_EXT_CORE1_ATANPUF32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R6 after 4 cycles

4.1.2.438 TMU_EXT_CORE1_ATANPUF32_R7 Register

4.1.2.438.1 TMU_EXT_CORE1_ATANPUF32_R7 Register (Offset = F8h) [reset = 0h]

Updates operand 1 for ATANPUF32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-900. Instance Table

Instance Name	Physical Address
R5SS0	7826 00F8h

Figure 4-438. TMU_EXT_CORE1_ATANPUF32_R7 Name Register

31	30	29	28	27	26	25	24
ATANPUF32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
ATANPUF32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
ATANPUF32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
ATANPUF32_R7							
R/W							
0h							

Table 4-901. TMU_EXT_CORE1_ATANPUF32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ATANPUF32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger ATANPUF32 operation Result will be saved to R7 after 4 cycles

4.1.2.439 TMU_EXT_CORE1_IEXP2F32_R0 Register

4.1.2.439.1 TMU_EXT_CORE1_IEXP2F32_R0 Register (Offset = 140h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-902. Instance Table

Instance Name	Physical Address
R5SS0	7826 0140h

Figure 4-439. TMU_EXT_CORE1_IEXP2F32_R0 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R0							
R/W							
0h							

Table 4-903. TMU_EXT_CORE1_IEXP2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.440 TMU_EXT_CORE1_IEXP2F32_R1 Register

4.1.2.440.1 TMU_EXT_CORE1_IEXP2F32_R1 Register (Offset = 148h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-904. Instance Table

Instance Name	Physical Address
R5SS0	7826 0148h

Figure 4-440. TMU_EXT_CORE1_IEXP2F32_R1 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R1							
R/W							
0h							

Table 4-905. TMU_EXT_CORE1_IEXP2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.441 TMU_EXT_CORE1_IEXP2F32_R2 Register

4.1.2.441.1 TMU_EXT_CORE1_IEXP2F32_R2 Register (Offset = 150h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-906. Instance Table

Instance Name	Physical Address
R5SS0	7826 0150h

Figure 4-441. TMU_EXT_CORE1_IEXP2F32_R2 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R2							
R/W							
0h							

Table 4-907. TMU_EXT_CORE1_IEXP2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.442 TMU_EXT_CORE1_IEXP2F32_R3 Register

4.1.2.442.1 TMU_EXT_CORE1_IEXP2F32_R3 Register (Offset = 158h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-908. Instance Table

Instance Name	Physical Address
R5SS0	7826 0158h

Figure 4-442. TMU_EXT_CORE1_IEXP2F32_R3 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R3							
R/W							
0h							

Table 4-909. TMU_EXT_CORE1_IEXP2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.443 TMU_EXT_CORE1_IEXP2F32_R4 Register

4.1.2.443.1 TMU_EXT_CORE1_IEXP2F32_R4 Register (Offset = 160h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-910. Instance Table

Instance Name	Physical Address
R5SS0	7826 0160h

Figure 4-443. TMU_EXT_CORE1_IEXP2F32_R4 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R4							
R/W							
0h							

Table 4-911. TMU_EXT_CORE1_IEXP2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.444 TMU_EXT_CORE1_IEXP2F32_R5 Register

4.1.2.444.1 TMU_EXT_CORE1_IEXP2F32_R5 Register (Offset = 168h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-912. Instance Table

Instance Name	Physical Address
R5SS0	7826 0168h

Figure 4-444. TMU_EXT_CORE1_IEXP2F32_R5 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R5							
R/W							
0h							

Table 4-913. TMU_EXT_CORE1_IEXP2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.445 TMU_EXT_CORE1_IEXP2F32_R6 Register

4.1.2.445.1 TMU_EXT_CORE1_IEXP2F32_R6 Register (Offset = 170h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-914. Instance Table

Instance Name	Physical Address
R5SS0	7826 0170h

Figure 4-445. TMU_EXT_CORE1_IEXP2F32_R6 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R6							
R/W							
0h							

Table 4-915. TMU_EXT_CORE1_IEXP2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.446 TMU_EXT_CORE1_IEXP2F32_R7 Register

4.1.2.446.1 TMU_EXT_CORE1_IEXP2F32_R7 Register (Offset = 178h) [reset = 0h]

Updates operand 1 for IEXP2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-916. Instance Table

Instance Name	Physical Address
R5SS0	7826 0178h

Figure 4-446. TMU_EXT_CORE1_IEXP2F32_R7 Name Register

31	30	29	28	27	26	25	24
IEXP2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
IEXP2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
IEXP2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
IEXP2F32_R7							
R/W							
0h							

Table 4-917. TMU_EXT_CORE1_IEXP2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IEXP2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger IEXP2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.447 TMU_EXT_CORE1_LOG2F32_R0 Register

4.1.2.447.1 TMU_EXT_CORE1_LOG2F32_R0 Register (Offset = 180h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R0.

Return to [Summary Table](#)

Table 4-918. Instance Table

Instance Name	Physical Address
R5SS0	7826 0180h

Figure 4-447. TMU_EXT_CORE1_LOG2F32_R0 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R0							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R0							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R0							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R0							
R/W							
0h							

Table 4-919. TMU_EXT_CORE1_LOG2F32_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R0	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R0 after 4 cycles

4.1.2.448 TMU_EXT_CORE1_LOG2F32_R1 Register

4.1.2.448.1 TMU_EXT_CORE1_LOG2F32_R1 Register (Offset = 188h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R1.

Return to [Summary Table](#)

Table 4-920. Instance Table

Instance Name	Physical Address
R5SS0	7826 0188h

Figure 4-448. TMU_EXT_CORE1_LOG2F32_R1 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R1							
R/W							
0h							

Table 4-921. TMU_EXT_CORE1_LOG2F32_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R1	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R1 after 4 cycles

4.1.2.449 TMU_EXT_CORE1_LOG2F32_R2 Register

4.1.2.449.1 TMU_EXT_CORE1_LOG2F32_R2 Register (Offset = 190h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R2.

Return to [Summary Table](#)

Table 4-922. Instance Table

Instance Name	Physical Address
R5SS0	7826 0190h

Figure 4-449. TMU_EXT_CORE1_LOG2F32_R2 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R2							
R/W							
0h							

Table 4-923. TMU_EXT_CORE1_LOG2F32_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R2	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R2 after 4 cycles

4.1.2.450 TMU_EXT_CORE1_LOG2F32_R3 Register

4.1.2.450.1 TMU_EXT_CORE1_LOG2F32_R3 Register (Offset = 198h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R3.

Return to [Summary Table](#)

Table 4-924. Instance Table

Instance Name	Physical Address
R5SS0	7826 0198h

Figure 4-450. TMU_EXT_CORE1_LOG2F32_R3 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R3							
R/W							
0h							

Table 4-925. TMU_EXT_CORE1_LOG2F32_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R3	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R3 after 4 cycles

4.1.2.451 TMU_EXT_CORE1_LOG2F32_R4 Register

4.1.2.451.1 TMU_EXT_CORE1_LOG2F32_R4 Register (Offset = 1A0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R4.

Return to [Summary Table](#)

Table 4-926. Instance Table

Instance Name	Physical Address
R5SS0	7826 01A0h

Figure 4-451. TMU_EXT_CORE1_LOG2F32_R4 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R4							
R/W							
0h							

Table 4-927. TMU_EXT_CORE1_LOG2F32_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R4	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R4 after 4 cycles

4.1.2.452 TMU_EXT_CORE1_LOG2F32_R5 Register

4.1.2.452.1 TMU_EXT_CORE1_LOG2F32_R5 Register (Offset = 1A8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R5.

Return to [Summary Table](#)

Table 4-928. Instance Table

Instance Name	Physical Address
R5SS0	7826 01A8h

Figure 4-452. TMU_EXT_CORE1_LOG2F32_R5 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R5							
R/W							
0h							

Table 4-929. TMU_EXT_CORE1_LOG2F32_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R5	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R5 after 4 cycles

4.1.2.453 TMU_EXT_CORE1_LOG2F32_R6 Register

4.1.2.453.1 TMU_EXT_CORE1_LOG2F32_R6 Register (Offset = 1B0h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R6.

Return to [Summary Table](#)

Table 4-930. Instance Table

Instance Name	Physical Address
R5SS0	7826 01B0h

Figure 4-453. TMU_EXT_CORE1_LOG2F32_R6 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R6							
R/W							
0h							

Table 4-931. TMU_EXT_CORE1_LOG2F32_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R6	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R6 after 4 cycles

4.1.2.454 TMU_EXT_CORE1_LOG2F32_R7 Register

4.1.2.454.1 TMU_EXT_CORE1_LOG2F32_R7 Register (Offset = 1B8h) [reset = 0h]

Updates operand 1 for LOG2F32 operation. Result will be saved to R7.

Return to [Summary Table](#)

Table 4-932. Instance Table

Instance Name	Physical Address
R5SS0	7826 01B8h

Figure 4-454. TMU_EXT_CORE1_LOG2F32_R7 Name Register

31	30	29	28	27	26	25	24
LOG2F32_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
LOG2F32_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
LOG2F32_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
LOG2F32_R7							
R/W							
0h							

Table 4-933. TMU_EXT_CORE1_LOG2F32_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOG2F32_R7	R/W	0h	Write to this register will update Operand 1 Update will trigger LOG2F32 operation Result will be saved to R7 after 4 cycles

4.1.2.455 TMU_EXT_CORE1_QUADF32_X_R0_R1 Register

4.1.2.455.1 TMU_EXT_CORE1_QUADF32_X_R0_R1 Register (Offset = 1C0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R0 and R1.

Return to [Summary Table](#)

Table 4-934. Instance Table

Instance Name	Physical Address
R5SS0	7826 01C0h

Figure 4-455. TMU_EXT_CORE1_QUADF32_X_R0_R1 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R0_R1							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R0_R1							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R0_R1							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R0_R1							
R/W							
0h							

Table 4-935. TMU_EXT_CORE1_QUADF32_X_R0_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R0_R1	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R0 and R1 after 5 cycles

4.1.2.456 TMU_EXT_CORE1_QUADF32_X_R1_R2 Register

4.1.2.456.1 TMU_EXT_CORE1_QUADF32_X_R1_R2 Register (Offset = 1C8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R1 and R2.

Return to [Summary Table](#)

Table 4-936. Instance Table

Instance Name	Physical Address
R5SS0	7826 01C8h

Figure 4-456. TMU_EXT_CORE1_QUADF32_X_R1_R2 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R1_R2							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R1_R2							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R1_R2							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R1_R2							
R/W							
0h							

Table 4-937. TMU_EXT_CORE1_QUADF32_X_R1_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R1_R2	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R1 and R2 after 5 cycles

4.1.2.457 TMU_EXT_CORE1_QUADF32_X_R2_R3 Register

4.1.2.457.1 TMU_EXT_CORE1_QUADF32_X_R2_R3 Register (Offset = 1D0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R2 and R3.

Return to [Summary Table](#)

Table 4-938. Instance Table

Instance Name	Physical Address
R5SS0	7826 01D0h

Figure 4-457. TMU_EXT_CORE1_QUADF32_X_R2_R3 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R2_R3							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R2_R3							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R2_R3							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R2_R3							
R/W							
0h							

Table 4-939. TMU_EXT_CORE1_QUADF32_X_R2_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R2_R3	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R2 and R3 after 5 cycles

4.1.2.458 TMU_EXT_CORE1_QUADF32_X_R3_R4 Register

4.1.2.458.1 TMU_EXT_CORE1_QUADF32_X_R3_R4 Register (Offset = 1D8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R3 and R4.

Return to [Summary Table](#)

Table 4-940. Instance Table

Instance Name	Physical Address
R5SS0	7826 01D8h

Figure 4-458. TMU_EXT_CORE1_QUADF32_X_R3_R4 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R3_R4							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R3_R4							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R3_R4							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R3_R4							
R/W							
0h							

Table 4-941. TMU_EXT_CORE1_QUADF32_X_R3_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R3_R4	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R3 and R4 after 5 cycles

4.1.2.459 TMU_EXT_CORE1_QUADF32_X_R4_R5 Register

4.1.2.459.1 TMU_EXT_CORE1_QUADF32_X_R4_R5 Register (Offset = 1E0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R4 and R5.

Return to [Summary Table](#)

Table 4-942. Instance Table

Instance Name	Physical Address
R5SS0	7826 01E0h

Figure 4-459. TMU_EXT_CORE1_QUADF32_X_R4_R5 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R4_R5							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R4_R5							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R4_R5							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R4_R5							
R/W							
0h							

Table 4-943. TMU_EXT_CORE1_QUADF32_X_R4_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R4_R5	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R4 and R5 after 5 cycles

4.1.2.460 TMU_EXT_CORE1_QUADF32_X_R5SS0_R6 Register

4.1.2.460.1 TMU_EXT_CORE1_QUADF32_X_R5SS0_R6 Register (Offset = 1E8h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R5 and R6.

Return to [Summary Table](#)

Table 4-944. Instance Table

Instance Name	Physical Address
R5SS0	7826 01E8h

Figure 4-460. TMU_EXT_CORE1_QUADF32_X_R5SS0_R6 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R5_R6							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R5_R6							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R5_R6							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R5_R6							
R/W							
0h							

Table 4-945. TMU_EXT_CORE1_QUADF32_X_R5SS0_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R5_R6	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R5 and R6 after 5 cycles

4.1.2.461 TMU_EXT_CORE1_QUADF32_X_R6_R7 Register

4.1.2.461.1 TMU_EXT_CORE1_QUADF32_X_R6_R7 Register (Offset = 1F0h) [reset = 0h]

Updates operand 1 (X) for QUADF32 operation. Result will be saved to R6 and R7.

Return to [Summary Table](#)

Table 4-946. Instance Table

Instance Name	Physical Address
R5SS0	7826 01F0h

Figure 4-461. TMU_EXT_CORE1_QUADF32_X_R6_R7 Name Register

31	30	29	28	27	26	25	24
QUADF32_X_R6_R7							
R/W							
0h							
23	22	21	20	19	18	17	16
QUADF32_X_R6_R7							
R/W							
0h							
15	14	13	12	11	10	9	8
QUADF32_X_R6_R7							
R/W							
0h							
7	6	5	4	3	2	1	0
QUADF32_X_R6_R7							
R/W							
0h							

Table 4-947. TMU_EXT_CORE1_QUADF32_X_R6_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	QUADF32_X_R6_R7	R/W	0h	Write to this register will update Operand 1 Operand 2 must be written first by Writing to register QUADF32_Y Update will trigger QUADF32 operation Result will be saved to R6 and R7 after 5 cycles

4.1.2.462 TMU_EXT_CORE1_RESULT_R0 Register

4.1.2.462.1 TMU_EXT_CORE1_RESULT_R0 Register (Offset = 280h) [reset = 0h]

R0 result register.

Return to [Summary Table](#)

Table 4-948. Instance Table

Instance Name	Physical Address
R5SS0	7826 0280h

Figure 4-462. TMU_EXT_CORE1_RESULT_R0 Name Register

31	30	29	28	27	26	25	24
R0							
R							
0h							
23	22	21	20	19	18	17	16
R0							
R							
0h							
15	14	13	12	11	10	9	8
R0							
R							
0h							
7	6	5	4	3	2	1	0
R0							
R							
0h							

Table 4-949. TMU_EXT_CORE1_RESULT_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R0	R	0h	R0 result register

4.1.2.463 TMU_EXT_CORE1_RESULT_R1 Register

4.1.2.463.1 TMU_EXT_CORE1_RESULT_R1 Register (Offset = 288h) [reset = 0h]

R1 result register.

Return to [Summary Table](#)

Table 4-950. Instance Table

Instance Name	Physical Address
R5SS0	7826 0288h

Figure 4-463. TMU_EXT_CORE1_RESULT_R1 Name Register

31	30	29	28	27	26	25	24
R1							
R							
0h							
23	22	21	20	19	18	17	16
R1							
R							
0h							
15	14	13	12	11	10	9	8
R1							
R							
0h							
7	6	5	4	3	2	1	0
R1							
R							
0h							

Table 4-951. TMU_EXT_CORE1_RESULT_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R1	R	0h	R1 result register

4.1.2.464 TMU_EXT_CORE1_RESULT_R2 Register

4.1.2.464.1 TMU_EXT_CORE1_RESULT_R2 Register (Offset = 290h) [reset = 0h]

R2 result register.

Return to [Summary Table](#)

Table 4-952. Instance Table

Instance Name	Physical Address
R5SS0	7826 0290h

Figure 4-464. TMU_EXT_CORE1_RESULT_R2 Name Register

31	30	29	28	27	26	25	24
R2							
R							
0h							
23	22	21	20	19	18	17	16
R2							
R							
0h							
15	14	13	12	11	10	9	8
R2							
R							
0h							
7	6	5	4	3	2	1	0
R2							
R							
0h							

Table 4-953. TMU_EXT_CORE1_RESULT_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R2	R	0h	R2 result register

4.1.2.465 TMU_EXT_CORE1_RESULT_R3 Register

4.1.2.465.1 TMU_EXT_CORE1_RESULT_R3 Register (Offset = 298h) [reset = 0h]

R3 result register.

Return to [Summary Table](#)

Table 4-954. Instance Table

Instance Name	Physical Address
R5SS0	7826 0298h

Figure 4-465. TMU_EXT_CORE1_RESULT_R3 Name Register

31	30	29	28	27	26	25	24
R3							
R							
0h							
23	22	21	20	19	18	17	16
R3							
R							
0h							
15	14	13	12	11	10	9	8
R3							
R							
0h							
7	6	5	4	3	2	1	0
R3							
R							
0h							

Table 4-955. TMU_EXT_CORE1_RESULT_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R3	R	0h	R3 result register

4.1.2.466 TMU_EXT_CORE1_RESULT_R4 Register

4.1.2.466.1 TMU_EXT_CORE1_RESULT_R4 Register (Offset = 2A0h) [reset = 0h]

R4 result register.

Return to [Summary Table](#)

Table 4-956. Instance Table

Instance Name	Physical Address
R5SS0	7826 02A0h

Figure 4-466. TMU_EXT_CORE1_RESULT_R4 Name Register

31	30	29	28	27	26	25	24
R4							
R							
0h							
23	22	21	20	19	18	17	16
R4							
R							
0h							
15	14	13	12	11	10	9	8
R4							
R							
0h							
7	6	5	4	3	2	1	0
R4							
R							
0h							

Table 4-957. TMU_EXT_CORE1_RESULT_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R4	R	0h	R4 result register

4.1.2.467 TMU_EXT_CORE1_RESULT_R5 Register

4.1.2.467.1 TMU_EXT_CORE1_RESULT_R5 Register (Offset = 2A8h) [reset = 0h]

R5 result register.

Return to [Summary Table](#)

Table 4-958. Instance Table

Instance Name	Physical Address
R5SS0	7826 02A8h

Figure 4-467. TMU_EXT_CORE1_RESULT_R5 Name Register

31	30	29	28	27	26	25	24
R5							
R							
0h							
23	22	21	20	19	18	17	16
R5							
R							
0h							
15	14	13	12	11	10	9	8
R5							
R							
0h							
7	6	5	4	3	2	1	0
R5							
R							
0h							

Table 4-959. TMU_EXT_CORE1_RESULT_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R5	R	0h	R5 result register

4.1.2.468 TMU_EXT_CORE1_RESULT_R6 Register

4.1.2.468.1 TMU_EXT_CORE1_RESULT_R6 Register (Offset = 2B0h) [reset = 0h]

R6 result register.

Return to [Summary Table](#)

Table 4-960. Instance Table

Instance Name	Physical Address
R5SS0	7826 02B0h

Figure 4-468. TMU_EXT_CORE1_RESULT_R6 Name Register

31	30	29	28	27	26	25	24
R6							
R							
0h							
23	22	21	20	19	18	17	16
R6							
R							
0h							
15	14	13	12	11	10	9	8
R6							
R							
0h							
7	6	5	4	3	2	1	0
R6							
R							
0h							

Table 4-961. TMU_EXT_CORE1_RESULT_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R6	R	0h	R6 result register

4.1.2.469 TMU_EXT_CORE1_RESULT_R7 Register

4.1.2.469.1 TMU_EXT_CORE1_RESULT_R7 Register (Offset = 2B8h) [reset = 0h]

R7 result register.

Return to [Summary Table](#)

Table 4-962. Instance Table

Instance Name	Physical Address
R5SS0	7826 02B8h

Figure 4-469. TMU_EXT_CORE1_RESULT_R7 Name Register

31	30	29	28	27	26	25	24
R7							
R							
0h							
23	22	21	20	19	18	17	16
R7							
R							
0h							
15	14	13	12	11	10	9	8
R7							
R							
0h							
7	6	5	4	3	2	1	0
R7							
R							
0h							

Table 4-963. TMU_EXT_CORE1_RESULT_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R7	R	0h	R7 result register

4.1.2.470 TMU_EXT_CORE1_CSAVE_R0 Register

4.1.2.470.1 TMU_EXT_CORE1_CSAVE_R0 Register (Offset = 2C0h) [reset = 0h]

Context save of R0 result register.

Return to [Summary Table](#)

Table 4-964. Instance Table

Instance Name	Physical Address
R5SS0	7826 02C0h

Figure 4-470. TMU_EXT_CORE1_CSAVE_R0 Name Register

31	30	29	28	27	26	25	24
CSAVE_R0							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R0							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R0							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R0							
R							
0h							

Table 4-965. TMU_EXT_CORE1_CSAVE_R0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R0	R	0h	Context save of R0 result register

4.1.2.471 TMU_EXT_CORE1_CSAVE_R1 Register

4.1.2.471.1 TMU_EXT_CORE1_CSAVE_R1 Register (Offset = 2C8h) [reset = 0h]

Context save of R1 result register.

Return to [Summary Table](#)

Table 4-966. Instance Table

Instance Name	Physical Address
R5SS0	7826 02C8h

Figure 4-471. TMU_EXT_CORE1_CSAVE_R1 Name Register

31	30	29	28	27	26	25	24
CSAVE_R1							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R1							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R1							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R1							
R							
0h							

Table 4-967. TMU_EXT_CORE1_CSAVE_R1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R1	R	0h	Context save of R1 result register

4.1.2.472 TMU_EXT_CORE1_CSAVE_R2 Register

4.1.2.472.1 TMU_EXT_CORE1_CSAVE_R2 Register (Offset = 2D0h) [reset = 0h]

Context save of R2 result register.

Return to [Summary Table](#)

Table 4-968. Instance Table

Instance Name	Physical Address
R5SS0	7826 02D0h

Figure 4-472. TMU_EXT_CORE1_CSAVE_R2 Name Register

31	30	29	28	27	26	25	24
CSAVE_R2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R2							
R							
0h							

Table 4-969. TMU_EXT_CORE1_CSAVE_R2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R2	R	0h	Context save of R2 result register

4.1.2.473 TMU_EXT_CORE1_CSAVE_R3 Register

4.1.2.473.1 TMU_EXT_CORE1_CSAVE_R3 Register (Offset = 2D8h) [reset = 0h]

Context save of R3 result register.

Return to [Summary Table](#)

Table 4-970. Instance Table

Instance Name	Physical Address
R5SS0	7826 02D8h

Figure 4-473. TMU_EXT_CORE1_CSAVE_R3 Name Register

31	30	29	28	27	26	25	24
CSAVE_R3							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R3							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R3							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R3							
R							
0h							

Table 4-971. TMU_EXT_CORE1_CSAVE_R3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R3	R	0h	Context save of R3 result register

4.1.2.474 TMU_EXT_CORE1_CSAVE_R4 Register

4.1.2.474.1 TMU_EXT_CORE1_CSAVE_R4 Register (Offset = 2E0h) [reset = 0h]

Context save of R4 result register.

Return to [Summary Table](#)

Table 4-972. Instance Table

Instance Name	Physical Address
R5SS0	7826 02E0h

Figure 4-474. TMU_EXT_CORE1_CSAVE_R4 Name Register

31	30	29	28	27	26	25	24
CSAVE_R4							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R4							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R4							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R4							
R							
0h							

Table 4-973. TMU_EXT_CORE1_CSAVE_R4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R4	R	0h	Context save of R4 result register

4.1.2.475 TMU_EXT_CORE1_CSAVE_R5 Register

4.1.2.475.1 TMU_EXT_CORE1_CSAVE_R5 Register (Offset = 2E8h) [reset = 0h]

Context save of R5 result register.

Return to [Summary Table](#)

Table 4-974. Instance Table

Instance Name	Physical Address
R5SS0	7826 02E8h

Figure 4-475. TMU_EXT_CORE1_CSAVE_R5 Name Register

31	30	29	28	27	26	25	24
CSAVE_R5							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R5							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R5							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R5							
R							
0h							

Table 4-975. TMU_EXT_CORE1_CSAVE_R5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R5	R	0h	Context save of R5 result register

4.1.2.476 TMU_EXT_CORE1_CSAVE_R6 Register

4.1.2.476.1 TMU_EXT_CORE1_CSAVE_R6 Register (Offset = 2F0h) [reset = 0h]

Context save of R6 result register.

Return to [Summary Table](#)

Table 4-976. Instance Table

Instance Name	Physical Address
R5SS0	7826 02F0h

Figure 4-476. TMU_EXT_CORE1_CSAVE_R6 Name Register

31	30	29	28	27	26	25	24
CSAVE_R6							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R6							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R6							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R6							
R							
0h							

Table 4-977. TMU_EXT_CORE1_CSAVE_R6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R6	R	0h	Context save of R6 result register

4.1.2.477 TMU_EXT_CORE1_CSAVE_R7 Register

4.1.2.477.1 TMU_EXT_CORE1_CSAVE_R7 Register (Offset = 2F8h) [reset = 0h]

Context save of R7 result register.

Return to [Summary Table](#)

Table 4-978. Instance Table

Instance Name	Physical Address
R5SS0	7826 02F8h

Figure 4-477. TMU_EXT_CORE1_CSAVE_R7 Name Register

31	30	29	28	27	26	25	24
CSAVE_R7							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_R7							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_R7							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_R7							
R							
0h							

Table 4-979. TMU_EXT_CORE1_CSAVE_R7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_R7	R	0h	Context save of R7 result register

4.1.2.478 TMU_EXT_CORE1_CSAVE_OP2 Register

4.1.2.478.1 TMU_EXT_CORE1_CSAVE_OP2 Register (Offset = 300h) [reset = 0h]

Context save of Operarand2 result register.

Return to [Summary Table](#)

Table 4-980. Instance Table

Instance Name	Physical Address
R5SS0	7826 0300h

Figure 4-478. TMU_EXT_CORE1_CSAVE_OP2 Name Register

31	30	29	28	27	26	25	24
CSAVE_OP2							
R							
0h							
23	22	21	20	19	18	17	16
CSAVE_OP2							
R							
0h							
15	14	13	12	11	10	9	8
CSAVE_OP2							
R							
0h							
7	6	5	4	3	2	1	0
CSAVE_OP2							
R							
0h							

Table 4-981. TMU_EXT_CORE1_CSAVE_OP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSAVE_OP2	R	0h	Context save of operand 2 [OP2] result register

4.1.2.479 TMU_EXT_CORE1_CONTEXT_SAVE Register

4.1.2.479.1 TMU_EXT_CORE1_CONTEXT_SAVE Register (Offset = 308h) [reset = 0h]

Register to initiate context save of result registers.

Return to [Summary Table](#)

Table 4-982. Instance Table

Instance Name	Physical Address
R5SS0	7826 0308h

Figure 4-479. TMU_EXT_CORE1_CONTEXT_SAVE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							SAVE
R							R/W1TS
0h							0h

Table 4-983. TMU_EXT_CORE1_CONTEXT_SAVE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	SAVE	R/W1TS	0h	Writing one will initiate context save. Context save will be done only after completion all operations initiated by master before context save was issued. Results registers R0 to R3 and Operand2 will be saved. Note: Context is saved within IP, not to external memory.

4.1.2.480 TMU_EXT_CORE1_CONTEXT_RESTORE Register

4.1.2.480.1 TMU_EXT_CORE1_CONTEXT_RESTORE Register (Offset = 310h) [reset = 0h]

Register to initiate context restore of result registers.

Return to [Summary Table](#)

Table 4-984. Instance Table

Instance Name	Physical Address
R5SS0	7826 0310h

Figure 4-480. TMU_EXT_CORE1_CONTEXT_RESTORE Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							RESTORE
R							R/W1TS
0h							0h

Table 4-985. TMU_EXT_CORE1_CONTEXT_RESTORE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	RESTORE	R/W1TS	0h	Writing one will initiate context restore. Results registers R0 to R3 and Operand2 will be restored.

4.1.2.481 TMU_EXT_CORE1_STF Register

4.1.2.481.1 TMU_EXT_CORE1_STF Register (Offset = 348h) [reset = 0h]

TMU status Register.

Return to [Summary Table](#)

Table 4-986. Instance Table

Instance Name	Physical Address
R5SS0	7826 0348h

Figure 4-481. TMU_EXT_CORE1_STF Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2						LUF_WR_EN	LVF_WR_EN
R						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED_1						LUF	LVF
R						R/W	R/W
0h						0h	0h

Table 4-987. TMU_EXT_CORE1_STF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED_2	R	0h	Reserved
9	LUF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/ disables write to LVF [[br] 0:Disbles write to LUF 1:Enables write to LUF
8	LVF_WR_EN	R	0h	Always read as zero, Value is written to this bit either enables/ disables write to LVF [[br] 0:Disbles write to LVF 1:Enables write to LVF
7:2	RESERVED_1	R	0h	Reserved
1	LUF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LUF_WR_EN Is written with '1'
0	LVF	R/W	0h	Is set to '1' when a TMU operation results in LVF. It is sticky bit, once set, it remains set until it is cleared with write. It can be written only when LVF_WR_EN Is written with '1'

4.1.2.482 TMU_EXT_CORE1_PARITY_TEST Register

4.1.2.482.1 TMU_EXT_CORE1_PARITY_TEST Register (Offset = 380h) [reset = 0h]

Enabling the parity test feature.

Return to [Summary Table](#)

Table 4-988. Instance Table

Instance Name	Physical Address
R5SS0	7826 0380h

Figure 4-482. TMU_EXT_CORE1_PARITY_TEST Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				TESTEN			
R				R/W			
0h				0h			

Table 4-989. TMU_EXT_CORE1_PARITY_TEST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:4	RESERVED_1	R	0h	Reserved
3:0	TESTEN	R/W	0h	1010: Parity test feature is enabled All other values: Parity test feature is disabled Note: When the parity test feature is enabled, actual registers are not accessible in the memory map. Instead, the parity values are accessible. Parity is computed for every byte and the corresponding parity value is available at the bit-0 of every byte. Value of '1' written to the parity bit after enabling the parity test feature can be used to inject the error by inverting the stored parity value.

4.1.2.483 TMU_EXT_CORE1_LCM_LOCK Register

4.1.2.483.1 TMU_EXT_CORE1_LCM_LOCK Register (Offset = 390h) [reset = 0h]

LCM lock configuration.

Return to [Summary Table](#)

Table 4-990. Instance Table

Instance Name	Physical Address
R5SS0	7826 0390h

Figure 4-483. TMU_EXT_CORE1_LCM_LOCK Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W
0h							0h

Table 4-991. TMU_EXT_CORE1_LCM_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W	0h	0: Register configuration is not locked. [[br] 1: Register configuration is locked.

4.1.2.484 TMU_EXT_CORE1_LCM_COMMIT Register

4.1.2.484.1 TMU_EXT_CORE1_LCM_COMMIT Register (Offset = 3A0h) [reset = 0h]

LCM commit configuration.

Return to [Summary Table](#)

Table 4-992. Instance Table

Instance Name	Physical Address
R5SS0	7826 03A0h

Figure 4-484. TMU_EXT_CORE1_LCM_COMMIT Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							PARITY_TEST
R							R/W1TS
0h							0h

Table 4-993. TMU_EXT_CORE1_LCM_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_1	R	0h	Reserved
0	PARITY_TEST	R/W1TS	0h	0: Register lock configuration is not committed. [[br] 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration.

4.1.2.485 TCMB_CORE1_START Register

4.1.2.485.1 TCMB_CORE1_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 4-994. Instance Table

Instance Name	Physical Address
R5SS0	7830 0000h

Figure 4-485. TCMB_CORE1_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 4-995. TCMB_CORE1_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	TCMB start address

4.1.2.486 TCMB_CORE1_END Register

4.1.2.486.1 TCMB_CORE1_END Register (Offset = 1FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 4-996. Instance Table

Instance Name	Physical Address
R5SS0	7831 FFFCh

Figure 4-486. TCMB_CORE1_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 4-997. TCMB_CORE1_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	TCMB end address

4.2 EDMA

EDMA

4.2.1 EDMA Summaries

EDMA Summaries

Table 4-998. TPCC Registers, Base Address=52A0 0000h, Length=32768

Offset	Length	Register Name	EDMA0 Physical Address
0h	32	TPCC_PID	52A0 0000h
4h	32	TPCC_CCCFG	52A0 0004h
100h	32	TPCC_DCHMAPN	52A0 0100h
200h	32	TPCC_QCHMAPN	52A0 0200h
240h	32	TPCC_DMAQNUMN	52A0 0240h
260h	32	TPCC_QDMAQNUM	52A0 0260h
280h	32	TPCC_QUETCMAP	52A0 0280h
284h	32	TPCC_QUEPRI	52A0 0284h
300h	32	TPCC_EMR	52A0 0300h
304h	32	TPCC_EMRH	52A0 0304h
308h	32	TPCC_EMCR	52A0 0308h
30Ch	32	TPCC_EMCRH	52A0 030Ch
310h	32	TPCC_QEMR	52A0 0310h
314h	32	TPCC_QEMCR	52A0 0314h
318h	32	TPCC_CCERR	52A0 0318h
31Ch	32	TPCC_CCERRCLR	52A0 031Ch
320h	32	TPCC_EEVAL	52A0 0320h
340h	32	TPCC_DRAEM	52A0 0340h
344h	32	TPCC_DRAEHM	52A0 0344h
380h	32	TPCC_QRAEN	52A0 0380h
400h	32	TPCC_QNE0	52A0 0400h
404h	32	TPCC_QNE1	52A0 0404h
408h	32	TPCC_QNE2	52A0 0408h
40Ch	32	TPCC_QNE3	52A0 040Ch
410h	32	TPCC_QNE4	52A0 0410h
414h	32	TPCC_QNE5	52A0 0414h
418h	32	TPCC_QNE6	52A0 0418h
41Ch	32	TPCC_QNE7	52A0 041Ch
420h	32	TPCC_QNE8	52A0 0420h
424h	32	TPCC_QNE9	52A0 0424h
428h	32	TPCC_QNE10	52A0 0428h
42Ch	32	TPCC_QNE11	52A0 042Ch
430h	32	TPCC_QNE12	52A0 0430h
434h	32	TPCC_QNE13	52A0 0434h
438h	32	TPCC_QNE14	52A0 0438h
43Ch	32	TPCC_QNE15	52A0 043Ch
600h	32	TPCC_QSTATN	52A0 0600h
620h	32	TPCC_QWMTHRA	52A0 0620h
640h	32	TPCC_CCSTAT	52A0 0640h
700h	32	TPCC_AETCTL	52A0 0700h

Table 4-998. TPCC Registers, Base Address=52A0 0000h, Length=32768 (continued)

Offset	Length	Register Name	EDMA0 Physical Address
704h	32	TPCC_AETSTAT	52A0 0704h
708h	32	TPCC_AETCMD	52A0 0708h
1000h	32	TPCC_ER	52A0 1000h
1004h	32	TPCC_ERH	52A0 1004h
1008h	32	TPCC_ECR	52A0 1008h
100Ch	32	TPCC_ECRH	52A0 100Ch
1010h	32	TPCC_ESR	52A0 1010h
1014h	32	TPCC_ESRH	52A0 1014h
1018h	32	TPCC_CER	52A0 1018h
101Ch	32	TPCC_CERH	52A0 101Ch
1020h	32	TPCC_EER	52A0 1020h
1024h	32	TPCC_EERH	52A0 1024h
1028h	32	TPCC_EECR	52A0 1028h
102Ch	32	TPCC_EECRH	52A0 102Ch
1030h	32	TPCC_EESR	52A0 1030h
1034h	32	TPCC_EESRH	52A0 1034h
1038h	32	TPCC_SER	52A0 1038h
103Ch	32	TPCC_SERH	52A0 103Ch
1040h	32	TPCC_SECR	52A0 1040h
1044h	32	TPCC_SECRH	52A0 1044h
1050h	32	TPCC_IER	52A0 1050h
1054h	32	TPCC_IERH	52A0 1054h
1058h	32	TPCC_IECR	52A0 1058h
105Ch	32	TPCC_IECRH	52A0 105Ch
1060h	32	TPCC_IESR	52A0 1060h
1064h	32	TPCC_IESRH	52A0 1064h
1068h	32	TPCC_IPR	52A0 1068h
106Ch	32	TPCC_IPRH	52A0 106Ch
1070h	32	TPCC_ICR	52A0 1070h
1074h	32	TPCC_ICRH	52A0 1074h
1078h	32	TPCC_IEVAL	52A0 1078h
1080h	32	TPCC_QER	52A0 1080h
1084h	32	TPCC_QEER	52A0 1084h
1088h	32	TPCC_QEECR	52A0 1088h
108Ch	32	TPCC_QEESR	52A0 108Ch
1090h	32	TPCC_QSER	52A0 1090h
1094h	32	TPCC_QSECR	52A0 1094h
2000h	32	TPCC_ER_RN	52A0 2000h
2004h	32	TPCC_ERH_RN	52A0 2004h
2008h	32	TPCC_ECR_RN	52A0 2008h
200Ch	32	TPCC_ECRH_RN	52A0 200Ch
2010h	32	TPCC_ESR_RN	52A0 2010h
2014h	32	TPCC_ESRH_RN	52A0 2014h
2018h	32	TPCC_CER_RN	52A0 2018h
201Ch	32	TPCC_CERH_RN	52A0 201Ch
2020h	32	TPCC_EER_RN	52A0 2020h
2024h	32	TPCC_EERH_RN	52A0 2024h

Table 4-998. TPCC Registers, Base Address=52A0 0000h, Length=32768 (continued)

Offset	Length	Register Name	EDMA0 Physical Address
2028h	32	TPCC_EECR_RN	52A0 2028h
202Ch	32	TPCC_EECRH_RN	52A0 202Ch
2030h	32	TPCC_EESR_RN	52A0 2030h
2034h	32	TPCC_EESRH_RN	52A0 2034h
2038h	32	TPCC_SER_RN	52A0 2038h
203Ch	32	TPCC_SERH_RN	52A0 203Ch
2040h	32	TPCC_SECR_RN	52A0 2040h
2044h	32	TPCC_SECRH_RN	52A0 2044h
2050h	32	TPCC_IER_RN	52A0 2050h
2054h	32	TPCC_IERH_RN	52A0 2054h
2058h	32	TPCC_IECR_RN	52A0 2058h
205Ch	32	TPCC_IECRH_RN	52A0 205Ch
2060h	32	TPCC_IESR_RN	52A0 2060h
2064h	32	TPCC_IESRH_RN	52A0 2064h
2068h	32	TPCC_IPR_RN	52A0 2068h
206Ch	32	TPCC_IPRH_RN	52A0 206Ch
2070h	32	TPCC_ICR_RN	52A0 2070h
2074h	32	TPCC_ICRH_RN	52A0 2074h
2078h	32	TPCC_IEVAL_RN	52A0 2078h
2080h	32	TPCC_QER_RN	52A0 2080h
2084h	32	TPCC_QEER_RN	52A0 2084h
2088h	32	TPCC_QEECR_RN	52A0 2088h
208Ch	32	TPCC_QEESR_RN	52A0 208Ch
2090h	32	TPCC_QSER_RN	52A0 2090h
2094h	32	TPCC_QSECR_RN	52A0 2094h
4000h	32	TPCC_OPT	52A0 4000h
4004h	32	TPCC_SRC	52A0 4004h
4008h	32	TPCC_ABCNT	52A0 4008h
400Ch	32	TPCC_DST	52A0 400Ch
4010h	32	TPCC_BIDX	52A0 4010h
4014h	32	TPCC_LNK	52A0 4014h
4018h	32	TPCC_CIDX	52A0 4018h
401Ch	32	TPCC_CCNT	52A0 401Ch

Table 4-999. TPTC Registers, Base Address=52A6 0000h, Length=4096

Offset	Length	Register Name	EDMA0 Physical Address	EDMA1 Physical Address
0h	32	TPTC_PID	52A6 0000h	52A4 0000h
4h	32	TPTC_TCCFG	52A6 0004h	52A4 0004h
100h	32	TPTC_TCSTAT	52A6 0100h	52A4 0100h
104h	32	TPTC_INTSTAT	52A6 0104h	52A4 0104h
108h	32	TPTC_INTEN	52A6 0108h	52A4 0108h
10Ch	32	TPTC_INTCLR	52A6 010Ch	52A4 010Ch
110h	32	TPTC_INTCMD	52A6 0110h	52A4 0110h
120h	32	TPTC_ERRSTAT	52A6 0120h	52A4 0120h
124h	32	TPTC_ERREN	52A6 0124h	52A4 0124h
128h	32	TPTC_ERRCLR	52A6 0128h	52A4 0128h

Table 4-999. TPTC Registers, Base Address=52A6 0000h, Length=4096 (continued)

Offset	Length	Register Name	EDMA0 Physical Address	EDMA1 Physical Address
12Ch	32	TPTC_ERRDET	52A6 012Ch	52A4 012Ch
130h	32	TPTC_ERRCMD	52A6 0130h	52A4 0130h
140h	32	TPTC_RDRATE	52A6 0140h	52A4 0140h
200h	32	TPTC_POPT	52A6 0200h	52A4 0200h
204h	32	TPTC_PSRC	52A6 0204h	52A4 0204h
208h	32	TPTC_PCNT	52A6 0208h	52A4 0208h
20Ch	32	TPTC_PDST	52A6 020Ch	52A4 020Ch
210h	32	TPTC_PBDX	52A6 0210h	52A4 0210h
214h	32	TPTC_PMPPRXY	52A6 0214h	52A4 0214h
240h	32	TPTC_SAOPT	52A6 0240h	52A4 0240h
244h	32	TPTC_SASRC	52A6 0244h	52A4 0244h
248h	32	TPTC_SACNT	52A6 0248h	52A4 0248h
24Ch	32	TPTC_SADST	52A6 024Ch	52A4 024Ch
250h	32	TPTC_SABIDX	52A6 0250h	52A4 0250h
254h	32	TPTC_SAMPPRXY	52A6 0254h	52A4 0254h
258h	32	TPTC_SACNTRLD	52A6 0258h	52A4 0258h
25Ch	32	TPTC_SASRCBREF	52A6 025Ch	52A4 025Ch
260h	32	TPTC_SADSTBREF	52A6 0260h	52A4 0260h
264h	32	TPTC_SABCNT	52A6 0264h	52A4 0264h
280h	32	TPTC_DFCNTRLD	52A6 0280h	52A4 0280h
284h	32	TPTC_DFSRCBREF	52A6 0284h	52A4 0284h
300h	32	TPTC_DFOPT0	52A6 0300h	52A4 0300h
304h	32	TPTC_DFSRC0	52A6 0304h	52A4 0304h
308h	32	TPTC_DFACNT0	52A6 0308h	52A4 0308h
30Ch	32	TPTC_DFDST0	52A6 030Ch	52A4 030Ch
310h	32	TPTC_DFBIDX0	52A6 0310h	52A4 0310h
314h	32	TPTC_DFMPPRXY0	52A6 0314h	52A4 0314h
318h	32	TPTC_DFBCNT0	52A6 0318h	52A4 0318h
340h	32	TPTC_DFOPT1	52A6 0340h	52A4 0340h
344h	32	TPTC_DFSRC1	52A6 0344h	52A4 0344h
348h	32	TPTC_DFACNT1	52A6 0348h	52A4 0348h
34Ch	32	TPTC_DFDST1	52A6 034Ch	52A4 034Ch
350h	32	TPTC_DFBIDX1	52A6 0350h	52A4 0350h
354h	32	TPTC_DFMPPRXY1	52A6 0354h	52A4 0354h
358h	32	TPTC_DFBCNT1	52A6 0358h	52A4 0358h

4.2.2 EDMA Registers

EDMA Registers

4.2.2.1 TPCC_PID Register

4.2.2.1.1 TPCC_PID Register (Offset = 0h) [reset = 4001AB00h]

Peripheral ID Register

Return to [Summary Table](#)

Table 4-1000. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0000h

Figure 4-487. TPCC_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		RES1		FUNC			
R		R		R			
1h		0h		1h			
23	22	21	20	19	18	17	16
FUNC							
R							
1h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
15h				3h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-1001. TPCC_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID Scheme: Used to distinguish between old ID scheme and current. Spare bit to encode future schemes EDMA uses 'new scheme' indicated with value of 0x1.
29:28	RES1	R	0h	RESERVE FIELD
27:16	FUNC	R	1h	Function indicates a software compatible module family.
15:11	RTL	R	15h	RTL Version
10:8	MAJOR	R	3h	Major Revision
7:6	CUSTOM	R	0h	Custom revision field: Not used on this version of EDMA.
5:0	MINOR	R	0h	Minor Revision

4.2.2.2 TPCC_CCCFG Register

4.2.2.2.1 TPCC_CCCFG Register (Offset = 4h) [reset = 3314445h]

CC Configuration Register

Return to [Summary Table](#)**Table 4-1002. Instance Table**

Instance Name	Physical Address
EDMA0	52A0 0004h

Figure 4-488. TPCC_CCCFG Name Register

31	30	29	28	27	26	25	24
RES2						MPEXIST	CHMAPEXIST
R						R	R
0h						1h	1h
23	22	21	20	19	18	17	16
RES3		NUMREGN		RES4	NUMTC		
R		R		R	R		
0h		3h		0h	1h		
15	14	13	12	11	10	9	8
RES5	NUMPAENTRY			RES6	NUMINTCH		
R	R			R	R		
0h	4h			0h	4h		
7	6	5	4	3	2	1	0
RES7	NUMQDMACH			RES8	NUMDMACH		
R	R			R	R		
0h	4h			0h	5h		

Table 4-1003. TPCC_CCCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RES2	R	0h	RESERVE FIELD
25	MPEXIST	R	1h	Memory Protection Existence MPEXIST = 0 : No memory protection. MPEXIST = 1 : Memory Protection logic included.
24	CHMAPEXIST	R	1h	Channel Mapping Existence CHMAPEXIST = 0 : No Channel mapping. CHMAPEXIST = 1 : Channel mapping logic included.
23:22	RES3	R	0h	RESERVE FIELD
21:20	NUMREGN	R	3h	Number of MP and Shadow regions
19	RES4	R	0h	RESERVE FIELD
18:16	NUMTC	R	1h	Number of Queues/Number of TCs
15	RES5	R	0h	RESERVE FIELD
14:12	NUMPAENTRY	R	4h	Number of PaRAM entries
11	RES6	R	0h	RESERVE FIELD
10:8	NUMINTCH	R	4h	Number of Interrupt Channels
7	RES7	R	0h	RESERVE FIELD
6:4	NUMQDMACH	R	4h	Number of QDMA Channels
3	RES8	R	0h	RESERVE FIELD
2:0	NUMDMACH	R	5h	Number of DMA Channels

4.2.2.3 TPCC_DCHMAPN Register

4.2.2.3.1 TPCC_DCHMAPN Register (Offset = 100h) [reset = 0h]

DMA Channel N mapping to PaRAM.

Return to [Summary Table](#)

Table 4-1004. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0100h

Figure 4-489. TPCC_DCHMAPN Name Register

31	30	29	28	27	26	25	24
RES10							
R							
0h							
23	22	21	20	19	18	17	16
RES10							
R							
0h							
15	14	13	12	11	10	9	8
RES10				PAENTRY			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PAENTRY				RES100			
R/W				R			
0h				0h			

Table 4-1005. TPCC_DCHMAPN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RES10	R	0h	RESERVE FIELD
13:5	PAENTRY	R/W	0h	PAENTRY points to the PaRAM Entry number for DMA Channel N
4:0	RES100	R	0h	RESERVE FIELD

4.2.2.4 TPCC_QCHMAPN Register

4.2.2.4.1 TPCC_QCHMAPN Register (Offset = 200h) [reset = 0h]

QDMA Channel N Mapping Register

Return to [Summary Table](#)
Table 4-1006. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0200h

Figure 4-490. TPCC_QCHMAPN Name Register

31	30	29	28	27	26	25	24
RES10							
R							
0h							
23	22	21	20	19	18	17	16
RES10							
R							
0h							
15	14	13	12	11	10	9	8
RES10		PAENTRY					
R		R/W					
0h		0h					
7	6	5	4	3	2	1	0
PAENTRY			TRWORD			RESERVED	
R/W			R/W			NONE	
0h			0h			0h	

Table 4-1007. TPCC_QCHMAPN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RES10	R	0h	RESERVE FIELD
13:5	PAENTRY	R/W	0h	PaRAM Entry number for QDMA Channel N.
4:2	TRWORD	R/W	0h	TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized.
1:0	RESERVED	NONE	0h	Reserved

4.2.2.5 TPCC_DMAQNUMN Register

4.2.2.5.1 TPCC_DMAQNUMN Register (Offset = 240h) [reset = 0h]

DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.

Return to [Summary Table](#)

Table 4-1008. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0240h

Figure 4-491. TPCC_DMAQNUMN Name Register

31	30	29	28	27	26	25	24
RES11		E7		RES12		E6	
R		R/W		R		R/W	
0h		0h		0h		0h	
23	22	21	20	19	18	17	16
RES13		E5		RES14		E4	
R		R/W		R		R/W	
0h		0h		0h		0h	
15	14	13	12	11	10	9	8
RES15		E3		RES16		E2	
R		R/W		R		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RES17		E1		RES18		E0	
R		R/W		R		R/W	
0h		0h		0h		0h	

Table 4-1009. TPCC_DMAQNUMN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RES11	R	0h	RESERVE FIELD
30:28	E7	R/W	0h	DMA Queue Number for event #7
27	RES12	R	0h	RESERVE FIELD
26:24	E6	R/W	0h	DMA Queue Number for event #6
23	RES13	R	0h	RESERVE FIELD
22:20	E5	R/W	0h	DMA Queue Number for event #5
19	RES14	R	0h	RESERVE FIELD
18:16	E4	R/W	0h	DMA Queue Number for event #4
15	RES15	R	0h	RESERVE FIELD
14:12	E3	R/W	0h	DMA Queue Number for event #3
11	RES16	R	0h	RESERVE FIELD
10:8	E2	R/W	0h	DMA Queue Number for event #2
7	RES17	R	0h	RESERVE FIELD
6:4	E1	R/W	0h	DMA Queue Number for event #1
3	RES18	R	0h	RESERVE FIELD
2:0	E0	R/W	0h	DMA Queue Number for event #0

4.2.2.6 TPCC_QDMAQNUM Register

4.2.2.6.1 TPCC_QDMAQNUM Register (Offset = 260h) [reset = 0h]

QDMA Queue Number Register Contains the Event queue number to be used for the corresponding QDMA Channel.

Return to [Summary Table](#)

Table 4-1010. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0260h

Figure 4-492. TPCC_QDMAQNUM Name Register

31	30	29	28	27	26	25	24
RES19		E7		RES20		E6	
R		R/W		R		R/W	
0h		0h		0h		0h	
23	22	21	20	19	18	17	16
RES21		E5		RES22		E4	
R		R/W		R		R/W	
0h		0h		0h		0h	
15	14	13	12	11	10	9	8
RES23		E3		RES24		E2	
R		R/W		R		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RES25		E1		RES26		E0	
R		R/W		R		R/W	
0h		0h		0h		0h	

Table 4-1011. TPCC_QDMAQNUM Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RES19	R	0h	RESERVE FIELD
30:28	E7	R/W	0h	QDMA Queue Number for event #7
27	RES20	R	0h	RESERVE FIELD
26:24	E6	R/W	0h	QDMA Queue Number for event #6
23	RES21	R	0h	RESERVE FIELD
22:20	E5	R/W	0h	QDMA Queue Number for event #5
19	RES22	R	0h	RESERVE FIELD
18:16	E4	R/W	0h	QDMA Queue Number for event #4
15	RES23	R	0h	RESERVE FIELD
14:12	E3	R/W	0h	QDMA Queue Number for event #3
11	RES24	R	0h	RESERVE FIELD
10:8	E2	R/W	0h	QDMA Queue Number for event #2
7	RES25	R	0h	RESERVE FIELD
6:4	E1	R/W	0h	QDMA Queue Number for event #1
3	RES26	R	0h	RESERVE FIELD
2:0	E0	R/W	0h	QDMA Queue Number for event #0

4.2.2.7 TPCC_QUETCMAP Register

4.2.2.7.1 TPCC_QUETCMAP Register (Offset = 280h) [reset = 10h]

Queue to TC Mapping

Return to [Summary Table](#)

Table 4-1012. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0280h

Figure 4-493. TPCC_QUETCMAP Name Register

31	30	29	28	27	26	25	24
RES27							
R							
0h							
23	22	21	20	19	18	17	16
RES27							
R							
0h							
15	14	13	12	11	10	9	8
RES27							
R							
0h							
7	6	5	4	3	2	1	0
RES27	TCNUMQ1			RES28	TCNUMQ0		
R	R/W			R	R/W		
0h	1h			0h	0h		

Table 4-1013. TPCC_QUETCMAP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RES27	R	0h	RESERVE FIELD
6:4	TCNUMQ1	R/W	1h	TC Number for Queue N: Defines the TC number that Event Queue N TRs are written to.
3	RES28	R	0h	RESERVE FIELD
2:0	TCNUMQ0	R/W	0h	TC Number for Queue N: Defines the TC number that Event Queue N TRs are written to.

4.2.2.8 TPCC_QUEPRI Register

4.2.2.8.1 TPCC_QUEPRI Register (Offset = 284h) [reset = 0h]

Queue Priority

Return to [Summary Table](#)

Table 4-1014. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0284h

Figure 4-494. TPCC_QUEPRI Name Register

31	30	29	28	27	26	25	24
RES29							
R							
0h							
23	22	21	20	19	18	17	16
RES29							
R							
0h							
15	14	13	12	11	10	9	8
RES29							
R							
0h							
7	6	5	4	3	2	1	0
RES29	PRIQ1			RES30	PRIQ0		
R	R/W			R	R/W		
0h	0h			0h	0h		

Table 4-1015. TPCC_QUEPRI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RES29	R	0h	RESERVE FIELD
6:4	PRIQ1	R/W	0h	Priority Level for Queue 1 Dictates the priority level used for the OPTIONS field programming for Qn TRs. Sets the priority used for TC read and write commands.
3	RES30	R	0h	RESERVE FIELD
2:0	PRIQ0	R/W	0h	Priority Level for Queue 0 Dictates the priority level used for the OPTIONS field programming for Qn TRs. Sets the priority used for TC read and write commands.

4.2.2.9 TPCC_EMR Register

4.2.2.9.1 TPCC_EMR Register (Offset = 300h) [reset = 0h]

Event Missed Register: The Event Missed register is set if 2 events are received without the first event being cleared or if a Null TR is serviced. Chained events (CER) Set Events (ESR) and normal events (ER) are treated individually. If any bit in the EMR register is set (and all errors (including QEMR/CCERR) were previously clear) then an error will be signaled with TPCC error interrupt.

Return to [Summary Table](#)

Table 4-1016. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0300h

Figure 4-495. TPCC_EMR Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1017. TPCC_EMR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event Missed #31
30	E30	R	0h	Event Missed #30
29	E29	R	0h	Event Missed #29
28	E28	R	0h	Event Missed #28
27	E27	R	0h	Event Missed #27
26	E26	R	0h	Event Missed #26
25	E25	R	0h	Event Missed #25
24	E24	R	0h	Event Missed #24
23	E23	R	0h	Event Missed #23
22	E22	R	0h	Event Missed #22
21	E21	R	0h	Event Missed #21
20	E20	R	0h	Event Missed #20
19	E19	R	0h	Event Missed #19
18	E18	R	0h	Event Missed #18
17	E17	R	0h	Event Missed #17
16	E16	R	0h	Event Missed #16
15	E15	R	0h	Event Missed #15

Table 4-1017. TPCC_EMR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	E14	R	0h	Event Missed #14
13	E13	R	0h	Event Missed #13
12	E12	R	0h	Event Missed #12
11	E11	R	0h	Event Missed #11
10	E10	R	0h	Event Missed #10
9	E9	R	0h	Event Missed #9
8	E8	R	0h	Event Missed #8
7	E7	R	0h	Event Missed #7
6	E6	R	0h	Event Missed #6
5	E5	R	0h	Event Missed #5
4	E4	R	0h	Event Missed #4
3	E3	R	0h	Event Missed #3
2	E2	R	0h	Event Missed #2
1	E1	R	0h	Event Missed #1
0	E0	R	0h	Event Missed #0

4.2.2.10 TPCC_EMRH Register

4.2.2.10.1 TPCC_EMRH Register (Offset = 304h) [reset = 0h]

Event Missed Register (High Part): The Event Missed register is set if 2 events are received without the first event being cleared or if a Null TR is serviced. Chained events (CER) Set Events (ESR) and normal events (ER) are treated individually. If any bit in the EMR register is set (and all errors (including QEMR/CCERR) were previously clear) then an error will be signaled with TPCC error interrupt.

Return to [Summary Table](#)

Table 4-1018. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0304h

Figure 4-496. TPCC_EMRH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1019. TPCC_EMRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event Missed #63
30	E62	R	0h	Event Missed #62
29	E61	R	0h	Event Missed #61
28	E60	R	0h	Event Missed #60
27	E59	R	0h	Event Missed #59
26	E58	R	0h	Event Missed #58
25	E57	R	0h	Event Missed #57
24	E56	R	0h	Event Missed #56
23	E55	R	0h	Event Missed #55
22	E54	R	0h	Event Missed #54
21	E53	R	0h	Event Missed #53
20	E52	R	0h	Event Missed #52
19	E51	R	0h	Event Missed #51
18	E50	R	0h	Event Missed #50
17	E49	R	0h	Event Missed #49
16	E48	R	0h	Event Missed #48
15	E47	R	0h	Event Missed #47

Table 4-1019. TPCC_EMRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	E46	R	0h	Event Missed #46
13	E45	R	0h	Event Missed #45
12	E44	R	0h	Event Missed #44
11	E43	R	0h	Event Missed #43
10	E42	R	0h	Event Missed #42
9	E41	R	0h	Event Missed #41
8	E40	R	0h	Event Missed #40
7	E39	R	0h	Event Missed #39
6	E38	R	0h	Event Missed #38
5	E37	R	0h	Event Missed #37
4	E36	R	0h	Event Missed #36
3	E35	R	0h	Event Missed #35
2	E34	R	0h	Event Missed #34
1	E33	R	0h	Event Missed #33
0	E32	R	0h	Event Missed #32

4.2.2.11 TPCC_EMCR Register

4.2.2.11.1 TPCC_EMCR Register (Offset = 308h) [reset = 0h]

Event Missed Clear Register: CPU write of '1' to the EMCR.En bit causes the EMR.En bit to be cleared. CPU write of '0' has no effect.. All error bits must be cleared before additional error interrupts will be asserted by CC.

Return to [Summary Table](#)

Table 4-1020. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0308h

Figure 4-497. TPCC_EMCR Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1021. TPCC_EMCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event Missed Clear #31
30	E30	W	0h	Event Missed Clear #30
29	E29	W	0h	Event Missed Clear #29
28	E28	W	0h	Event Missed Clear #28
27	E27	W	0h	Event Missed Clear #27
26	E26	W	0h	Event Missed Clear #26
25	E25	W	0h	Event Missed Clear #25
24	E24	W	0h	Event Missed Clear #24
23	E23	W	0h	Event Missed Clear #23
22	E22	W	0h	Event Missed Clear #22
21	E21	W	0h	Event Missed Clear #21
20	E20	W	0h	Event Missed Clear #20
19	E19	W	0h	Event Missed Clear #19
18	E18	W	0h	Event Missed Clear #18
17	E17	W	0h	Event Missed Clear #17
16	E16	W	0h	Event Missed Clear #16
15	E15	W	0h	Event Missed Clear #15
14	E14	W	0h	Event Missed Clear #14
13	E13	W	0h	Event Missed Clear #13

Table 4-1021. TPCC_EMCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event Missed Clear #12
11	E11	W	0h	Event Missed Clear #11
10	E10	W	0h	Event Missed Clear #10
9	E9	W	0h	Event Missed Clear #9
8	E8	W	0h	Event Missed Clear #8
7	E7	W	0h	Event Missed Clear #7
6	E6	W	0h	Event Missed Clear #6
5	E5	W	0h	Event Missed Clear #5
4	E4	W	0h	Event Missed Clear #4
3	E3	W	0h	Event Missed Clear #3
2	E2	W	0h	Event Missed Clear #2
1	E1	W	0h	Event Missed Clear #1
0	E0	W	0h	Event Missed Clear #0

4.2.2.12 TPCC_EMCRH Register

4.2.2.12.1 TPCC_EMCRH Register (Offset = 30Ch) [reset = 0h]

Event Missed Clear Register (High Part): CPU write of '1' to the EMCR.En bit causes the EMR.En bit to be cleared. CPU write of '0' has no effect.. All error bits must be cleared before additional error interrupts will be asserted by CC.

Return to [Summary Table](#)

Table 4-1022. Instance Table

Instance Name	Physical Address
EDMA0	52A0 030Ch

Figure 4-498. TPCC_EMCRH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1023. TPCC_EMCRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event Missed Clear #63
30	E62	W	0h	Event Missed Clear #62
29	E61	W	0h	Event Missed Clear #61
28	E60	W	0h	Event Missed Clear #60
27	E59	W	0h	Event Missed Clear #59
26	E58	W	0h	Event Missed Clear #58
25	E57	W	0h	Event Missed Clear #57
24	E56	W	0h	Event Missed Clear #56
23	E55	W	0h	Event Missed Clear #55
22	E54	W	0h	Event Missed Clear #54
21	E53	W	0h	Event Missed Clear #53
20	E52	W	0h	Event Missed Clear #52
19	E51	W	0h	Event Missed Clear #51
18	E50	W	0h	Event Missed Clear #50
17	E49	W	0h	Event Missed Clear #49
16	E48	W	0h	Event Missed Clear #48
15	E47	W	0h	Event Missed Clear #47
14	E46	W	0h	Event Missed Clear #46

Table 4-1023. TPCC_EMCRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	E45	W	0h	Event Missed Clear #45
12	E44	W	0h	Event Missed Clear #44
11	E43	W	0h	Event Missed Clear #43
10	E42	W	0h	Event Missed Clear #42
9	E41	W	0h	Event Missed Clear #41
8	E40	W	0h	Event Missed Clear #40
7	E39	W	0h	Event Missed Clear #39
6	E38	W	0h	Event Missed Clear #38
5	E37	W	0h	Event Missed Clear #37
4	E36	W	0h	Event Missed Clear #36
3	E35	W	0h	Event Missed Clear #35
2	E34	W	0h	Event Missed Clear #34
1	E33	W	0h	Event Missed Clear #33
0	E32	W	0h	Event Missed Clear #32

4.2.2.13 TPCC_QEMR Register

4.2.2.13.1 TPCC_QEMR Register (Offset = 310h) [reset = 0h]

QDMA Event Missed Register: The QDMA Event Missed register is set if 2 QDMA events are detected without the first event being cleared or if a Null TR is serviced.. If any bit in the QEMR register is set (and all errors (including EMR/CCERR) were previously clear) then an error will be signaled with TPCC error interrupt.

Return to [Summary Table](#)

Table 4-1024. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0310h

Figure 4-499. TPCC_QEMR Name Register

31	30	29	28	27	26	25	24
RES31							
R							
0h							
23	22	21	20	19	18	17	16
RES31							
R							
0h							
15	14	13	12	11	10	9	8
RES31							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1025. TPCC_QEMR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES31	R	0h	RESERVE FIELD
7	E7	R	0h	Event Missed #7
6	E6	R	0h	Event Missed #6
5	E5	R	0h	Event Missed #5
4	E4	R	0h	Event Missed #4
3	E3	R	0h	Event Missed #3
2	E2	R	0h	Event Missed #2
1	E1	R	0h	Event Missed #1
0	E0	R	0h	Event Missed #0

4.2.2.14 TPCC_QEMCR Register

4.2.2.14.1 TPCC_QEMCR Register (Offset = 314h) [reset = 0h]

QDMA Event Missed Clear Register: CPU write of '1' to the QEMCR.En bit causes the QEMR.En bit to be cleared. CPU write of '0' has no effect.. All error bits must be cleared before additional error interrupts will be asserted by CC.

Return to [Summary Table](#)

Table 4-1026. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0314h

Figure 4-500. TPCC_QEMCR Name Register

31	30	29	28	27	26	25	24
RES32							
R							
0h							
23	22	21	20	19	18	17	16
RES32							
R							
0h							
15	14	13	12	11	10	9	8
RES32							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1027. TPCC_QEMCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES32	R	0h	RESERVE FIELD
7	E7	W	0h	Event Missed Clear #7
6	E6	W	0h	Event Missed Clear #6
5	E5	W	0h	Event Missed Clear #5
4	E4	W	0h	Event Missed Clear #4
3	E3	W	0h	Event Missed Clear #3
2	E2	W	0h	Event Missed Clear #2
1	E1	W	0h	Event Missed Clear #1
0	E0	W	0h	Event Missed Clear #0

4.2.2.15 TPCC_CCERR Register

4.2.2.15.1 TPCC_CCERR Register (Offset = 318h) [reset = 0h]

CC Error Register

Return to [Summary Table](#)

Table 4-1028. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0318h

Figure 4-501. TPCC_CCERR Name Register

31	30	29	28	27	26	25	24
RES33							
R							
0h							
23	22	21	20	19	18	17	16
RES33							TCERR
R							R
0h							0h
15	14	13	12	11	10	9	8
RES34							
R							
0h							
7	6	5	4	3	2	1	0
QTHRXC7	QTHRXC6	QTHRXC5	QTHRXC4	QTHRXC3	QTHRXC2	QTHRXC1	QTHRXC0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1029. TPCC_CCERR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RES33	R	0h	RESERVE FIELD
16	TCERR	R	0h	Transfer Completion Code Error: TCCERR = 0 : Total number of allowed TCCs outstanding has not been reached. TCCERR = 1 : Total number of allowed TCCs has been reached. TCCERR can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors were previously clear] then an error will be signaled with TPCC error interrupt.
15:8	RES34	R	0h	RESERVE FIELD
7	QTHRXC7	R	0h	Queue Threshold Error for Q7: QTHRXC7 = 0 : Watermark/threshold has not been exceeded. QTHRXC7 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRXC7 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.
6	QTHRXC6	R	0h	Queue Threshold Error for Q6: QTHRXC6 = 0 : Watermark/threshold has not been exceeded. QTHRXC6 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRXC6 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.

Table 4-1029. TPCC_CCERR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	QTHRCD5	R	0h	Queue Threshold Error for Q5: QTHRCD5 = 0 : Watermark/threshold has not been exceeded. QTHRCD5 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRCD5 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.
4	QTHRCD4	R	0h	Queue Threshold Error for Q4: QTHRCD4 = 0 : Watermark/threshold has not been exceeded. QTHRCD4 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRCD4 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.
3	QTHRCD3	R	0h	Queue Threshold Error for Q3: QTHRCD3 = 0 : Watermark/threshold has not been exceeded. QTHRCD3 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRCD3 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.
2	QTHRCD2	R	0h	Queue Threshold Error for Q2: QTHRCD2 = 0 : Watermark/threshold has not been exceeded. QTHRCD2 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRCD2 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.
1	QTHRCD1	R	0h	Queue Threshold Error for Q1: QTHRCD1 = 0 : Watermark/threshold has not been exceeded. QTHRCD1 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRCD1 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.
0	QTHRCD0	R	0h	Queue Threshold Error for Q0: QTHRCD0 = 0 : Watermark/threshold has not been exceeded. QTHRCD0 = 1 : Watermark/threshold has been exceeded. CCERR.QTHRCD0 can be cleared by Writing a '1' to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set [and all errors [including EMR/QEMR] were previously clear] then an error will be signaled with the TPCC error interrupt.

4.2.2.16 TPCC_CCERRCLR Register

4.2.2.16.1 TPCC_CCERRCLR Register (Offset = 31Ch) [reset = 0h]

CC Error Clear Register

Return to [Summary Table](#)

Table 4-1030. Instance Table

Instance Name	Physical Address
EDMA0	52A0 031Ch

Figure 4-502. TPCC_CCERRCLR Name Register

31	30	29	28	27	26	25	24
RES35							
R							
0h							
23	22	21	20	19	18	17	16
RES35							TCERR
R							W
0h							0h
15	14	13	12	11	10	9	8
RES36							
R							
0h							
7	6	5	4	3	2	1	0
QTHRXC7	QTHRXC6	QTHRXC5	QTHRXC4	QTHRXC3	QTHRXC2	QTHRXC1	QTHRXC0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1031. TPCC_CCERRCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RES35	R	0h	RESERVE FIELD
16	TCERR	W	0h	Clear Error for CCERR.TCERR: Write of '1' clears the value of CCERR bit N. Writes of '0' have no affect.
15:8	RES36	R	0h	RESERVE FIELD
7	QTHRXC7	W	0h	Clear error for CCERR.QTHRXC7: Write of '1' clears the values of QSTAT7.WM QSTAT7.THRXCD CCERR.QTHRXC7 Writes of '0' have no affect.
6	QTHRXC6	W	0h	Clear error for CCERR.QTHRXC6: Write of '1' clears the values of QSTAT6.WM QSTAT6.THRXCD CCERR.QTHRXC6 Writes of '0' have no affect.
5	QTHRXC5	W	0h	Clear error for CCERR.QTHRXC5: Write of '1' clears the values of QSTAT5.WM QSTAT5.THRXCD CCERR.QTHRXC5 Writes of '0' have no affect.
4	QTHRXC4	W	0h	Clear error for CCERR.QTHRXC4: Write of '1' clears the values of QSTAT4.WM QSTAT4.THRXCD CCERR.QTHRXC4 Writes of '0' have no affect.
3	QTHRXC3	W	0h	Clear error for CCERR.QTHRXC3: Write of '1' clears the values of QSTAT3.WM QSTAT3.THRXCD CCERR.QTHRXC3 Writes of '0' have no affect.
2	QTHRXC2	W	0h	Clear error for CCERR.QTHRXC2: Write of '1' clears the values of QSTAT2.WM QSTAT2.THRXCD CCERR.QTHRXC2 Writes of '0' have no affect.

Table 4-1031. TPCC_CCERRCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	QTHRXC1	W	0h	Clear error for CCERR.QTHRXC1: Write of '1' clears the values of QSTAT1.WM QSTAT1.THRXC1 CCERR.QTHRXC1 Writes of '0' have no affect.
0	QTHRXC0	W	0h	Clear error for CCERR.QTHRXC0: Write of '1' clears the values of QSTAT0.WM QSTAT0.THRXC0 CCERR.QTHRXC0 Writes of '0' have no affect.

4.2.2.17 TPCC_EEVAL Register

4.2.2.17.1 TPCC_EEVAL Register (Offset = 320h) [reset = 0h]

Error Eval Register

Return to [Summary Table](#)

Table 4-1032. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0320h

Figure 4-503. TPCC_EEVAL Name Register

31	30	29	28	27	26	25	24
RES37							
R							
0h							
23	22	21	20	19	18	17	16
RES37							
R							
0h							
15	14	13	12	11	10	9	8
RES37							
R							
0h							
7	6	5	4	3	2	1	0
RES37						SET	EVAL
R						W	W
0h						0h	0h

Table 4-1033. TPCC_EEVAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RES37	R	0h	RESERVE FIELD
1	SET	W	0h	Error Interrupt Set: CPU write of '1' to the SET bit causes the TPCC error interrupt to be pulsed regardless of state of EMR/EMRH QEMR or CCERR. CPU write of '0' has no effect.
0	EVAL	W	0h	Error Interrupt Evaluate: CPU write of '1' to the EVAL bit causes the TPCC error interrupt to be pulsed if any errors have not been cleared in the EMR/EMRH QEMR or CCERR registers. CPU write of '0' has no effect.

4.2.2.18 TPCC_DRAEM Register

4.2.2.18.1 TPCC_DRAEM Register (Offset = 340h) [reset = 0h]

DMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any DMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region M interrupt.

Return to [Summary Table](#)

Table 4-1034. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0340h

Figure 4-504. TPCC_DRAEM Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1035. TPCC_DRAEM Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R/W	0h	DMA Region Access enable for Region M bit #31
30	E30	R/W	0h	DMA Region Access enable for Region M bit #30
29	E29	R/W	0h	DMA Region Access enable for Region M bit #29
28	E28	R/W	0h	DMA Region Access enable for Region M bit #28
27	E27	R/W	0h	DMA Region Access enable for Region M bit #27
26	E26	R/W	0h	DMA Region Access enable for Region M bit #26
25	E25	R/W	0h	DMA Region Access enable for Region M bit #25
24	E24	R/W	0h	DMA Region Access enable for Region M bit #24
23	E23	R/W	0h	DMA Region Access enable for Region M bit #23
22	E22	R/W	0h	DMA Region Access enable for Region M bit #22
21	E21	R/W	0h	DMA Region Access enable for Region M bit #21
20	E20	R/W	0h	DMA Region Access enable for Region M bit #20
19	E19	R/W	0h	DMA Region Access enable for Region M bit #19
18	E18	R/W	0h	DMA Region Access enable for Region M bit #18
17	E17	R/W	0h	DMA Region Access enable for Region M bit #17

Table 4-1035. TPCC_DRAEM Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	E16	R/W	0h	DMA Region Access enable for Region M bit #16
15	E15	R/W	0h	DMA Region Access enable for Region M bit #15
14	E14	R/W	0h	DMA Region Access enable for Region M bit #14
13	E13	R/W	0h	DMA Region Access enable for Region M bit #13
12	E12	R/W	0h	DMA Region Access enable for Region M bit #12
11	E11	R/W	0h	DMA Region Access enable for Region M bit #11
10	E10	R/W	0h	DMA Region Access enable for Region M bit #10
9	E9	R/W	0h	DMA Region Access enable for Region M bit #9
8	E8	R/W	0h	DMA Region Access enable for Region M bit #8
7	E7	R/W	0h	DMA Region Access enable for Region M bit #7
6	E6	R/W	0h	DMA Region Access enable for Region M bit #6
5	E5	R/W	0h	DMA Region Access enable for Region M bit #5
4	E4	R/W	0h	DMA Region Access enable for Region M bit #4
3	E3	R/W	0h	DMA Region Access enable for Region M bit #3
2	E2	R/W	0h	DMA Region Access enable for Region M bit #2
1	E1	R/W	0h	DMA Region Access enable for Region M bit #1
0	E0	R/W	0h	DMA Region Access enable for Region M bit #0

4.2.2.19 TPCC_DRAEHM Register

4.2.2.19.1 TPCC_DRAEHM Register (Offset = 344h) [reset = 0h]

DMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any DMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region M interrupt. En = 0 : Accesses via Region M address space to Bit N in any DMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region M interrupt.

Return to [Summary Table](#)

Table 4-1036. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0344h

Figure 4-505. TPCC_DRAEHM Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1037. TPCC_DRAEHM Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R/W	0h	DMA Region Access enable for Region M bit #63
30	E62	R/W	0h	DMA Region Access enable for Region M bit #62
29	E61	R/W	0h	DMA Region Access enable for Region M bit #61
28	E60	R/W	0h	DMA Region Access enable for Region M bit #60
27	E59	R/W	0h	DMA Region Access enable for Region M bit #59
26	E58	R/W	0h	DMA Region Access enable for Region M bit #58
25	E57	R/W	0h	DMA Region Access enable for Region M bit #57
24	E56	R/W	0h	DMA Region Access enable for Region M bit #56
23	E55	R/W	0h	DMA Region Access enable for Region M bit #55
22	E54	R/W	0h	DMA Region Access enable for Region M bit #54
21	E53	R/W	0h	DMA Region Access enable for Region M bit #53

Table 4-1037. TPCC_DRAEHM Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	E52	R/W	0h	DMA Region Access enable for Region M bit #52
19	E51	R/W	0h	DMA Region Access enable for Region M bit #51
18	E50	R/W	0h	DMA Region Access enable for Region M bit #50
17	E49	R/W	0h	DMA Region Access enable for Region M bit #49
16	E48	R/W	0h	DMA Region Access enable for Region M bit #48
15	E47	R/W	0h	DMA Region Access enable for Region M bit #47
14	E46	R/W	0h	DMA Region Access enable for Region M bit #46
13	E45	R/W	0h	DMA Region Access enable for Region M bit #45
12	E44	R/W	0h	DMA Region Access enable for Region M bit #44
11	E43	R/W	0h	DMA Region Access enable for Region M bit #43
10	E42	R/W	0h	DMA Region Access enable for Region M bit #42
9	E41	R/W	0h	DMA Region Access enable for Region M bit #41
8	E40	R/W	0h	DMA Region Access enable for Region M bit #40
7	E39	R/W	0h	DMA Region Access enable for Region M bit #39
6	E38	R/W	0h	DMA Region Access enable for Region M bit #38
5	E37	R/W	0h	DMA Region Access enable for Region M bit #37
4	E36	R/W	0h	DMA Region Access enable for Region M bit #36
3	E35	R/W	0h	DMA Region Access enable for Region M bit #35
2	E34	R/W	0h	DMA Region Access enable for Region M bit #34
1	E33	R/W	0h	DMA Region Access enable for Region M bit #33
0	E32	R/W	0h	DMA Region Access enable for Region M bit #32

4.2.2.20 TPCC_QRAEN Register

4.2.2.20.1 TPCC_QRAEN Register (Offset = 380h) [reset = 0h]

QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.

Return to [Summary Table](#)

Table 4-1038. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0380h

Figure 4-506. TPCC_QRAEN Name Register

31	30	29	28	27	26	25	24
RES38							
R							
0h							
23	22	21	20	19	18	17	16
RES38							
R							
0h							
15	14	13	12	11	10	9	8
RES38							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1039. TPCC_QRAEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES38	R	0h	RESERVE FIELD
7	E7	R/W	0h	QDMA Region Access enable for Region M bit #7
6	E6	R/W	0h	QDMA Region Access enable for Region M bit #6
5	E5	R/W	0h	QDMA Region Access enable for Region M bit #5
4	E4	R/W	0h	QDMA Region Access enable for Region M bit #4
3	E3	R/W	0h	QDMA Region Access enable for Region M bit #3
2	E2	R/W	0h	QDMA Region Access enable for Region M bit #2
1	E1	R/W	0h	QDMA Region Access enable for Region M bit #1
0	E0	R/W	0h	QDMA Region Access enable for Region M bit #0

4.2.2.21 TPCC_QNE0 Register

4.2.2.21.1 TPCC_QNE0 Register (Offset = 400h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 0

Return to [Summary Table](#)

Table 4-1040. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0400h

Figure 4-507. TPCC_QNE0 Name Register

31	30	29	28	27	26	25	24
RES39							
R							
0h							
23	22	21	20	19	18	17	16
RES39							
R							
0h							
15	14	13	12	11	10	9	8
RES39							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1041. TPCC_QNE0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES39	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.22 TPCC_QNE1 Register

4.2.2.22.1 TPCC_QNE1 Register (Offset = 404h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 1

Return to [Summary Table](#)

Table 4-1042. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0404h

Figure 4-508. TPCC_QNE1 Name Register

31	30	29	28	27	26	25	24
RES40							
R							
0h							
23	22	21	20	19	18	17	16
RES40							
R							
0h							
15	14	13	12	11	10	9	8
RES40							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1043. TPCC_QNE1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES40	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.23 TPCC_QNE2 Register

4.2.2.23.1 TPCC_QNE2 Register (Offset = 408h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 2

Return to [Summary Table](#)

Table 4-1044. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0408h

Figure 4-509. TPCC_QNE2 Name Register

31	30	29	28	27	26	25	24
RES41							
R							
0h							
23	22	21	20	19	18	17	16
RES41							
R							
0h							
15	14	13	12	11	10	9	8
RES41							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1045. TPCC_QNE2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES41	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.24 TPCC_QNE3 Register

4.2.2.24.1 TPCC_QNE3 Register (Offset = 40Ch) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 3

Return to [Summary Table](#)

Table 4-1046. Instance Table

Instance Name	Physical Address
EDMA0	52A0 040Ch

Figure 4-510. TPCC_QNE3 Name Register

31	30	29	28	27	26	25	24
RES42							
R							
0h							
23	22	21	20	19	18	17	16
RES42							
R							
0h							
15	14	13	12	11	10	9	8
RES42							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1047. TPCC_QNE3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES42	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.25 TPCC_QNE4 Register

4.2.2.25.1 TPCC_QNE4 Register (Offset = 410h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 4

Return to [Summary Table](#)

Table 4-1048. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0410h

Figure 4-511. TPCC_QNE4 Name Register

31	30	29	28	27	26	25	24
RES43							
R							
0h							
23	22	21	20	19	18	17	16
RES43							
R							
0h							
15	14	13	12	11	10	9	8
RES43							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1049. TPCC_QNE4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES43	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.26 TPCC_QNE5 Register

4.2.2.26.1 TPCC_QNE5 Register (Offset = 414h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 5

Return to [Summary Table](#)

Table 4-1050. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0414h

Figure 4-512. TPCC_QNE5 Name Register

31	30	29	28	27	26	25	24
RES44							
R							
0h							
23	22	21	20	19	18	17	16
RES44							
R							
0h							
15	14	13	12	11	10	9	8
RES44							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1051. TPCC_QNE5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES44	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.27 TPCC_QNE6 Register

4.2.2.27.1 TPCC_QNE6 Register (Offset = 418h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 6

Return to [Summary Table](#)

Table 4-1052. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0418h

Figure 4-513. TPCC_QNE6 Name Register

31	30	29	28	27	26	25	24
RES45							
R							
0h							
23	22	21	20	19	18	17	16
RES45							
R							
0h							
15	14	13	12	11	10	9	8
RES45							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1053. TPCC_QNE6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES45	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.28 TPCC_QNE7 Register

4.2.2.28.1 TPCC_QNE7 Register (Offset = 41Ch) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 7

Return to [Summary Table](#)

Table 4-1054. Instance Table

Instance Name	Physical Address
EDMA0	52A0 041Ch

Figure 4-514. TPCC_QNE7 Name Register

31	30	29	28	27	26	25	24
RES46							
R							
0h							
23	22	21	20	19	18	17	16
RES46							
R							
0h							
15	14	13	12	11	10	9	8
RES46							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1055. TPCC_QNE7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES46	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.29 TPCC_QNE8 Register

4.2.2.29.1 TPCC_QNE8 Register (Offset = 420h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 8

Return to [Summary Table](#)

Table 4-1056. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0420h

Figure 4-515. TPCC_QNE8 Name Register

31	30	29	28	27	26	25	24
RES47							
R							
0h							
23	22	21	20	19	18	17	16
RES47							
R							
0h							
15	14	13	12	11	10	9	8
RES47							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1057. TPCC_QNE8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES47	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.30 TPCC_QNE9 Register

4.2.2.30.1 TPCC_QNE9 Register (Offset = 424h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 9

Return to [Summary Table](#)

Table 4-1058. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0424h

Figure 4-516. TPCC_QNE9 Name Register

31	30	29	28	27	26	25	24
RES48							
R							
0h							
23	22	21	20	19	18	17	16
RES48							
R							
0h							
15	14	13	12	11	10	9	8
RES48							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1059. TPCC_QNE9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES48	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.31 TPCC_QNE10 Register

4.2.2.31.1 TPCC_QNE10 Register (Offset = 428h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 0

Return to [Summary Table](#)

Table 4-1060. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0428h

Figure 4-517. TPCC_QNE10 Name Register

31	30	29	28	27	26	25	24
RES49							
R							
0h							
23	22	21	20	19	18	17	16
RES49							
R							
0h							
15	14	13	12	11	10	9	8
RES49							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1061. TPCC_QNE10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES49	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.32 TPCC_QNE11 Register

4.2.2.32.1 TPCC_QNE11 Register (Offset = 42Ch) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 11

Return to [Summary Table](#)

Table 4-1062. Instance Table

Instance Name	Physical Address
EDMA0	52A0 042Ch

Figure 4-518. TPCC_QNE11 Name Register

31	30	29	28	27	26	25	24
RES50							
R							
0h							
23	22	21	20	19	18	17	16
RES50							
R							
0h							
15	14	13	12	11	10	9	8
RES50							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1063. TPCC_QNE11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES50	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.33 TPCC_QNE12 Register

4.2.2.33.1 TPCC_QNE12 Register (Offset = 430h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 12

Return to [Summary Table](#)

Table 4-1064. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0430h

Figure 4-519. TPCC_QNE12 Name Register

31	30	29	28	27	26	25	24
RES51							
R							
0h							
23	22	21	20	19	18	17	16
RES51							
R							
0h							
15	14	13	12	11	10	9	8
RES51							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1065. TPCC_QNE12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES51	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.34 TPCC_QNE13 Register

4.2.2.34.1 TPCC_QNE13 Register (Offset = 434h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 13

Return to [Summary Table](#)

Table 4-1066. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0434h

Figure 4-520. TPCC_QNE13 Name Register

31	30	29	28	27	26	25	24
RES52							
R							
0h							
23	22	21	20	19	18	17	16
RES52							
R							
0h							
15	14	13	12	11	10	9	8
RES52							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1067. TPCC_QNE13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES52	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.35 TPCC_QNE14 Register

4.2.2.35.1 TPCC_QNE14 Register (Offset = 438h) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 14

Return to [Summary Table](#)

Table 4-1068. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0438h

Figure 4-521. TPCC_QNE14 Name Register

31	30	29	28	27	26	25	24
RES53							
R							
0h							
23	22	21	20	19	18	17	16
RES53							
R							
0h							
15	14	13	12	11	10	9	8
RES53							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1069. TPCC_QNE14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES53	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.36 TPCC_QNE15 Register

4.2.2.36.1 TPCC_QNE15 Register (Offset = 43Ch) [reset = 0h]

Event Queue Entry Diagram for Queue n - Entry 15

Return to [Summary Table](#)

Table 4-1070. Instance Table

Instance Name	Physical Address
EDMA0	52A0 043Ch

Figure 4-522. TPCC_QNE15 Name Register

31	30	29	28	27	26	25	24
RES54							
R							
0h							
23	22	21	20	19	18	17	16
RES54							
R							
0h							
15	14	13	12	11	10	9	8
RES54							
R							
0h							
7	6	5	4	3	2	1	0
ETYPE				ENUM			
R				R			
0h				0h			

Table 4-1071. TPCC_QNE15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES54	R	0h	RESERVE FIELD
7:6	ETYPE	R	0h	Event Type: Specifies the specific Event Type for the given entry in the Event Queue.
5:0	ENUM	R	0h	Event Number: Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events [ER/ESR/CER] ENUM will range between 0 and NUM_DMACH [up to 63]. For QDMA Channel events [QER] ENUM will range between 0 and NUM_QDMACH [up to 7].

4.2.2.37 TPCC_QSTATN Register

4.2.2.37.1 TPCC_QSTATN Register (Offset = 600h) [reset = 0h]

QSTATn Register Set

Return to [Summary Table](#)

Table 4-1072. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0600h

Figure 4-523. TPCC_QSTATN Name Register

31	30	29	28	27	26	25	24
RES55							THRCD
R							R
0h							0h
23	22	21	20	19	18	17	16
RES56				WM			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RES57				NUMVAL			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
RES58				STRTPTR			
R				R			
0h				0h			

Table 4-1073. TPCC_QSTATN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RES55	R	0h	RESERVE FIELD
24	THRCD	R	0h	Threshold Exceeded: THRCD = 0 : Threshold specified by QWMTHR[A B].Qn has not been exceeded. THRCD = 1 : Threshold specified by QWMTHR[A B].Qn has been exceeded. QSTATn.THRCD is cleared via CCERR.WMCLRn bit.
23:21	RES56	R	0h	RESERVE FIELD
20:16	WM	R	0h	Watermark for Maximum Queue Usage: Watermark tracks the most entries that have been in QueueN since reset or since the last time that the watermark [WM] was cleared. QSTATn.WM is cleared via CCERR.WMCLRn bit. Legal values = 0x0 [empty] to 0x10 [full]
15:13	RES57	R	0h	RESERVE FIELD
12:8	NUMVAL	R	0h	Number of Valid Entries in QueueN: Represents the total number of entries residing in the Queue Manager FIFO at a given instant. Always enabled. Legal values = 0x0 [empty] to 0x10 [full]
7:4	RES58	R	0h	RESERVE FIELD
3:0	STRTPTR	R	0h	Start Pointer: Represents the offset to the head entry of QueueN in units of entries. Always enabled. Legal values = 0x0 [0th entry] to 0xF [15th entry]

4.2.2.38 TPCC_QWMTHRA Register

4.2.2.38.1 TPCC_QWMTHRA Register (Offset = 620h) [reset = 1010h]

Queue Threshold A for Q[3:0]: CCERR.QTHRXCdN and QSTATn.THRXCD error bit is set when the number of Events in QueueN at an instant in time (visible via QSTATn.NUMVAL) equals or exceeds the value specified by QWMTHRA.Qn. Legal values = 0x0 (ever used?) to 0x10 (ever full?) A value of 0x11 disables threshold errors.

Return to [Summary Table](#)

Table 4-1074. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0620h

Figure 4-524. TPCC_QWMTHRA Name Register

31	30	29	28	27	26	25	24
RES59							
R							
0h							
23	22	21	20	19	18	17	16
RES59							
R							
0h							
15	14	13	12	11	10	9	8
RES59				Q1			
R				R/W			
0h				10h			
7	6	5	4	3	2	1	0
RES60				Q0			
R				R/W			
0h				10h			

Table 4-1075. TPCC_QWMTHRA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RES59	R	0h	RESERVE FIELD
12:8	Q1	R/W	10h	Queue Threshold for Q1 value
7:5	RES60	R	0h	RESERVE FIELD
4:0	Q0	R/W	10h	Queue Threshold for Q0 value

4.2.2.39 TPCC_CCSTAT Register

4.2.2.39.1 TPCC_CCSTAT Register (Offset = 640h) [reset = 0h]

CC Status Register

Return to [Summary Table](#)

Table 4-1076. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0640h

Figure 4-525. TPCC_CCSTAT Name Register

31								30								29								28								27								26								25								24																																																																							
RES61																																																																																																																															
R																																																																																																																															
0h																																																																																																																															
23								22								21								20								19								18								17								16																																																																							
QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0	QUEACTV7	QUEACTV6	QUEACTV5	QUEACTV4	QUEACTV3	QUEACTV2	QUEACTV1	QUEACTV0																																																
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R																																								
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h																																								
15																14																13																12																11																10																9																8															
RES62																COMPACTV																																																																																																															
R																R																																																																																																															
0h																0h																																																																																																															
7								6								5								4								3								2								1								0																																																																							
RES63																ACTV								RES64								TRACTV								QEV TACTV								EVTACTV																																																																															
R																R								R								R								R								R																																																																															
0h																0h								0h								0h								0h								0h																																																																															

Table 4-1077. TPCC_CCSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RES61	R	0h	RESERVE FIELD
23	QUEACTV7	R	0h	Queue 7 Active QUEACTV7 = 0 : No Evts are queued in Q7. QUEACTV7 = 1 : At least one TR is queued in Q7.
22	QUEACTV6	R	0h	Queue 6 Active QUEACTV6 = 0 : No Evts are queued in Q6. QUEACTV6 = 1 : At least one TR is queued in Q6.
21	QUEACTV5	R	0h	Queue 5 Active QUEACTV5 = 0 : No Evts are queued in Q5. QUEACTV5 = 1 : At least one TR is queued in Q5.
20	QUEACTV4	R	0h	Queue 4 Active QUEACTV4 = 0 : No Evts are queued in Q4. QUEACTV4 = 1 : At least one TR is queued in Q4.
19	QUEACTV3	R	0h	Queue 3 Active QUEACTV3 = 0 : No Evts are queued in Q3. QUEACTV3 = 1 : At least one TR is queued in Q3.
18	QUEACTV2	R	0h	Queue 2 Active QUEACTV2 = 0 : No Evts are queued in Q2. QUEACTV2 = 1 : At least one TR is queued in Q2.
17	QUEACTV1	R	0h	Queue 1 Active QUEACTV1 = 0 : No Evts are queued in Q1. QUEACTV1 = 1 : At least one TR is queued in Q1.
16	QUEACTV0	R	0h	Queue 0 Active QUEACTV0 = 0 : No Evts are queued in Q0. QUEACTV0 = 1 : At least one TR is queued in Q0.

Table 4-1077. TPCC_CCSTAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:14	RES62	R	0h	RESERVE FIELD
13:8	COMPACTV	R	0h	Completion Request Active: Counter that tracks the total number of completion requests submitted to the TC. The counter increments when a TR is submitted with TCINTEN or TCCHEN set to '1'. The counter decrements for every valid completion code received from any of the external TCs. The CC will not service new TRs if COMPACTV count is already at the limit. COMPACTV = 0 : No completion requests outstanding. COMPACTV = 1: Total of '1' completion request outstanding. ... COMPACTV = 63 : Total of 63 completion requests are outstanding. No additional TRs will be submitted until count is less than 63.
7:5	RES63	R	0h	RESERVE FIELD
4	ACTV	R	0h	Channel Controller Active: Channel Controller Active is a logical-OR of each of the ACTV signals. The ACTV bit must remain high through the life of a TR. ACTV = 0 : Channel is idle. ACTV = 1 : Channel is busy.
3	RES64	R	0h	RESERVE FIELD
2	TRACTV	R	0h	Transfer Request Active: TRACTV = 0 : Transfer Request processing/submission logic is inactive. TRACTV = 1 : Transfer Request processing/submission logic is active.
1	QEVACTV	R	0h	QDMA Event Active: QEVACTV = 0 : No enabled QDMA Events are active within the CC. QEVACTV = 1 : At least one enabled DMA Event [ER & EER ESR CER] is active within the CC.
0	EVTACTV	R	0h	DMA Event Active: EVTACTV = 0 : No enabled DMA Events are active within the CC. EVTACTV = 1 : At least one enabled DMA Event [ER & EER ESR CER] is active within the CC.

4.2.2.40 TPCC_AETCTL Register

4.2.2.40.1 TPCC_AETCTL Register (Offset = 700h) [reset = 0h]

Advanced Event Trigger Control

Return to [Summary Table](#)

Table 4-1078. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0700h

Figure 4-526. TPCC_AETCTL Name Register

31	30	29	28	27	26	25	24
EN		RES65					
R/W		R					
0h		0h					
23	22	21	20	19	18	17	16
RES65							
R							
0h							
15	14	13	12	11	10	9	8
RES65				ENDINT			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RES66		TYPE		STRTEVT			
R		R/W		R/W			
0h		0h		0h			

Table 4-1079. TPCC_AETCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EN	R/W	0h	AET Enable: EN = 0 : AET event generation is disabled. EN = 1 : AET event generation is enabled.
30:14	RES65	R	0h	RESERVE FIELD
13:8	ENDINT	R/W	0h	AET End Interrupt: Dictates the completion interrupt number that will force the tpcc_aet signal to be deasserted [low]
7	RES66	R	0h	RESERVE FIELD
6	TYPE	R/W	0h	AET Event Type: TYPE = 0 : Event specified by STARTEVT applies to DMA Events [set by ER ESR or CER] TYPE = 1 : Event specified by STARTEVT applies to QDMA Events
5:0	STRTEVT	R/W	0h	AET Start Event: Dictates the Event Number that will force the tpcc_aet signal to be asserted [high]

4.2.2.41 TPCC_AETSTAT Register

4.2.2.41.1 TPCC_AETSTAT Register (Offset = 704h) [reset = 0h]

Advanced Event Trigger Stat

Return to [Summary Table](#)

Table 4-1080. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0704h

Figure 4-527. TPCC_AETSTAT Name Register

31	30	29	28	27	26	25	24
RES67							
R							
0h							
23	22	21	20	19	18	17	16
RES67							
R							
0h							
15	14	13	12	11	10	9	8
RES67							
R							
0h							
7	6	5	4	3	2	1	0
RES67							STAT
R							R
0h							0h

Table 4-1081. TPCC_AETSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RES67	R	0h	RESERVE FIELD
0	STAT	R	0h	AET Status: AETSTAT = 0 : tpcc_aet is currently low. AETSTAT = 1 : tpcc_aet is currently high.

4.2.2.42 TPCC_AETCMD Register

4.2.2.42.1 TPCC_AETCMD Register (Offset = 708h) [reset = 0h]

AET Command

Return to [Summary Table](#)

Table 4-1082. Instance Table

Instance Name	Physical Address
EDMA0	52A0 0708h

Figure 4-528. TPCC_AETCMD Name Register

31	30	29	28	27	26	25	24
RES68							
R							
0h							
23	22	21	20	19	18	17	16
RES68							
R							
0h							
15	14	13	12	11	10	9	8
RES68							
R							
0h							
7	6	5	4	3	2	1	0
RES68							CLR
R							W
0h							0h

Table 4-1083. TPCC_AETCMD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RES68	R	0h	RESERVE FIELD
0	CLR	W	0h	AET Clear command: CPU write of '1' to the CLR bit causes the tpcc_aet output signal and AETSTAT.STAT register to be cleared. CPU write of '0' has no effect..

4.2.2.43 TPCC_ER Register

4.2.2.43.1 TPCC_ER Register (Offset = 1000h) [reset = 0h]

Event Register: If ER.En bit is set and the EER.En bit is also set then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high) regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the ECR pseudo-register.

Return to [Summary Table](#)

Table 4-1084. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1000h

Figure 4-529. TPCC_ER Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1085. TPCC_ER Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18

Table 4-1085. TPCC_ER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E17	R	0h	Event #17
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.44 TPCC_ERH Register

4.2.2.44.1 TPCC_ERH Register (Offset = 1004h) [reset = 0h]

Event Register (High Part): If ERH.En bit is set and the EERH.En bit is also set then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ERH.En bit is set when the input event #n transitions from inactive (low) to active (high) regardless of the state of EERH.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ERH.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EERH register is set then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the ECRH pseudo-register.

Return to [Summary Table](#)

Table 4-1086. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1004h

Figure 4-530. TPCC_ERH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1087. TPCC_ERH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50

Table 4-1087. TPCC_ERH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.45 TPCC_ECR Register

4.2.2.45.1 TPCC_ECR Register (Offset = 1008h) [reset = 0h]

Event Clear Register: CPU write of '1' to the ECR.En bit causes the ER.En bit to be cleared. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1088. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1008h

Figure 4-531. TPCC_ECR Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1089. TPCC_ECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1089. TPCC_ECR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.46 TPCC_ECRH Register

4.2.2.46.1 TPCC_ECRH Register (Offset = 100Ch) [reset = 0h]

Event Clear Register (High Part): CPU write of '1' to the ECRH.En bit causes the ERH.En bit to be cleared. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1090. Instance Table

Instance Name	Physical Address
EDMA0	52A0 100Ch

Figure 4-532. TPCC_ECRH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1091. TPCC_ECRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1091. TPCC_ECRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.47 TPCC_ESR Register

4.2.2.47.1 TPCC_ESR Register (Offset = 1010h) [reset = 0h]

Event Set Register: CPU write of '1' to the ESR.En bit causes the ER.En bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1092. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1010h

Figure 4-533. TPCC_ESR Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1093. TPCC_ESR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1093. TPCC_ESR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.48 TPCC_ESRH Register

4.2.2.48.1 TPCC_ESRH Register (Offset = 1014h) [reset = 0h]

Event Set Register (High Part) CPU write of '1' to the ESRH.En bit causes the ERH.En bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1094. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1014h

Figure 4-534. TPCC_ESRH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1095. TPCC_ESRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1095. TPCC_ESRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.49 TPCC_CER Register

4.2.2.49.1 TPCC_CER Register (Offset = 1018h) [reset = 0h]

Chained Event Register: If CER.En bit is set (regardless of state of EER.En) then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface or is generated internally via Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared via software.

Return to [Summary Table](#)

Table 4-1096. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1018h

Figure 4-535. TPCC_CER Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1097. TPCC_CER Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18
17	E17	R	0h	Event #17

Table 4-1097. TPCC_CER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.50 TPCC_CERH Register

4.2.2.50.1 TPCC_CERH Register (Offset = 101Ch) [reset = 0h]

Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En) then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface or is generated internally via Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared via software.

Return to [Summary Table](#)

Table 4-1098. Instance Table

Instance Name	Physical Address
EDMA0	52A0 101Ch

Figure 4-536. TPCC_CERH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1099. TPCC_CERH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50

Table 4-1099. TPCC_CERH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.51 TPCC_EER Register

4.2.2.51.1 TPCC_EER Register (Offset = 1020h) [reset = 0h]

Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (via `tpcc_eventN_pi`). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' EER.En is not directly writeable. Events can be enabled via writes to EESR and can be disabled via writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers. EER.En = 1: ER.En is enabled to trigger DMA transfers.

Return to [Summary Table](#)

Table 4-1100. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1020h

Figure 4-537. TPCC_EER Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1101. TPCC_EER Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18

Table 4-1101. TPCC_EER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E17	R	0h	Event #17
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.52 TPCC_EERH Register

4.2.2.52.1 TPCC_EERH Register (Offset = 1024h) [reset = 0h]

Event Enable Register (High Part): Enables DMA transfers for ERH.En pending events. ERH.En is set based on externally asserted events (via `tpcc_eventN_pi`). This register has no effect on Chained Event Register (CERH) or Event Set Register (ESRH). Note that if a bit is set in ERH.En while EERH.En is disabled no action is taken. If EERH.En is enabled at a later point (and ERH.En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' EERH.En is not directly writeable. Events can be enabled via writes to EESRH and can be disabled via writes to EECRH register. EERH.En = 0: ER.En is not enabled to trigger DMA transfers. EERH.En = 1: ER.En is enabled to trigger DMA transfers.

Return to [Summary Table](#)

Table 4-1102. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1024h

Figure 4-538. TPCC_EERH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1103. TPCC_EERH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50

Table 4-1103. TPCC_EERH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.53 TPCC_EECR Register

4.2.2.53.1 TPCC_EECR Register (Offset = 1028h) [reset = 0h]

Event Enable Clear Register: CPU write of '1' to the EECR.En bit causes the EER.En bit to be cleared. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1104. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1028h

Figure 4-539. TPCC_EECR Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1105. TPCC_EECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1105. TPCC_EECR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.54 TPCC_EECRH Register

4.2.2.54.1 TPCC_EECRH Register (Offset = 102Ch) [reset = 0h]

Event Enable Clear Register (High Part): CPU write of '1' to the EECRH.En bit causes the EECRH.En bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1106. Instance Table

Instance Name	Physical Address
EDMA0	52A0 102Ch

Figure 4-540. TPCC_EECRH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1107. TPCC_EECRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1107. TPCC_EECRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.55 TPCC_EESR Register

4.2.2.55.1 TPCC_EESR Register (Offset = 1030h) [reset = 0h]

Event Enable Set Register: CPU write of '1' to the EESR.En bit causes the EER.En bit to be set. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1108. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1030h

Figure 4-541. TPCC_EESR Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1109. TPCC_EESR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1109. TPCC_EESR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.56 TPCC_EESRH Register

4.2.2.56.1 TPCC_EESRH Register (Offset = 1034h) [reset = 0h]

Event Enable Set Register (High Part): CPU write of '1' to the EESRH.En bit causes the EERH.En bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1110. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1034h

Figure 4-542. TPCC_EESRH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1111. TPCC_EESRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1111. TPCC_EESRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.57 TPCC_SER Register

4.2.2.57.1 TPCC_SER Register (Offset = 1038h) [reset = 0h]

Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.

Return to [Summary Table](#)

Table 4-1112. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1038h

Figure 4-543. TPCC_SER Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1113. TPCC_SER Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18
17	E17	R	0h	Event #17
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14

Table 4-1113. TPCC_SER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.58 TPCC_SERH Register

4.2.2.58.1 TPCC_SERH Register (Offset = 103Ch) [reset = 0h]

Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.

Return to [Summary Table](#)

Table 4-1114. Instance Table

Instance Name	Physical Address
EDMA0	52A0 103Ch

Figure 4-544. TPCC_SERH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1115. TPCC_SERH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46

Table 4-1115. TPCC_SERH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.59 TPCC_SECR Register

4.2.2.59.1 TPCC_SECR Register (Offset = 1040h) [reset = 0h]

Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of '1' to the SECR.En bit clears the SER register. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1116. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1040h

Figure 4-545. TPCC_SECR Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1117. TPCC_SECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1117. TPCC_SECR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.60 TPCC_SECRH Register

4.2.2.60.1 TPCC_SECRH Register (Offset = 1044h) [reset = 0h]

Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of '1' to the SECRH.En bit clears the SERH register. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1118. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1044h

Figure 4-546. TPCC_SECRH Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1119. TPCC_SECRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1119. TPCC_SECRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.61 TPCC_IER Register

4.2.2.61.1 TPCC_IER Register (Offset = 1050h) [reset = 0h]

Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled via writes to IESR and can be disabled via writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts. IER.In = 1: IPR.In IS enabled for interrupts.

Return to [Summary Table](#)

Table 4-1120. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1050h

Figure 4-547. TPCC_IER Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1121. TPCC_IER Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	R	0h	Interrupt associated with TCC #31
30	I30	R	0h	Interrupt associated with TCC #30
29	I29	R	0h	Interrupt associated with TCC #29
28	I28	R	0h	Interrupt associated with TCC #28
27	I27	R	0h	Interrupt associated with TCC #27
26	I26	R	0h	Interrupt associated with TCC #26
25	I25	R	0h	Interrupt associated with TCC #25
24	I24	R	0h	Interrupt associated with TCC #24
23	I23	R	0h	Interrupt associated with TCC #23
22	I22	R	0h	Interrupt associated with TCC #22
21	I21	R	0h	Interrupt associated with TCC #21
20	I20	R	0h	Interrupt associated with TCC #20
19	I19	R	0h	Interrupt associated with TCC #19
18	I18	R	0h	Interrupt associated with TCC #18
17	I17	R	0h	Interrupt associated with TCC #17
16	I16	R	0h	Interrupt associated with TCC #16
15	I15	R	0h	Interrupt associated with TCC #15
14	I14	R	0h	Interrupt associated with TCC #14

Table 4-1121. TPCC_IER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	I13	R	0h	Interrupt associated with TCC #13
12	I12	R	0h	Interrupt associated with TCC #12
11	I11	R	0h	Interrupt associated with TCC #11
10	I10	R	0h	Interrupt associated with TCC #10
9	I9	R	0h	Interrupt associated with TCC #9
8	I8	R	0h	Interrupt associated with TCC #8
7	I7	R	0h	Interrupt associated with TCC #7
6	I6	R	0h	Interrupt associated with TCC #6
5	I5	R	0h	Interrupt associated with TCC #5
4	I4	R	0h	Interrupt associated with TCC #4
3	I3	R	0h	Interrupt associated with TCC #3
2	I2	R	0h	Interrupt associated with TCC #2
1	I1	R	0h	Interrupt associated with TCC #1
0	I0	R	0h	Interrupt associated with TCC #0

4.2.2.62 TPCC_IERH Register

4.2.2.62.1 TPCC_IERH Register (Offset = 1054h) [reset = 0h]

Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled via writes to IESRH and can be disabled via writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts. IERH.In = 1: IPRH.In IS enabled for interrupts.

Return to [Summary Table](#)

Table 4-1122. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1054h

Figure 4-548. TPCC_IERH Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1123. TPCC_IERH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	R	0h	Interrupt associated with TCC #63
30	I62	R	0h	Interrupt associated with TCC #62
29	I61	R	0h	Interrupt associated with TCC #61
28	I60	R	0h	Interrupt associated with TCC #60
27	I59	R	0h	Interrupt associated with TCC #59
26	I58	R	0h	Interrupt associated with TCC #58
25	I57	R	0h	Interrupt associated with TCC #57
24	I56	R	0h	Interrupt associated with TCC #56
23	I55	R	0h	Interrupt associated with TCC #55
22	I54	R	0h	Interrupt associated with TCC #54
21	I53	R	0h	Interrupt associated with TCC #53
20	I52	R	0h	Interrupt associated with TCC #52
19	I51	R	0h	Interrupt associated with TCC #51
18	I50	R	0h	Interrupt associated with TCC #50
17	I49	R	0h	Interrupt associated with TCC #49
16	I48	R	0h	Interrupt associated with TCC #48
15	I47	R	0h	Interrupt associated with TCC #47
14	I46	R	0h	Interrupt associated with TCC #46

Table 4-1123. TPCC_IERH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	I45	R	0h	Interrupt associated with TCC #45
12	I44	R	0h	Interrupt associated with TCC #44
11	I43	R	0h	Interrupt associated with TCC #43
10	I42	R	0h	Interrupt associated with TCC #42
9	I41	R	0h	Interrupt associated with TCC #41
8	I40	R	0h	Interrupt associated with TCC #40
7	I39	R	0h	Interrupt associated with TCC #39
6	I38	R	0h	Interrupt associated with TCC #38
5	I37	R	0h	Interrupt associated with TCC #37
4	I36	R	0h	Interrupt associated with TCC #36
3	I35	R	0h	Interrupt associated with TCC #35
2	I34	R	0h	Interrupt associated with TCC #34
1	I33	R	0h	Interrupt associated with TCC #33
0	I32	R	0h	Interrupt associated with TCC #32

4.2.2.63 TPCC_IECR Register

4.2.2.63.1 TPCC_IECR Register (Offset = 1058h) [reset = 0h]

Int Enable Clear Register: CPU write of '1' to the IECR.In bit causes the IER.In bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1124. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1058h

Figure 4-549. TPCC_IECR Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1125. TPCC_IECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	W	0h	Interrupt associated with TCC #31
30	I30	W	0h	Interrupt associated with TCC #30
29	I29	W	0h	Interrupt associated with TCC #29
28	I28	W	0h	Interrupt associated with TCC #28
27	I27	W	0h	Interrupt associated with TCC #27
26	I26	W	0h	Interrupt associated with TCC #26
25	I25	W	0h	Interrupt associated with TCC #25
24	I24	W	0h	Interrupt associated with TCC #24
23	I23	W	0h	Interrupt associated with TCC #23
22	I22	W	0h	Interrupt associated with TCC #22
21	I21	W	0h	Interrupt associated with TCC #21
20	I20	W	0h	Interrupt associated with TCC #20
19	I19	W	0h	Interrupt associated with TCC #19
18	I18	W	0h	Interrupt associated with TCC #18
17	I17	W	0h	Interrupt associated with TCC #17
16	I16	W	0h	Interrupt associated with TCC #16
15	I15	W	0h	Interrupt associated with TCC #15
14	I14	W	0h	Interrupt associated with TCC #14
13	I13	W	0h	Interrupt associated with TCC #13

Table 4-1125. TPCC_IECR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	W	0h	Interrupt associated with TCC #12
11	I11	W	0h	Interrupt associated with TCC #11
10	I10	W	0h	Interrupt associated with TCC #10
9	I9	W	0h	Interrupt associated with TCC #9
8	I8	W	0h	Interrupt associated with TCC #8
7	I7	W	0h	Interrupt associated with TCC #7
6	I6	W	0h	Interrupt associated with TCC #6
5	I5	W	0h	Interrupt associated with TCC #5
4	I4	W	0h	Interrupt associated with TCC #4
3	I3	W	0h	Interrupt associated with TCC #3
2	I2	W	0h	Interrupt associated with TCC #2
1	I1	W	0h	Interrupt associated with TCC #1
0	I0	W	0h	Interrupt associated with TCC #0

4.2.2.64 TPCC_IERH Register

4.2.2.64.1 TPCC_IERH Register (Offset = 105Ch) [reset = 0h]

Int Enable Clear Register (High Part): CPU write of '1' to the IERH.In bit causes the IERH.In bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1126. Instance Table

Instance Name	Physical Address
EDMA0	52A0 105Ch

Figure 4-550. TPCC_IERH Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1127. TPCC_IERH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	W	0h	Interrupt associated with TCC #63
30	I62	W	0h	Interrupt associated with TCC #62
29	I61	W	0h	Interrupt associated with TCC #61
28	I60	W	0h	Interrupt associated with TCC #60
27	I59	W	0h	Interrupt associated with TCC #59
26	I58	W	0h	Interrupt associated with TCC #58
25	I57	W	0h	Interrupt associated with TCC #57
24	I56	W	0h	Interrupt associated with TCC #56
23	I55	W	0h	Interrupt associated with TCC #55
22	I54	W	0h	Interrupt associated with TCC #54
21	I53	W	0h	Interrupt associated with TCC #53
20	I52	W	0h	Interrupt associated with TCC #52
19	I51	W	0h	Interrupt associated with TCC #51
18	I50	W	0h	Interrupt associated with TCC #50
17	I49	W	0h	Interrupt associated with TCC #49
16	I48	W	0h	Interrupt associated with TCC #48
15	I47	W	0h	Interrupt associated with TCC #47
14	I46	W	0h	Interrupt associated with TCC #46
13	I45	W	0h	Interrupt associated with TCC #45

Table 4-1127. TPCC_IECRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	W	0h	Interrupt associated with TCC #44
11	I43	W	0h	Interrupt associated with TCC #43
10	I42	W	0h	Interrupt associated with TCC #42
9	I41	W	0h	Interrupt associated with TCC #41
8	I40	W	0h	Interrupt associated with TCC #40
7	I39	W	0h	Interrupt associated with TCC #39
6	I38	W	0h	Interrupt associated with TCC #38
5	I37	W	0h	Interrupt associated with TCC #37
4	I36	W	0h	Interrupt associated with TCC #36
3	I35	W	0h	Interrupt associated with TCC #35
2	I34	W	0h	Interrupt associated with TCC #34
1	I33	W	0h	Interrupt associated with TCC #33
0	I32	W	0h	Interrupt associated with TCC #32

4.2.2.65 TPCC_IESR Register

4.2.2.65.1 TPCC_IESR Register (Offset = 1060h) [reset = 0h]

Int Enable Set Register: CPU write of '1' to the IESR.In bit causes the IESR.In bit to be set. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1128. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1060h

Figure 4-551. TPCC_IESR Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1129. TPCC_IESR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	W	0h	Interrupt associated with TCC #31
30	I30	W	0h	Interrupt associated with TCC #30
29	I29	W	0h	Interrupt associated with TCC #29
28	I28	W	0h	Interrupt associated with TCC #28
27	I27	W	0h	Interrupt associated with TCC #27
26	I26	W	0h	Interrupt associated with TCC #26
25	I25	W	0h	Interrupt associated with TCC #25
24	I24	W	0h	Interrupt associated with TCC #24
23	I23	W	0h	Interrupt associated with TCC #23
22	I22	W	0h	Interrupt associated with TCC #22
21	I21	W	0h	Interrupt associated with TCC #21
20	I20	W	0h	Interrupt associated with TCC #20
19	I19	W	0h	Interrupt associated with TCC #19
18	I18	W	0h	Interrupt associated with TCC #18
17	I17	W	0h	Interrupt associated with TCC #17
16	I16	W	0h	Interrupt associated with TCC #16
15	I15	W	0h	Interrupt associated with TCC #15
14	I14	W	0h	Interrupt associated with TCC #14
13	I13	W	0h	Interrupt associated with TCC #13

Table 4-1129. TPCC_IISR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	W	0h	Interrupt associated with TCC #12
11	I11	W	0h	Interrupt associated with TCC #11
10	I10	W	0h	Interrupt associated with TCC #10
9	I9	W	0h	Interrupt associated with TCC #9
8	I8	W	0h	Interrupt associated with TCC #8
7	I7	W	0h	Interrupt associated with TCC #7
6	I6	W	0h	Interrupt associated with TCC #6
5	I5	W	0h	Interrupt associated with TCC #5
4	I4	W	0h	Interrupt associated with TCC #4
3	I3	W	0h	Interrupt associated with TCC #3
2	I2	W	0h	Interrupt associated with TCC #2
1	I1	W	0h	Interrupt associated with TCC #1
0	I0	W	0h	Interrupt associated with TCC #0

4.2.2.66 TPCC_IESRH Register

4.2.2.66.1 TPCC_IESRH Register (Offset = 1064h) [reset = 0h]

Int Enable Set Register (High Part): CPU write of '1' to the IESRH.In bit causes the IESRH.In bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1130. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1064h

Figure 4-552. TPCC_IESRH Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1131. TPCC_IESRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	W	0h	Interrupt associated with TCC #63
30	I62	W	0h	Interrupt associated with TCC #62
29	I61	W	0h	Interrupt associated with TCC #61
28	I60	W	0h	Interrupt associated with TCC #60
27	I59	W	0h	Interrupt associated with TCC #59
26	I58	W	0h	Interrupt associated with TCC #58
25	I57	W	0h	Interrupt associated with TCC #57
24	I56	W	0h	Interrupt associated with TCC #56
23	I55	W	0h	Interrupt associated with TCC #55
22	I54	W	0h	Interrupt associated with TCC #54
21	I53	W	0h	Interrupt associated with TCC #53
20	I52	W	0h	Interrupt associated with TCC #52
19	I51	W	0h	Interrupt associated with TCC #51
18	I50	W	0h	Interrupt associated with TCC #50
17	I49	W	0h	Interrupt associated with TCC #49
16	I48	W	0h	Interrupt associated with TCC #48
15	I47	W	0h	Interrupt associated with TCC #47
14	I46	W	0h	Interrupt associated with TCC #46
13	I45	W	0h	Interrupt associated with TCC #45

Table 4-1131. TPCC_IESRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	W	0h	Interrupt associated with TCC #44
11	I43	W	0h	Interrupt associated with TCC #43
10	I42	W	0h	Interrupt associated with TCC #42
9	I41	W	0h	Interrupt associated with TCC #41
8	I40	W	0h	Interrupt associated with TCC #40
7	I39	W	0h	Interrupt associated with TCC #39
6	I38	W	0h	Interrupt associated with TCC #38
5	I37	W	0h	Interrupt associated with TCC #37
4	I36	W	0h	Interrupt associated with TCC #36
3	I35	W	0h	Interrupt associated with TCC #35
2	I34	W	0h	Interrupt associated with TCC #34
1	I33	W	0h	Interrupt associated with TCC #33
0	I32	W	0h	Interrupt associated with TCC #32

4.2.2.67 TPCC_IPR Register

4.2.2.67.1 TPCC_IPR Register (Offset = 1068h) [reset = 0h]

Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected. IPR.In bit is cleared via software by writing a '1' to ICR.In bit.

Return to [Summary Table](#)

Table 4-1132. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1068h

Figure 4-553. TPCC_IPR Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1133. TPCC_IPR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	R	0h	Interrupt associated with TCC #31
30	I30	R	0h	Interrupt associated with TCC #30
29	I29	R	0h	Interrupt associated with TCC #29
28	I28	R	0h	Interrupt associated with TCC #28
27	I27	R	0h	Interrupt associated with TCC #27
26	I26	R	0h	Interrupt associated with TCC #26
25	I25	R	0h	Interrupt associated with TCC #25
24	I24	R	0h	Interrupt associated with TCC #24
23	I23	R	0h	Interrupt associated with TCC #23
22	I22	R	0h	Interrupt associated with TCC #22
21	I21	R	0h	Interrupt associated with TCC #21
20	I20	R	0h	Interrupt associated with TCC #20
19	I19	R	0h	Interrupt associated with TCC #19
18	I18	R	0h	Interrupt associated with TCC #18
17	I17	R	0h	Interrupt associated with TCC #17
16	I16	R	0h	Interrupt associated with TCC #16
15	I15	R	0h	Interrupt associated with TCC #15
14	I14	R	0h	Interrupt associated with TCC #14
13	I13	R	0h	Interrupt associated with TCC #13

Table 4-1133. TPCC_IPR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	R	0h	Interrupt associated with TCC #12
11	I11	R	0h	Interrupt associated with TCC #11
10	I10	R	0h	Interrupt associated with TCC #10
9	I9	R	0h	Interrupt associated with TCC #9
8	I8	R	0h	Interrupt associated with TCC #8
7	I7	R	0h	Interrupt associated with TCC #7
6	I6	R	0h	Interrupt associated with TCC #6
5	I5	R	0h	Interrupt associated with TCC #5
4	I4	R	0h	Interrupt associated with TCC #4
3	I3	R	0h	Interrupt associated with TCC #3
2	I2	R	0h	Interrupt associated with TCC #2
1	I1	R	0h	Interrupt associated with TCC #1
0	I0	R	0h	Interrupt associated with TCC #0

4.2.2.68 TPCC_IPRH Register

4.2.2.68.1 TPCC_IPRH Register (Offset = 106Ch) [reset = 0h]

Interrupt Pending Register (High Part): IPRH.In bit is set when an interrupt completion code with TCC of N is detected. IPRH.In bit is cleared via software by writing a '1' to ICRH.In bit.

Return to [Summary Table](#)

Table 4-1134. Instance Table

Instance Name	Physical Address
EDMA0	52A0 106Ch

Figure 4-554. TPCC_IPRH Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1135. TPCC_IPRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	R	0h	Interrupt associated with TCC #63
30	I62	R	0h	Interrupt associated with TCC #62
29	I61	R	0h	Interrupt associated with TCC #61
28	I60	R	0h	Interrupt associated with TCC #60
27	I59	R	0h	Interrupt associated with TCC #59
26	I58	R	0h	Interrupt associated with TCC #58
25	I57	R	0h	Interrupt associated with TCC #57
24	I56	R	0h	Interrupt associated with TCC #56
23	I55	R	0h	Interrupt associated with TCC #55
22	I54	R	0h	Interrupt associated with TCC #54
21	I53	R	0h	Interrupt associated with TCC #53
20	I52	R	0h	Interrupt associated with TCC #52
19	I51	R	0h	Interrupt associated with TCC #51
18	I50	R	0h	Interrupt associated with TCC #50
17	I49	R	0h	Interrupt associated with TCC #49
16	I48	R	0h	Interrupt associated with TCC #48
15	I47	R	0h	Interrupt associated with TCC #47
14	I46	R	0h	Interrupt associated with TCC #46
13	I45	R	0h	Interrupt associated with TCC #45

Table 4-1135. TPCC_IPRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	R	0h	Interrupt associated with TCC #44
11	I43	R	0h	Interrupt associated with TCC #43
10	I42	R	0h	Interrupt associated with TCC #42
9	I41	R	0h	Interrupt associated with TCC #41
8	I40	R	0h	Interrupt associated with TCC #40
7	I39	R	0h	Interrupt associated with TCC #39
6	I38	R	0h	Interrupt associated with TCC #38
5	I37	R	0h	Interrupt associated with TCC #37
4	I36	R	0h	Interrupt associated with TCC #36
3	I35	R	0h	Interrupt associated with TCC #35
2	I34	R	0h	Interrupt associated with TCC #34
1	I33	R	0h	Interrupt associated with TCC #33
0	I32	R	0h	Interrupt associated with TCC #32

4.2.2.69 TPCC_ICR Register

4.2.2.69.1 TPCC_ICR Register (Offset = 1070h) [reset = 0h]

Interrupt Clear Register: CPU write of '1' to the ICR.In bit causes the IPR.In bit to be cleared. CPU write of '0' has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.

Return to [Summary Table](#)

Table 4-1136. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1070h

Figure 4-555. TPCC_ICR Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1137. TPCC_ICR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	W	0h	Interrupt associated with TCC #31
30	I30	W	0h	Interrupt associated with TCC #30
29	I29	W	0h	Interrupt associated with TCC #29
28	I28	W	0h	Interrupt associated with TCC #28
27	I27	W	0h	Interrupt associated with TCC #27
26	I26	W	0h	Interrupt associated with TCC #26
25	I25	W	0h	Interrupt associated with TCC #25
24	I24	W	0h	Interrupt associated with TCC #24
23	I23	W	0h	Interrupt associated with TCC #23
22	I22	W	0h	Interrupt associated with TCC #22
21	I21	W	0h	Interrupt associated with TCC #21
20	I20	W	0h	Interrupt associated with TCC #20
19	I19	W	0h	Interrupt associated with TCC #19
18	I18	W	0h	Interrupt associated with TCC #18
17	I17	W	0h	Interrupt associated with TCC #17
16	I16	W	0h	Interrupt associated with TCC #16
15	I15	W	0h	Interrupt associated with TCC #15
14	I14	W	0h	Interrupt associated with TCC #14
13	I13	W	0h	Interrupt associated with TCC #13

Table 4-1137. TPCC_ICR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	W	0h	Interrupt associated with TCC #12
11	I11	W	0h	Interrupt associated with TCC #11
10	I10	W	0h	Interrupt associated with TCC #10
9	I9	W	0h	Interrupt associated with TCC #9
8	I8	W	0h	Interrupt associated with TCC #8
7	I7	W	0h	Interrupt associated with TCC #7
6	I6	W	0h	Interrupt associated with TCC #6
5	I5	W	0h	Interrupt associated with TCC #5
4	I4	W	0h	Interrupt associated with TCC #4
3	I3	W	0h	Interrupt associated with TCC #3
2	I2	W	0h	Interrupt associated with TCC #2
1	I1	W	0h	Interrupt associated with TCC #1
0	I0	W	0h	Interrupt associated with TCC #0

4.2.2.70 TPCC_ICRH Register

4.2.2.70.1 TPCC_ICRH Register (Offset = 1074h) [reset = 0h]

Interrupt Clear Register (High Part): CPU write of '1' to the ICRH.In bit causes the IPRH.In bit to be cleared. CPU write of '0' has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.

Return to [Summary Table](#)

Table 4-1138. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1074h

Figure 4-556. TPCC_ICRH Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1139. TPCC_ICRH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	W	0h	Interrupt associated with TCC #63
30	I62	W	0h	Interrupt associated with TCC #62
29	I61	W	0h	Interrupt associated with TCC #61
28	I60	W	0h	Interrupt associated with TCC #60
27	I59	W	0h	Interrupt associated with TCC #59
26	I58	W	0h	Interrupt associated with TCC #58
25	I57	W	0h	Interrupt associated with TCC #57
24	I56	W	0h	Interrupt associated with TCC #56
23	I55	W	0h	Interrupt associated with TCC #55
22	I54	W	0h	Interrupt associated with TCC #54
21	I53	W	0h	Interrupt associated with TCC #53
20	I52	W	0h	Interrupt associated with TCC #52
19	I51	W	0h	Interrupt associated with TCC #51
18	I50	W	0h	Interrupt associated with TCC #50
17	I49	W	0h	Interrupt associated with TCC #49
16	I48	W	0h	Interrupt associated with TCC #48
15	I47	W	0h	Interrupt associated with TCC #47
14	I46	W	0h	Interrupt associated with TCC #46
13	I45	W	0h	Interrupt associated with TCC #45

Table 4-1139. TPCC_ICRH Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	W	0h	Interrupt associated with TCC #44
11	I43	W	0h	Interrupt associated with TCC #43
10	I42	W	0h	Interrupt associated with TCC #42
9	I41	W	0h	Interrupt associated with TCC #41
8	I40	W	0h	Interrupt associated with TCC #40
7	I39	W	0h	Interrupt associated with TCC #39
6	I38	W	0h	Interrupt associated with TCC #38
5	I37	W	0h	Interrupt associated with TCC #37
4	I36	W	0h	Interrupt associated with TCC #36
3	I35	W	0h	Interrupt associated with TCC #35
2	I34	W	0h	Interrupt associated with TCC #34
1	I33	W	0h	Interrupt associated with TCC #33
0	I32	W	0h	Interrupt associated with TCC #32

4.2.2.71 TPCC_IEVAL Register

4.2.2.71.1 TPCC_IEVAL Register (Offset = 1078h) [reset = 0h]

Interrupt Eval Register

Return to [Summary Table](#)

Table 4-1140. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1078h

Figure 4-557. TPCC_IEVAL Name Register

31	30	29	28	27	26	25	24			
RES69										
R										
0h										
23	22	21	20	19	18	17	16			
RES69										
R										
0h										
15	14	13	12	11	10	9	8			
RES69										
R										
0h										
7	6	5	4	3	2	1	0			
RES69						SET	EVAL			
R						W	W			
0h						0h	0h			

Table 4-1141. TPCC_IEVAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RES69	R	0h	RESERVE FIELD
1	SET	W	0h	Interrupt Set: CPU write of '1' to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable [IERn] and status [IPRn]. CPU write of '0' has no effect.
0	EVAL	W	0h	Interrupt Evaluate: CPU write of '1' to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts [IERn] are still pending [IPRn]. CPU write of '0' has no effect..

4.2.2.72 TPCC_QER Register

4.2.2.72.1 TPCC_QER Register (Offset = 1080h) [reset = 0h]

QDMA Event Register: If QER.En bit is set then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a '1' to the QSECR.En bit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set then the corresponding bit in the QDMA Event Missed Register is set.

Return to [Summary Table](#)

Table 4-1142. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1080h

Figure 4-558. TPCC_QER Name Register

31	30	29	28	27	26	25	24
RES70							
R							
0h							
23	22	21	20	19	18	17	16
RES70							
R							
0h							
15	14	13	12	11	10	9	8
RES70							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1143. TPCC_QER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES70	R	0h	RESERVE FIELD
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.73 TPCC_QEER Register

4.2.2.73.1 TPCC_QEER Register (Offset = 1084h) [reset = 0h]

QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled via writes to QEESR and can be disabled via writes to QEECR register. QEER.En = 1 The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En. QEER.En = 0 The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.

Return to [Summary Table](#)

Table 4-1144. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1084h

Figure 4-559. TPCC_QEER Name Register

31	30	29	28	27	26	25	24
RES71							
R							
0h							
23	22	21	20	19	18	17	16
RES71							
R							
0h							
15	14	13	12	11	10	9	8
RES71							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1145. TPCC_QEER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES71	R	0h	RESERVE FIELD
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.74 TPCC_QEECR Register

4.2.2.74.1 TPCC_QEECR Register (Offset = 1088h) [reset = 0h]

QDMA Event Enable Clear Register: CPU write of '1' to the QEECR.En bit causes the QEER.En bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1146. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1088h

Figure 4-560. TPCC_QEECR Name Register

31	30	29	28	27	26	25	24
RES72							
R							
0h							
23	22	21	20	19	18	17	16
RES72							
R							
0h							
15	14	13	12	11	10	9	8
RES72							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1147. TPCC_QEECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES72	R	0h	RESERVE FIELD
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.75 TPCC_QEESR Register

4.2.2.75.1 TPCC_QEESR Register (Offset = 108Ch) [reset = 0h]

QDMA Event Enable Set Register: CPU write of '1' to the QEESR.En bit causes the QEESR.En bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1148. Instance Table

Instance Name	Physical Address
EDMA0	52A0 108Ch

Figure 4-561. TPCC_QEESR Name Register

31	30	29	28	27	26	25	24
RES73							
R							
0h							
23	22	21	20	19	18	17	16
RES73							
R							
0h							
15	14	13	12	11	10	9	8
RES73							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1149. TPCC_QEESR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES73	R	0h	RESERVE FIELD
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.76 TPCC_QSER Register

4.2.2.76.1 TPCC_QSER Register (Offset = 1090h) [reset = 0h]

QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.

Return to [Summary Table](#)

Table 4-1150. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1090h

Figure 4-562. TPCC_QSER Name Register

31	30	29	28	27	26	25	24
RES74							
R							
0h							
23	22	21	20	19	18	17	16
RES74							
R							
0h							
15	14	13	12	11	10	9	8
RES74							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1151. TPCC_QSER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES74	R	0h	RESERVE FIELD
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.77 TPCC_QSECR Register

4.2.2.77.1 TPCC_QSECR Register (Offset = 1094h) [reset = 0h]

QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation which does not clear the ER.En register). CPU write of '1' to the QSECR.En bit clears the QSER.En and QER.En register fields. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1152. Instance Table

Instance Name	Physical Address
EDMA0	52A0 1094h

Figure 4-563. TPCC_QSECR Name Register

31	30	29	28	27	26	25	24
RES75							
R							
0h							
23	22	21	20	19	18	17	16
RES75							
R							
0h							
15	14	13	12	11	10	9	8
RES75							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1153. TPCC_QSECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES75	R	0h	RESERVE FIELD
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.78 TPCC_ER_RN Register

4.2.2.78.1 TPCC_ER_RN Register (Offset = 2000h) [reset = 0h]

Event Register: If ER.En bit is set and the EER.En bit is also set then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high) regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the ECR pseudo-register.

Return to [Summary Table](#)

Table 4-1154. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2000h

Figure 4-564. TPCC_ER_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1155. TPCC_ER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18

Table 4-1155. TPCC_ER_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E17	R	0h	Event #17
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.79 TPCC_ERH_RN Register

4.2.2.79.1 TPCC_ERH_RN Register (Offset = 2004h) [reset = 0h]

Event Register (High Part): If ERH.En bit is set and the EERH.En bit is also set then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ERH.En bit is set when the input event #n transitions from inactive (low) to active (high) regardless of the state of EERH.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ERH.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EERH register is set then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the ECRH pseudo-register.

Return to [Summary Table](#)

Table 4-1156. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2004h

Figure 4-565. TPCC_ERH_RN Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1157. TPCC_ERH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50

Table 4-1157. TPCC_ERH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.80 TPCC_ECR_RN Register

4.2.2.80.1 TPCC_ECR_RN Register (Offset = 2008h) [reset = 0h]

Event Clear Register: CPU write of '1' to the ECR.En bit causes the ER.En bit to be cleared. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1158. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2008h

Figure 4-566. TPCC_ECR_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1159. TPCC_ECR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1159. TPCC_ECR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.81 TPCC_ECRH_RN Register

4.2.2.81.1 TPCC_ECRH_RN Register (Offset = 200Ch) [reset = 0h]

Event Clear Register (High Part): CPU write of '1' to the ECRH.En bit causes the ERH.En bit to be cleared. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1160. Instance Table

Instance Name	Physical Address
EDMA0	52A0 200Ch

Figure 4-567. TPCC_ECRH_RN Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1161. TPCC_ECRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1161. TPCC_ECRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.82 TPCC_ESR_RN Register

4.2.2.82.1 TPCC_ESR_RN Register (Offset = 2010h) [reset = 0h]

Event Set Register: CPU write of '1' to the ESR.En bit causes the ER.En bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1162. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2010h

Figure 4-568. TPCC_ESR_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1163. TPCC_ESR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1163. TPCC_ESR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.83 TPCC_ESRH_RN Register

4.2.2.83.1 TPCC_ESRH_RN Register (Offset = 2014h) [reset = 0h]

Event Set Register (High Part) CPU write of '1' to the ESRH.En bit causes the ERH.En bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1164. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2014h

Figure 4-569. TPCC_ESRH_RN Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1165. TPCC_ESRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1165. TPCC_ESRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.84 TPCC_CER_RN Register

4.2.2.84.1 TPCC_CER_RN Register (Offset = 2018h) [reset = 0h]

Chained Event Register: If CER.En bit is set (regardless of state of EER.En) then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface or is generated internally via Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared via software.

Return to [Summary Table](#)

Table 4-1166. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2018h

Figure 4-570. TPCC_CER_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1167. TPCC_CER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18
17	E17	R	0h	Event #17

Table 4-1167. TPCC_CER_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.85 TPCC_CERH_RN Register

4.2.2.85.1 TPCC_CERH_RN Register (Offset = 201Ch) [reset = 0h]

Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En) then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface or is generated internally via Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared via software.

Return to [Summary Table](#)

Table 4-1168. Instance Table

Instance Name	Physical Address
EDMA0	52A0 201Ch

Figure 4-571. TPCC_CERH_RN Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1169. TPCC_CERH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50

Table 4-1169. TPCC_CERH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.86 TPCC_EER_RN Register

4.2.2.86.1 TPCC_EER_RN Register (Offset = 2020h) [reset = 0h]

Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' EER.En is not directly writeable. Events can be enabled via writes to EESR and can be disabled via writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers. EER.En = 1: ER.En is enabled to trigger DMA transfers.

Return to [Summary Table](#)

Table 4-1170. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2020h

Figure 4-572. TPCC_EER_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1171. TPCC_EER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18

Table 4-1171. TPCC_EER_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E17	R	0h	Event #17
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.87 TPCC_EERH_RN Register

4.2.2.87.1 TPCC_EERH_RN Register (Offset = 2024h) [reset = 0h]

Event Enable Register (High Part): Enables DMA transfers for ERH.En pending events. ERH.En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register (CERH) or Event Set Register (ESRH). Note that if a bit is set in ERH.En while EERH.En is disabled no action is taken. If EERH.En is enabled at a later point (and ERH.En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' EERH.En is not directly writeable. Events can be enabled via writes to EESRH and can be disabled via writes to EECRH register. EERH.En = 0: ER.En is not enabled to trigger DMA transfers. EERH.En = 1: ER.En is enabled to trigger DMA transfers.

Return to [Summary Table](#)

Table 4-1172. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2024h

Figure 4-573. TPCC_EERH_RN Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1173. TPCC_EERH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50

Table 4-1173. TPCC_EERH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.88 TPCC_EECR_RN Register

4.2.2.88.1 TPCC_EECR_RN Register (Offset = 2028h) [reset = 0h]

Event Enable Clear Register: CPU write of '1' to the EECR.En bit causes the EER.En bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1174. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2028h

Figure 4-574. TPCC_EECR_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1175. TPCC_EECR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1175. TPCC_EECR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.89 TPCC_EECRH_RN Register

4.2.2.89.1 TPCC_EECRH_RN Register (Offset = 202Ch) [reset = 0h]

Event Enable Clear Register (High Part): CPU write of '1' to the EECRH.En bit causes the EECRH.En bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1176. Instance Table

Instance Name	Physical Address
EDMA0	52A0 202Ch

Figure 4-575. TPCC_EECRH_RN Name Register

31		30		29		28		27		26		25		24	
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
23		22		21		20		19		18		17		16	
E55	E54	E53	E52	E51	E50	E49	E48	E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
15		14		13		12		11		10		9		8	
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
7		6		5		4		3		2		1		0	
E39	E38	E37	E36	E35	E34	E33	E32	E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1177. TPCC_EECRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1177. TPCC_EECRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.90 TPCC_EESR_RN Register

4.2.2.90.1 TPCC_EESR_RN Register (Offset = 2030h) [reset = 0h]

Event Enable Set Register: CPU write of '1' to the EESR.En bit causes the EER.En bit to be set. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1178. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2030h

Figure 4-576. TPCC_EESR_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1179. TPCC_EESR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1179. TPCC_EESR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.91 TPCC_EESRH_RN Register

4.2.2.91.1 TPCC_EESRH_RN Register (Offset = 2034h) [reset = 0h]

Event Enable Set Register (High Part): CPU write of '1' to the EESRH.En bit causes the EERH.En bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1180. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2034h

Figure 4-577. TPCC_EESRH_RN Name Register

31		30		29		28		27		26		25		24	
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
23		22		21		20		19		18		17		16	
E55	E54	E53	E52	E51	E50	E49	E48	E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
15		14		13		12		11		10		9		8	
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
7		6		5		4		3		2		1		0	
E39	E38	E37	E36	E35	E34	E33	E32	E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1181. TPCC_EESRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1181. TPCC_EESRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.92 TPCC_SER_RN Register

4.2.2.92.1 TPCC_SER_RN Register (Offset = 2038h) [reset = 0h]

Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.

Return to [Summary Table](#)

Table 4-1182. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2038h

Figure 4-578. TPCC_SER_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1183. TPCC_SER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	R	0h	Event #31
30	E30	R	0h	Event #30
29	E29	R	0h	Event #29
28	E28	R	0h	Event #28
27	E27	R	0h	Event #27
26	E26	R	0h	Event #26
25	E25	R	0h	Event #25
24	E24	R	0h	Event #24
23	E23	R	0h	Event #23
22	E22	R	0h	Event #22
21	E21	R	0h	Event #21
20	E20	R	0h	Event #20
19	E19	R	0h	Event #19
18	E18	R	0h	Event #18
17	E17	R	0h	Event #17
16	E16	R	0h	Event #16
15	E15	R	0h	Event #15
14	E14	R	0h	Event #14

Table 4-1183. TPCC_SER_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	E13	R	0h	Event #13
12	E12	R	0h	Event #12
11	E11	R	0h	Event #11
10	E10	R	0h	Event #10
9	E9	R	0h	Event #9
8	E8	R	0h	Event #8
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.93 TPCC_SERH_RN Register

4.2.2.93.1 TPCC_SERH_RN Register (Offset = 203Ch) [reset = 0h]

Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.

Return to [Summary Table](#)

Table 4-1184. Instance Table

Instance Name	Physical Address
EDMA0	52A0 203Ch

Figure 4-579. TPCC_SERH_RN Name Register

31	30	29	28	27	26	25	24
E63	E62	E61	E60	E59	E58	E57	E56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E55	E54	E53	E52	E51	E50	E49	E48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E47	E46	E45	E44	E43	E42	E41	E40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E39	E38	E37	E36	E35	E34	E33	E32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1185. TPCC_SERH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	R	0h	Event #63
30	E62	R	0h	Event #62
29	E61	R	0h	Event #61
28	E60	R	0h	Event #60
27	E59	R	0h	Event #59
26	E58	R	0h	Event #58
25	E57	R	0h	Event #57
24	E56	R	0h	Event #56
23	E55	R	0h	Event #55
22	E54	R	0h	Event #54
21	E53	R	0h	Event #53
20	E52	R	0h	Event #52
19	E51	R	0h	Event #51
18	E50	R	0h	Event #50
17	E49	R	0h	Event #49
16	E48	R	0h	Event #48
15	E47	R	0h	Event #47
14	E46	R	0h	Event #46

Table 4-1185. TPCC_SERH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	E45	R	0h	Event #45
12	E44	R	0h	Event #44
11	E43	R	0h	Event #43
10	E42	R	0h	Event #42
9	E41	R	0h	Event #41
8	E40	R	0h	Event #40
7	E39	R	0h	Event #39
6	E38	R	0h	Event #38
5	E37	R	0h	Event #37
4	E36	R	0h	Event #36
3	E35	R	0h	Event #35
2	E34	R	0h	Event #34
1	E33	R	0h	Event #33
0	E32	R	0h	Event #32

4.2.2.94 TPCC_SECR_RN Register

4.2.2.94.1 TPCC_SECR_RN Register (Offset = 2040h) [reset = 0h]

Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of '1' to the SECR.En bit clears the SER register. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1186. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2040h

Figure 4-580. TPCC_SECR_RN Name Register

31	30	29	28	27	26	25	24
E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
E23	E22	E21	E20	E19	E18	E17	E16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
E15	E14	E13	E12	E11	E10	E9	E8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1187. TPCC_SECR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E31	W	0h	Event #31
30	E30	W	0h	Event #30
29	E29	W	0h	Event #29
28	E28	W	0h	Event #28
27	E27	W	0h	Event #27
26	E26	W	0h	Event #26
25	E25	W	0h	Event #25
24	E24	W	0h	Event #24
23	E23	W	0h	Event #23
22	E22	W	0h	Event #22
21	E21	W	0h	Event #21
20	E20	W	0h	Event #20
19	E19	W	0h	Event #19
18	E18	W	0h	Event #18
17	E17	W	0h	Event #17
16	E16	W	0h	Event #16
15	E15	W	0h	Event #15
14	E14	W	0h	Event #14
13	E13	W	0h	Event #13

Table 4-1187. TPCC_SECR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E12	W	0h	Event #12
11	E11	W	0h	Event #11
10	E10	W	0h	Event #10
9	E9	W	0h	Event #9
8	E8	W	0h	Event #8
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.95 TPCC_SECRH_RN Register

4.2.2.95.1 TPCC_SECRH_RN Register (Offset = 2044h) [reset = 0h]

Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of '1' to the SECRH.En bit clears the SERH register. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1188. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2044h

Figure 4-581. TPCC_SECRH_RN Name Register

31		30		29		28		27		26		25		24	
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
23		22		21		20		19		18		17		16	
E55	E54	E53	E52	E51	E50	E49	E48	E47	E46	E45	E44	E43	E42	E41	E40
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
15		14		13		12		11		10		9		8	
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
7		6		5		4		3		2		1		0	
E39	E38	E37	E36	E35	E34	E33	E32	E31	E30	E29	E28	E27	E26	E25	E24
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1189. TPCC_SECRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	E63	W	0h	Event #63
30	E62	W	0h	Event #62
29	E61	W	0h	Event #61
28	E60	W	0h	Event #60
27	E59	W	0h	Event #59
26	E58	W	0h	Event #58
25	E57	W	0h	Event #57
24	E56	W	0h	Event #56
23	E55	W	0h	Event #55
22	E54	W	0h	Event #54
21	E53	W	0h	Event #53
20	E52	W	0h	Event #52
19	E51	W	0h	Event #51
18	E50	W	0h	Event #50
17	E49	W	0h	Event #49
16	E48	W	0h	Event #48
15	E47	W	0h	Event #47
14	E46	W	0h	Event #46
13	E45	W	0h	Event #45

Table 4-1189. TPCC_SECRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	E44	W	0h	Event #44
11	E43	W	0h	Event #43
10	E42	W	0h	Event #42
9	E41	W	0h	Event #41
8	E40	W	0h	Event #40
7	E39	W	0h	Event #39
6	E38	W	0h	Event #38
5	E37	W	0h	Event #37
4	E36	W	0h	Event #36
3	E35	W	0h	Event #35
2	E34	W	0h	Event #34
1	E33	W	0h	Event #33
0	E32	W	0h	Event #32

4.2.2.96 TPCC_IER_RN Register

4.2.2.96.1 TPCC_IER_RN Register (Offset = 2050h) [reset = 0h]

Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled via writes to IESR and can be disabled via writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts. IER.In = 1: IPR.In IS enabled for interrupts.

Return to [Summary Table](#)

Table 4-1190. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2050h

Figure 4-582. TPCC_IER_RN Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1191. TPCC_IER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	R	0h	Interrupt associated with TCC #31
30	I30	R	0h	Interrupt associated with TCC #30
29	I29	R	0h	Interrupt associated with TCC #29
28	I28	R	0h	Interrupt associated with TCC #28
27	I27	R	0h	Interrupt associated with TCC #27
26	I26	R	0h	Interrupt associated with TCC #26
25	I25	R	0h	Interrupt associated with TCC #25
24	I24	R	0h	Interrupt associated with TCC #24
23	I23	R	0h	Interrupt associated with TCC #23
22	I22	R	0h	Interrupt associated with TCC #22
21	I21	R	0h	Interrupt associated with TCC #21
20	I20	R	0h	Interrupt associated with TCC #20
19	I19	R	0h	Interrupt associated with TCC #19
18	I18	R	0h	Interrupt associated with TCC #18
17	I17	R	0h	Interrupt associated with TCC #17
16	I16	R	0h	Interrupt associated with TCC #16
15	I15	R	0h	Interrupt associated with TCC #15
14	I14	R	0h	Interrupt associated with TCC #14

Table 4-1191. TPCC_IER_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	I13	R	0h	Interrupt associated with TCC #13
12	I12	R	0h	Interrupt associated with TCC #12
11	I11	R	0h	Interrupt associated with TCC #11
10	I10	R	0h	Interrupt associated with TCC #10
9	I9	R	0h	Interrupt associated with TCC #9
8	I8	R	0h	Interrupt associated with TCC #8
7	I7	R	0h	Interrupt associated with TCC #7
6	I6	R	0h	Interrupt associated with TCC #6
5	I5	R	0h	Interrupt associated with TCC #5
4	I4	R	0h	Interrupt associated with TCC #4
3	I3	R	0h	Interrupt associated with TCC #3
2	I2	R	0h	Interrupt associated with TCC #2
1	I1	R	0h	Interrupt associated with TCC #1
0	I0	R	0h	Interrupt associated with TCC #0

4.2.2.97 TPCC_IERH_RN Register

4.2.2.97.1 TPCC_IERH_RN Register (Offset = 2054h) [reset = 0h]

Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled via writes to IESRH and can be disabled via writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts. IERH.In = 1: IPRH.In IS enabled for interrupts.

Return to [Summary Table](#)

Table 4-1192. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2054h

Figure 4-583. TPCC_IERH_RN Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1193. TPCC_IERH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	R	0h	Interrupt associated with TCC #63
30	I62	R	0h	Interrupt associated with TCC #62
29	I61	R	0h	Interrupt associated with TCC #61
28	I60	R	0h	Interrupt associated with TCC #60
27	I59	R	0h	Interrupt associated with TCC #59
26	I58	R	0h	Interrupt associated with TCC #58
25	I57	R	0h	Interrupt associated with TCC #57
24	I56	R	0h	Interrupt associated with TCC #56
23	I55	R	0h	Interrupt associated with TCC #55
22	I54	R	0h	Interrupt associated with TCC #54
21	I53	R	0h	Interrupt associated with TCC #53
20	I52	R	0h	Interrupt associated with TCC #52
19	I51	R	0h	Interrupt associated with TCC #51
18	I50	R	0h	Interrupt associated with TCC #50
17	I49	R	0h	Interrupt associated with TCC #49
16	I48	R	0h	Interrupt associated with TCC #48
15	I47	R	0h	Interrupt associated with TCC #47
14	I46	R	0h	Interrupt associated with TCC #46

Table 4-1193. TPCC_IERH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	I45	R	0h	Interrupt associated with TCC #45
12	I44	R	0h	Interrupt associated with TCC #44
11	I43	R	0h	Interrupt associated with TCC #43
10	I42	R	0h	Interrupt associated with TCC #42
9	I41	R	0h	Interrupt associated with TCC #41
8	I40	R	0h	Interrupt associated with TCC #40
7	I39	R	0h	Interrupt associated with TCC #39
6	I38	R	0h	Interrupt associated with TCC #38
5	I37	R	0h	Interrupt associated with TCC #37
4	I36	R	0h	Interrupt associated with TCC #36
3	I35	R	0h	Interrupt associated with TCC #35
2	I34	R	0h	Interrupt associated with TCC #34
1	I33	R	0h	Interrupt associated with TCC #33
0	I32	R	0h	Interrupt associated with TCC #32

4.2.2.98 TPCC_IECR_RN Register

4.2.2.98.1 TPCC_IECR_RN Register (Offset = 2058h) [reset = 0h]

Int Enable Clear Register: CPU write of '1' to the IECR.In bit causes the IER.In bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1194. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2058h

Figure 4-584. TPCC_IECR_RN Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1195. TPCC_IECR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	W	0h	Interrupt associated with TCC #31
30	I30	W	0h	Interrupt associated with TCC #30
29	I29	W	0h	Interrupt associated with TCC #29
28	I28	W	0h	Interrupt associated with TCC #28
27	I27	W	0h	Interrupt associated with TCC #27
26	I26	W	0h	Interrupt associated with TCC #26
25	I25	W	0h	Interrupt associated with TCC #25
24	I24	W	0h	Interrupt associated with TCC #24
23	I23	W	0h	Interrupt associated with TCC #23
22	I22	W	0h	Interrupt associated with TCC #22
21	I21	W	0h	Interrupt associated with TCC #21
20	I20	W	0h	Interrupt associated with TCC #20
19	I19	W	0h	Interrupt associated with TCC #19
18	I18	W	0h	Interrupt associated with TCC #18
17	I17	W	0h	Interrupt associated with TCC #17
16	I16	W	0h	Interrupt associated with TCC #16
15	I15	W	0h	Interrupt associated with TCC #15
14	I14	W	0h	Interrupt associated with TCC #14
13	I13	W	0h	Interrupt associated with TCC #13

Table 4-1195. TPCC_IECR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	W	0h	Interrupt associated with TCC #12
11	I11	W	0h	Interrupt associated with TCC #11
10	I10	W	0h	Interrupt associated with TCC #10
9	I9	W	0h	Interrupt associated with TCC #9
8	I8	W	0h	Interrupt associated with TCC #8
7	I7	W	0h	Interrupt associated with TCC #7
6	I6	W	0h	Interrupt associated with TCC #6
5	I5	W	0h	Interrupt associated with TCC #5
4	I4	W	0h	Interrupt associated with TCC #4
3	I3	W	0h	Interrupt associated with TCC #3
2	I2	W	0h	Interrupt associated with TCC #2
1	I1	W	0h	Interrupt associated with TCC #1
0	I0	W	0h	Interrupt associated with TCC #0

4.2.2.99 TPCC_IERH_RN Register

4.2.2.99.1 TPCC_IERH_RN Register (Offset = 205Ch) [reset = 0h]

Int Enable Clear Register (High Part): CPU write of '1' to the IERH.In bit causes the IERH.In bit to be cleared. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1196. Instance Table

Instance Name	Physical Address
EDMA0	52A0 205Ch

Figure 4-585. TPCC_IERH_RN Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1197. TPCC_IERH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	W	0h	Interrupt associated with TCC #63
30	I62	W	0h	Interrupt associated with TCC #62
29	I61	W	0h	Interrupt associated with TCC #61
28	I60	W	0h	Interrupt associated with TCC #60
27	I59	W	0h	Interrupt associated with TCC #59
26	I58	W	0h	Interrupt associated with TCC #58
25	I57	W	0h	Interrupt associated with TCC #57
24	I56	W	0h	Interrupt associated with TCC #56
23	I55	W	0h	Interrupt associated with TCC #55
22	I54	W	0h	Interrupt associated with TCC #54
21	I53	W	0h	Interrupt associated with TCC #53
20	I52	W	0h	Interrupt associated with TCC #52
19	I51	W	0h	Interrupt associated with TCC #51
18	I50	W	0h	Interrupt associated with TCC #50
17	I49	W	0h	Interrupt associated with TCC #49
16	I48	W	0h	Interrupt associated with TCC #48
15	I47	W	0h	Interrupt associated with TCC #47
14	I46	W	0h	Interrupt associated with TCC #46
13	I45	W	0h	Interrupt associated with TCC #45

Table 4-1197. TPCC_IECRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	W	0h	Interrupt associated with TCC #44
11	I43	W	0h	Interrupt associated with TCC #43
10	I42	W	0h	Interrupt associated with TCC #42
9	I41	W	0h	Interrupt associated with TCC #41
8	I40	W	0h	Interrupt associated with TCC #40
7	I39	W	0h	Interrupt associated with TCC #39
6	I38	W	0h	Interrupt associated with TCC #38
5	I37	W	0h	Interrupt associated with TCC #37
4	I36	W	0h	Interrupt associated with TCC #36
3	I35	W	0h	Interrupt associated with TCC #35
2	I34	W	0h	Interrupt associated with TCC #34
1	I33	W	0h	Interrupt associated with TCC #33
0	I32	W	0h	Interrupt associated with TCC #32

4.2.2.100 TPCC_IESR_RN Register

4.2.2.100.1 TPCC_IESR_RN Register (Offset = 2060h) [reset = 0h]

Int Enable Set Register: CPU write of '1' to the IESR.In bit causes the IESR.In bit to be set. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1198. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2060h

Figure 4-586. TPCC_IESR_RN Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1199. TPCC_IESR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	W	0h	Interrupt associated with TCC #31
30	I30	W	0h	Interrupt associated with TCC #30
29	I29	W	0h	Interrupt associated with TCC #29
28	I28	W	0h	Interrupt associated with TCC #28
27	I27	W	0h	Interrupt associated with TCC #27
26	I26	W	0h	Interrupt associated with TCC #26
25	I25	W	0h	Interrupt associated with TCC #25
24	I24	W	0h	Interrupt associated with TCC #24
23	I23	W	0h	Interrupt associated with TCC #23
22	I22	W	0h	Interrupt associated with TCC #22
21	I21	W	0h	Interrupt associated with TCC #21
20	I20	W	0h	Interrupt associated with TCC #20
19	I19	W	0h	Interrupt associated with TCC #19
18	I18	W	0h	Interrupt associated with TCC #18
17	I17	W	0h	Interrupt associated with TCC #17
16	I16	W	0h	Interrupt associated with TCC #16
15	I15	W	0h	Interrupt associated with TCC #15
14	I14	W	0h	Interrupt associated with TCC #14
13	I13	W	0h	Interrupt associated with TCC #13

Table 4-1199. TPCC_IESR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	W	0h	Interrupt associated with TCC #12
11	I11	W	0h	Interrupt associated with TCC #11
10	I10	W	0h	Interrupt associated with TCC #10
9	I9	W	0h	Interrupt associated with TCC #9
8	I8	W	0h	Interrupt associated with TCC #8
7	I7	W	0h	Interrupt associated with TCC #7
6	I6	W	0h	Interrupt associated with TCC #6
5	I5	W	0h	Interrupt associated with TCC #5
4	I4	W	0h	Interrupt associated with TCC #4
3	I3	W	0h	Interrupt associated with TCC #3
2	I2	W	0h	Interrupt associated with TCC #2
1	I1	W	0h	Interrupt associated with TCC #1
0	I0	W	0h	Interrupt associated with TCC #0

4.2.2.101 TPCC_IESRH_RN Register

4.2.2.101.1 TPCC_IESRH_RN Register (Offset = 2064h) [reset = 0h]

Int Enable Set Register (High Part): CPU write of '1' to the IESRH.In bit causes the IESRH.In bit to be set. CPU write of '0' has no effect.

Return to [Summary Table](#)

Table 4-1200. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2064h

Figure 4-587. TPCC_IESRH_RN Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1201. TPCC_IESRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	W	0h	Interrupt associated with TCC #63
30	I62	W	0h	Interrupt associated with TCC #62
29	I61	W	0h	Interrupt associated with TCC #61
28	I60	W	0h	Interrupt associated with TCC #60
27	I59	W	0h	Interrupt associated with TCC #59
26	I58	W	0h	Interrupt associated with TCC #58
25	I57	W	0h	Interrupt associated with TCC #57
24	I56	W	0h	Interrupt associated with TCC #56
23	I55	W	0h	Interrupt associated with TCC #55
22	I54	W	0h	Interrupt associated with TCC #54
21	I53	W	0h	Interrupt associated with TCC #53
20	I52	W	0h	Interrupt associated with TCC #52
19	I51	W	0h	Interrupt associated with TCC #51
18	I50	W	0h	Interrupt associated with TCC #50
17	I49	W	0h	Interrupt associated with TCC #49
16	I48	W	0h	Interrupt associated with TCC #48
15	I47	W	0h	Interrupt associated with TCC #47
14	I46	W	0h	Interrupt associated with TCC #46
13	I45	W	0h	Interrupt associated with TCC #45

Table 4-1201. TPCC_IESRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	W	0h	Interrupt associated with TCC #44
11	I43	W	0h	Interrupt associated with TCC #43
10	I42	W	0h	Interrupt associated with TCC #42
9	I41	W	0h	Interrupt associated with TCC #41
8	I40	W	0h	Interrupt associated with TCC #40
7	I39	W	0h	Interrupt associated with TCC #39
6	I38	W	0h	Interrupt associated with TCC #38
5	I37	W	0h	Interrupt associated with TCC #37
4	I36	W	0h	Interrupt associated with TCC #36
3	I35	W	0h	Interrupt associated with TCC #35
2	I34	W	0h	Interrupt associated with TCC #34
1	I33	W	0h	Interrupt associated with TCC #33
0	I32	W	0h	Interrupt associated with TCC #32

4.2.2.102 TPCC_IPR_RN Register

4.2.2.102.1 TPCC_IPR_RN Register (Offset = 2068h) [reset = 0h]

Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected. IPR.In bit is cleared via software by writing a '1' to ICR.In bit.

Return to [Summary Table](#)

Table 4-1202. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2068h

Figure 4-588. TPCC_IPR_RN Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1203. TPCC_IPR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	R	0h	Interrupt associated with TCC #31
30	I30	R	0h	Interrupt associated with TCC #30
29	I29	R	0h	Interrupt associated with TCC #29
28	I28	R	0h	Interrupt associated with TCC #28
27	I27	R	0h	Interrupt associated with TCC #27
26	I26	R	0h	Interrupt associated with TCC #26
25	I25	R	0h	Interrupt associated with TCC #25
24	I24	R	0h	Interrupt associated with TCC #24
23	I23	R	0h	Interrupt associated with TCC #23
22	I22	R	0h	Interrupt associated with TCC #22
21	I21	R	0h	Interrupt associated with TCC #21
20	I20	R	0h	Interrupt associated with TCC #20
19	I19	R	0h	Interrupt associated with TCC #19
18	I18	R	0h	Interrupt associated with TCC #18
17	I17	R	0h	Interrupt associated with TCC #17
16	I16	R	0h	Interrupt associated with TCC #16
15	I15	R	0h	Interrupt associated with TCC #15
14	I14	R	0h	Interrupt associated with TCC #14
13	I13	R	0h	Interrupt associated with TCC #13

Table 4-1203. TPCC_IPR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	R	0h	Interrupt associated with TCC #12
11	I11	R	0h	Interrupt associated with TCC #11
10	I10	R	0h	Interrupt associated with TCC #10
9	I9	R	0h	Interrupt associated with TCC #9
8	I8	R	0h	Interrupt associated with TCC #8
7	I7	R	0h	Interrupt associated with TCC #7
6	I6	R	0h	Interrupt associated with TCC #6
5	I5	R	0h	Interrupt associated with TCC #5
4	I4	R	0h	Interrupt associated with TCC #4
3	I3	R	0h	Interrupt associated with TCC #3
2	I2	R	0h	Interrupt associated with TCC #2
1	I1	R	0h	Interrupt associated with TCC #1
0	I0	R	0h	Interrupt associated with TCC #0

4.2.2.103 TPCC_IPRH_RN Register

4.2.2.103.1 TPCC_IPRH_RN Register (Offset = 206Ch) [reset = 0h]

Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected. IPRH.In bit is cleared via software by writing a '1' to ICRH.In bit.

Return to [Summary Table](#)

Table 4-1204. Instance Table

Instance Name	Physical Address
EDMA0	52A0 206Ch

Figure 4-589. TPCC_IPRH_RN Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1205. TPCC_IPRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	R	0h	Interrupt associated with TCC #63
30	I62	R	0h	Interrupt associated with TCC #62
29	I61	R	0h	Interrupt associated with TCC #61
28	I60	R	0h	Interrupt associated with TCC #60
27	I59	R	0h	Interrupt associated with TCC #59
26	I58	R	0h	Interrupt associated with TCC #58
25	I57	R	0h	Interrupt associated with TCC #57
24	I56	R	0h	Interrupt associated with TCC #56
23	I55	R	0h	Interrupt associated with TCC #55
22	I54	R	0h	Interrupt associated with TCC #54
21	I53	R	0h	Interrupt associated with TCC #53
20	I52	R	0h	Interrupt associated with TCC #52
19	I51	R	0h	Interrupt associated with TCC #51
18	I50	R	0h	Interrupt associated with TCC #50
17	I49	R	0h	Interrupt associated with TCC #49
16	I48	R	0h	Interrupt associated with TCC #48
15	I47	R	0h	Interrupt associated with TCC #47
14	I46	R	0h	Interrupt associated with TCC #46
13	I45	R	0h	Interrupt associated with TCC #45

Table 4-1205. TPCC_IPRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	R	0h	Interrupt associated with TCC #44
11	I43	R	0h	Interrupt associated with TCC #43
10	I42	R	0h	Interrupt associated with TCC #42
9	I41	R	0h	Interrupt associated with TCC #41
8	I40	R	0h	Interrupt associated with TCC #40
7	I39	R	0h	Interrupt associated with TCC #39
6	I38	R	0h	Interrupt associated with TCC #38
5	I37	R	0h	Interrupt associated with TCC #37
4	I36	R	0h	Interrupt associated with TCC #36
3	I35	R	0h	Interrupt associated with TCC #35
2	I34	R	0h	Interrupt associated with TCC #34
1	I33	R	0h	Interrupt associated with TCC #33
0	I32	R	0h	Interrupt associated with TCC #32

4.2.2.104 TPCC_ICR_RN Register

4.2.2.104.1 TPCC_ICR_RN Register (Offset = 2070h) [reset = 0h]

Interrupt Clear Register: CPU write of '1' to the ICR.In bit causes the IPR.In bit to be cleared. CPU write of '0' has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.

Return to [Summary Table](#)

Table 4-1206. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2070h

Figure 4-590. TPCC_ICR_RN Name Register

31	30	29	28	27	26	25	24
I31	I30	I29	I28	I27	I26	I25	I24
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I23	I22	I21	I20	I19	I18	I17	I16
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I15	I14	I13	I12	I11	I10	I9	I8
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I7	I6	I5	I4	I3	I2	I1	I0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1207. TPCC_ICR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I31	W	0h	Interrupt associated with TCC #31
30	I30	W	0h	Interrupt associated with TCC #30
29	I29	W	0h	Interrupt associated with TCC #29
28	I28	W	0h	Interrupt associated with TCC #28
27	I27	W	0h	Interrupt associated with TCC #27
26	I26	W	0h	Interrupt associated with TCC #26
25	I25	W	0h	Interrupt associated with TCC #25
24	I24	W	0h	Interrupt associated with TCC #24
23	I23	W	0h	Interrupt associated with TCC #23
22	I22	W	0h	Interrupt associated with TCC #22
21	I21	W	0h	Interrupt associated with TCC #21
20	I20	W	0h	Interrupt associated with TCC #20
19	I19	W	0h	Interrupt associated with TCC #19
18	I18	W	0h	Interrupt associated with TCC #18
17	I17	W	0h	Interrupt associated with TCC #17
16	I16	W	0h	Interrupt associated with TCC #16
15	I15	W	0h	Interrupt associated with TCC #15
14	I14	W	0h	Interrupt associated with TCC #14
13	I13	W	0h	Interrupt associated with TCC #13

Table 4-1207. TPCC_ICR_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I12	W	0h	Interrupt associated with TCC #12
11	I11	W	0h	Interrupt associated with TCC #11
10	I10	W	0h	Interrupt associated with TCC #10
9	I9	W	0h	Interrupt associated with TCC #9
8	I8	W	0h	Interrupt associated with TCC #8
7	I7	W	0h	Interrupt associated with TCC #7
6	I6	W	0h	Interrupt associated with TCC #6
5	I5	W	0h	Interrupt associated with TCC #5
4	I4	W	0h	Interrupt associated with TCC #4
3	I3	W	0h	Interrupt associated with TCC #3
2	I2	W	0h	Interrupt associated with TCC #2
1	I1	W	0h	Interrupt associated with TCC #1
0	I0	W	0h	Interrupt associated with TCC #0

4.2.2.105 TPCC_ICRH_RN Register

4.2.2.105.1 TPCC_ICRH_RN Register (Offset = 2074h) [reset = 0h]

Interrupt Clear Register (High Part): CPU write of '1' to the ICRH.In bit causes the IPRH.In bit to be cleared. CPU write of '0' has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.

Return to [Summary Table](#)

Table 4-1208. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2074h

Figure 4-591. TPCC_ICRH_RN Name Register

31	30	29	28	27	26	25	24
I63	I62	I61	I60	I59	I58	I57	I56
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
I55	I54	I53	I52	I51	I50	I49	I48
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
I47	I46	I45	I44	I43	I42	I41	I40
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
I39	I38	I37	I36	I35	I34	I33	I32
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1209. TPCC_ICRH_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31	I63	W	0h	Interrupt associated with TCC #63
30	I62	W	0h	Interrupt associated with TCC #62
29	I61	W	0h	Interrupt associated with TCC #61
28	I60	W	0h	Interrupt associated with TCC #60
27	I59	W	0h	Interrupt associated with TCC #59
26	I58	W	0h	Interrupt associated with TCC #58
25	I57	W	0h	Interrupt associated with TCC #57
24	I56	W	0h	Interrupt associated with TCC #56
23	I55	W	0h	Interrupt associated with TCC #55
22	I54	W	0h	Interrupt associated with TCC #54
21	I53	W	0h	Interrupt associated with TCC #53
20	I52	W	0h	Interrupt associated with TCC #52
19	I51	W	0h	Interrupt associated with TCC #51
18	I50	W	0h	Interrupt associated with TCC #50
17	I49	W	0h	Interrupt associated with TCC #49
16	I48	W	0h	Interrupt associated with TCC #48
15	I47	W	0h	Interrupt associated with TCC #47
14	I46	W	0h	Interrupt associated with TCC #46
13	I45	W	0h	Interrupt associated with TCC #45

Table 4-1209. TPCC_ICRH_RN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	I44	W	0h	Interrupt associated with TCC #44
11	I43	W	0h	Interrupt associated with TCC #43
10	I42	W	0h	Interrupt associated with TCC #42
9	I41	W	0h	Interrupt associated with TCC #41
8	I40	W	0h	Interrupt associated with TCC #40
7	I39	W	0h	Interrupt associated with TCC #39
6	I38	W	0h	Interrupt associated with TCC #38
5	I37	W	0h	Interrupt associated with TCC #37
4	I36	W	0h	Interrupt associated with TCC #36
3	I35	W	0h	Interrupt associated with TCC #35
2	I34	W	0h	Interrupt associated with TCC #34
1	I33	W	0h	Interrupt associated with TCC #33
0	I32	W	0h	Interrupt associated with TCC #32

4.2.2.106 TPCC_IEVAL_RN Register

4.2.2.106.1 TPCC_IEVAL_RN Register (Offset = 2078h) [reset = 0h]

Interrupt Eval Register

Return to [Summary Table](#)

Table 4-1210. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2078h

Figure 4-592. TPCC_IEVAL_RN Name Register

31	30	29	28	27	26	25	24
RES76							
R							
0h							
23	22	21	20	19	18	17	16
RES76							
R							
0h							
15	14	13	12	11	10	9	8
RES76							
R							
0h							
7	6	5	4	3	2	1	0
RES76						SET	EVAL
R						W	W
0h						0h	0h

Table 4-1211. TPCC_IEVAL_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RES76	R	0h	RESERVE FIELD
1	SET	W	0h	Interrupt Set: CPU write of '1' to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable [IERn] and status [IPRn]. CPU write of '0' has no effect.
0	EVAL	W	0h	Interrupt Evaluate: CPU write of '1' to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts [IERn] are still pending [IPRn]. CPU write of '0' has no effect..

4.2.2.107 TPCC_QER_RN Register

4.2.2.107.1 TPCC_QER_RN Register (Offset = 2080h) [reset = 0h]

QDMA Event Register: If QER.En bit is set then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a '1' to the QSECR.En bit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set then the corresponding bit in the QDMA Event Missed Register is set.

Return to [Summary Table](#)

Table 4-1212. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2080h

Figure 4-593. TPCC_QER_RN Name Register

31	30	29	28	27	26	25	24
RES77							
R							
0h							
23	22	21	20	19	18	17	16
RES77							
R							
0h							
15	14	13	12	11	10	9	8
RES77							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1213. TPCC_QER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES77	R	0h	RESERVE FIELD
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.108 TPCC_QEER_RN Register

4.2.2.108.1 TPCC_QEER_RN Register (Offset = 2084h) [reset = 0h]

QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled via writes to QEESR and can be disabled via writes to QEECR register. QEER.En = 1 The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En. QEER.En = 0 The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.

Return to [Summary Table](#)

Table 4-1214. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2084h

Figure 4-594. TPCC_QEER_RN Name Register

31	30	29	28	27	26	25	24
RES78							
R							
0h							
23	22	21	20	19	18	17	16
RES78							
R							
0h							
15	14	13	12	11	10	9	8
RES78							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1215. TPCC_QEER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES78	R	0h	RESERVE FIELD
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.109 TPCC_QEECR_RN Register

4.2.2.109.1 TPCC_QEECR_RN Register (Offset = 2088h) [reset = 0h]

QDMA Event Enable Clear Register: CPU write of '1' to the QEECR.En bit causes the QEER.En bit to be cleared. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1216. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2088h

Figure 4-595. TPCC_QEECR_RN Name Register

31	30	29	28	27	26	25	24
RES79							
R							
0h							
23	22	21	20	19	18	17	16
RES79							
R							
0h							
15	14	13	12	11	10	9	8
RES79							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1217. TPCC_QEECR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES79	R	0h	RESERVE FIELD
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.110 TPCC_QEESR_RN Register

4.2.2.110.1 TPCC_QEESR_RN Register (Offset = 208Ch) [reset = 0h]

QDMA Event Enable Set Register: CPU write of '1' to the QEESR.En bit causes the QEESR.En bit to be set. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1218. Instance Table

Instance Name	Physical Address
EDMA0	52A0 208Ch

Figure 4-596. TPCC_QEESR_RN Name Register

31	30	29	28	27	26	25	24
RES80							
R							
0h							
23	22	21	20	19	18	17	16
RES80							
R							
0h							
15	14	13	12	11	10	9	8
RES80							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1219. TPCC_QEESR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES80	R	0h	RESERVE FIELD
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.111 TPCC_QSER_RN Register

4.2.2.111.1 TPCC_QSER_RN Register (Offset = 2090h) [reset = 0h]

QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.

Return to [Summary Table](#)

Table 4-1220. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2090h

Figure 4-597. TPCC_QSER_RN Name Register

31	30	29	28	27	26	25	24
RES81							
R							
0h							
23	22	21	20	19	18	17	16
RES81							
R							
0h							
15	14	13	12	11	10	9	8
RES81							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1221. TPCC_QSER_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES81	R	0h	RESERVE FIELD
7	E7	R	0h	Event #7
6	E6	R	0h	Event #6
5	E5	R	0h	Event #5
4	E4	R	0h	Event #4
3	E3	R	0h	Event #3
2	E2	R	0h	Event #2
1	E1	R	0h	Event #1
0	E0	R	0h	Event #0

4.2.2.112 TPCC_QSECR_RN Register

4.2.2.112.1 TPCC_QSECR_RN Register (Offset = 2094h) [reset = 0h]

QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation which does not clear the ER.En register). CPU write of '1' to the QSECR.En bit clears the QSER.En and QER.En register fields. CPU write of '0' has no effect..

Return to [Summary Table](#)

Table 4-1222. Instance Table

Instance Name	Physical Address
EDMA0	52A0 2094h

Figure 4-598. TPCC_QSECR_RN Name Register

31	30	29	28	27	26	25	24
RES82							
R							
0h							
23	22	21	20	19	18	17	16
RES82							
R							
0h							
15	14	13	12	11	10	9	8
RES82							
R							
0h							
7	6	5	4	3	2	1	0
E7	E6	E5	E4	E3	E2	E1	E0
W	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1223. TPCC_QSECR_RN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RES82	R	0h	RESERVE FIELD
7	E7	W	0h	Event #7
6	E6	W	0h	Event #6
5	E5	W	0h	Event #5
4	E4	W	0h	Event #4
3	E3	W	0h	Event #3
2	E2	W	0h	Event #2
1	E1	W	0h	Event #1
0	E0	W	0h	Event #0

4.2.2.113 TPCC_OPT Register

4.2.2.113.1 TPCC_OPT Register (Offset = 4000h) [reset = 0h]

Options Parameter

Return to [Summary Table](#)

Table 4-1224. Instance Table

Instance Name	Physical Address
EDMA0	52A0 4000h

Figure 4-599. TPCC_OPT Name Register

31	30	29	28	27	26	25	24
PRIV	RES83			PRIVID			
R	R			R			
0h	0h			0h			
23	22	21	20	19	18	17	16
ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	WIMODE	RES84	TCC	
R/W	R/W	R/W	R/W	R/W	R	R/W	
0h	0h	0h	0h	0h	0h	0h	
15	14	13	12	11	10	9	8
TCC				TCCMODE	FWID		
R/W				R/W	R/W		
0h				0h	0h		
7	6	5	4	3	2	1	0
RES85				STATIC	SYNCDIM	DAM	SAM
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 4-1225. TPCC_OPT Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRIV	R	0h	Privilege level: privilege level [supervisor vs. user] for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus. PRIV = 0 : User level privilege PRIV = 1 : Supervisor level privilege
30:28	RES83	R	0h	RESERVE FIELD
27:24	PRIVID	R	0h	Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus.
23	ITCCHEN	R/W	0h	Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled. 1: Intermediate transfer complete chaining is enabled.
22	TCCHEN	R/W	0h	Transfer complete chaining enable: 0: Transfer complete chaining is disabled. 1: Transfer complete chaining is enabled.
21	ITCINTEN	R/W	0h	Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled. 1: Intermediate transfer complete interrupt is enabled [corresponding IER[TCC] bit must be set to 1 to generate interrupt]
20	TCINTEN	R/W	0h	Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled. 1: Transfer complete interrupt is enabled [corresponding IER[TCC] bit must be set to 1 to generate interrupt]

Table 4-1225. TPCC_OPT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	WIMODE	R/W	0h	Backward compatibility mode: 0:Normal operation 1 : WI Backwards Compatibility mode forces BCNT to be adjusted by '1' upon TR submission [0 means 1 1 means 2 ...] and forces ACNT to be treated as a word-count [left shifted by 2 by hardware to create byte cnt for TR submission]
18	RES84	R	0h	RESERVE FIELD
17:12	TCC	R/W	0h	Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER [bit CER[TCC]] for chaining or in IER [bit IER[TCC]] for interrupts.
11	TCCMODE	R/W	0h	Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0:Normal Completion A transfer is considered completed after the transfer parameters are returned to the CC from the TC [which was returned from the peripheral]. 1:Early Completion A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally .
10:8	FWID	R/W	0h	FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC.
7:4	RES85	R	0h	RESERVE FIELD
3	STATIC	R/W	0h	Static Entry: 0:Entry is updated as normal 1:Entry is static Count and Address updates are not updated after TRP is submitted. Linking is not performed.
2	SYNCDIM	R/W	0h	Transfer Synchronization Dimension: 0:A-Sync Each event triggers the transfer of ACNT elements. 1:AB-Sync Each event triggers the transfer of BCNT arrays of ACNT elements
1	DAM	R/W	0h	Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0:INCR Dst addressing within an array increments. Dst is not a FIFO. 1:FIFO Dst addressing within an array wraps around upon reaching FIFO width.
0	SAM	R/W	0h	Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0:INCR Src addressing within an array increments. Source is not a FIFO. 1:FIFO Src addressing within an array wraps around upon reaching FIFO width.

4.2.2.114 TPCC_SRC Register

4.2.2.114.1 TPCC_SRC Register (Offset = 4004h) [reset = 0h]

Source Address

Return to [Summary Table](#)

Table 4-1226. Instance Table

Instance Name	Physical Address
EDMA0	52A0 4004h

Figure 4-600. TPCC_SRC Name Register

31	30	29	28	27	26	25	24
SRC							
R/W							
0h							
23	22	21	20	19	18	17	16
SRC							
R/W							
0h							
15	14	13	12	11	10	9	8
SRC							
R/W							
0h							
7	6	5	4	3	2	1	0
SRC							
R/W							
0h							

Table 4-1227. TPCC_SRC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SRC	R/W	0h	Source Address: The 32-bit source address parameters specify the starting byte address of the source . If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true.

4.2.2.115 TPCC_ABCNT Register

4.2.2.115.1 TPCC_ABCNT Register (Offset = 4008h) [reset = 0h]

A and B byte count

Return to [Summary Table](#)

Table 4-1228. Instance Table

Instance Name	Physical Address
EDMA0	52A0 4008h

Figure 4-601. TPCC_ABCNT Name Register

31	30	29	28	27	26	25	24
BCNT							
R/W							
0h							
23	22	21	20	19	18	17	16
BCNT							
R/W							
0h							
15	14	13	12	11	10	9	8
ACNT							
R/W							
0h							
7	6	5	4	3	2	1	0
ACNT							
R/W							
0h							

Table 4-1229. TPCC_ABCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	BCNT	R/W	0h	BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation valid values for BCNT can be anywhere between 1 and 65535. Therefore the maximum number of arrays in a frame is 65535 [64K-1 arrays]. BCNT=1 means 1 array in the frame and BCNT=0 means 0 arrays in the frame. In normal mode a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPT.WIMODE bit is set then the programmed BCNT value will be incremented by '1' before submission to TC. I.e. 0 means 1 1 means 2 2 means 3 ...

Table 4-1229. TPCC_ABCNT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:0	ACNT	R/W	0h	ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore the maximum number of bytes in an array is 65535 bytes [64K-1 bytes]. ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPT.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0 it will still be treated as 0 since the multiply-by-4 operation [to translate between a word count and a byte count] will drop the 2 msbits. For dummy and null transfer definition the ACNT definition will disregard the 2 msbits. I.e. a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer resulting in null or dummy operation dependent on the state of BCNT and CCNT.

4.2.2.116 TPCC_DST Register

4.2.2.116.1 TPCC_DST Register (Offset = 400Ch) [reset = 0h]

Destination Address

Return to [Summary Table](#)

Table 4-1230. Instance Table

Instance Name	Physical Address
EDMA0	52A0 400Ch

Figure 4-602. TPCC_DST Name Register

31	30	29	28	27	26	25	24
DST							
R/W							
0h							
23	22	21	20	19	18	17	16
DST							
R/W							
0h							
15	14	13	12	11	10	9	8
DST							
R/W							
0h							
7	6	5	4	3	2	1	0
DST							
R/W							
0h							

Table 4-1231. TPCC_DST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DST	R/W	0h	Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true.

4.2.2.117 TPCC_BIDX Register

4.2.2.117.1 TPCC_BIDX Register (Offset = 4010h) [reset = 0h]

Register description is not available

Return to [Summary Table](#)

Table 4-1232. Instance Table

Instance Name	Physical Address
EDMA0	52A0 4010h

Figure 4-603. TPCC_BIDX Name Register

31	30	29	28	27	26	25	24
DBIDX							
R/W							
0h							
23	22	21	20	19	18	17	16
DBIDX							
R/W							
0h							
15	14	13	12	11	10	9	8
SBIDX							
R/W							
0h							
7	6	5	4	3	2	1	0
SBIDX							
R/W							
0h							

Table 4-1233. TPCC_BIDX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DBIDX	R/W	0h	Destination 2nd Dimension Index: DBIDX is a 16-bit signed value [2's complement] used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers.
15:0	SBIDX	R/W	0h	Source 2nd Dimension Index: SBIDX is a 16-bit signed value [2's complement] used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers.

4.2.2.118 TPCC_LNK Register

4.2.2.118.1 TPCC_LNK Register (Offset = 4014h) [reset = 0h]

Link and Reload parameters

Return to [Summary Table](#)

Table 4-1234. Instance Table

Instance Name	Physical Address
EDMA0	52A0 4014h

Figure 4-604. TPCC_LNK Name Register

31	30	29	28	27	26	25	24
BCNTRLD							
R/W							
0h							
23	22	21	20	19	18	17	16
BCNTRLD							
R/W							
0h							
15	14	13	12	11	10	9	8
LINK							
R/W							
0h							
7	6	5	4	3	2	1	0
LINK							
R/W							
0h							

Table 4-1235. TPCC_LNK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	BCNTRLD	R/W	0h	BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case the CC decrements the BCNT value by one on each TR submission. When BCNT [conceptually] reaches zero then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT not thus BCNTRLD is a don't care field.

Table 4-1235. TPCC_LNK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:0	LINK	R/W	0h	<p>Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination [i.e. after count fields are decremented to '0'] with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore if the user uses the literal address with a range from 0x4000 to 0x7FFF it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000' thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case [5-lsbs] behavior is undefined for the user [i.e. don't have to test it]. In the former case [2 msbs] user should be able to take advantage of this feature [i.e. do have to test it]. If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM then the Link will be treated as a Null Link and all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid/Secure state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e. a value of 0x3FFE is a non-NULL PaRAM link field.</p>

4.2.2.119 TPCC_CIDX Register

4.2.2.119.1 TPCC_CIDX Register (Offset = 4018h) [reset = 0h]

Register description is not available

Return to [Summary Table](#)

Table 4-1236. Instance Table

Instance Name	Physical Address
EDMA0	52A0 4018h

Figure 4-605. TPCC_CIDX Name Register

31	30	29	28	27	26	25	24
DCIDX							
R/W							
0h							
23	22	21	20	19	18	17	16
DCIDX							
R/W							
0h							
15	14	13	12	11	10	9	8
SCIDX							
R/W							
0h							
7	6	5	4	3	2	1	0
SCIDX							
R/W							
0h							

Table 4-1237. TPCC_CIDX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DCIDX	R/W	0h	Destination Frame Index: DCIDX is a 16-bit signed value [2's complement] used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array [pointed to by DST address] to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied the current array in an A-sync transfer is the last array in the frame while the current array in a ABsync transfer is the first array in the frame.
15:0	SCIDX	R/W	0h	Source Frame Index: SCIDX is a 16-bit signed value [2's complement] used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array [pointed to by SRC address] to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied the current array in an A-sync transfer is the last array in the frame while the current array in a AB-sync transfer is the first array in the frame.

4.2.2.120 TPCC_CCNT Register

4.2.2.120.1 TPCC_CCNT Register (Offset = 401Ch) [reset = 0h]

C byte count

Return to [Summary Table](#)

Table 4-1238. Instance Table

Instance Name	Physical Address
EDMA0	52A0 401Ch

Figure 4-606. TPCC_CCNT Name Register

31	30	29	28	27	26	25	24
RES86							
R							
0h							
23	22	21	20	19	18	17	16
RES86							
R							
0h							
15	14	13	12	11	10	9	8
CCNT							
R/W							
0h							
7	6	5	4	3	2	1	0
CCNT							
R/W							
0h							

Table 4-1239. TPCC_CCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RES86	R	0h	RESERVE FIELD
15:0	CCNT	R/W	0h	CCNT : Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore the maximum number of frames in a block is 65535 [64K-1 frames]. CCNT of '1' means '1' frame in the block and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no effect on CCNT operation.

4.2.2.121 TPTC_PID Register

4.2.2.121.1 TPTC_PID Register (Offset = 0h) [reset = 4000B01h]

Peripheral ID Register.

Return to [Summary Table](#)

Table 4-1240. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0000h
EDMA1	52A4 0000h

Figure 4-607. TPTC_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED			FUNC		
R		NONE			R		
1h		0h			0h		
23	22	21	20	19	18	17	16
FUNC							
R							
0h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
1h				3h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		1h					

Table 4-1241. TPTC_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID Scheme: Used to distinguish between old ID scheme and current. Spare bit to encode future schemes EDMA uses 'new scheme' indicated with value of 0x1.
29:28	RESERVED	NONE	0h	Reserved
27:16	FUNC	R	0h	Function indicates a software compatible module family.
15:11	RTL	R	1h	RTL Version
10:8	MAJOR	R	3h	Major Revision
7:6	CUSTOM	R	0h	Custom revision field: Not used on this version of EDMA.
5:0	MINOR	R	1h	Minor Revision

4.2.2.122 TPTC_TCCFG Register

4.2.2.122.1 TPTC_TCCFG Register (Offset = 4h) [reset = 224h]

TC Configuration Register.

Return to [Summary Table](#)

Table 4-1242. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0004h
EDMA1	52A4 0004h

Figure 4-608. TPTC_TCCFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						DREGDEPTH	
NONE						R	
0h						2h	
7	6	5	4	3	2	1	0
RESERVED		BUSWIDTH		RESERVED		FIFOSIZE	
NONE		R		NONE		R	
0h		2h		0h		4h	

Table 4-1243. TPTC_TCCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	DREGDEPTH	R	2h	Dst Register FIFO Depth Parameterization
7:6	RESERVED	NONE	0h	Reserved
5:4	BUSWIDTH	R	2h	Bus Width Parameterization
3	RESERVED	NONE	0h	Reserved
2:0	FIFOSIZE	R	4h	Fifo Size Parameterization

4.2.2.123 TPTC_TCSTAT Register

4.2.2.123.1 TPTC_TCSTAT Register (Offset = 100h) [reset = 100h]

TC Status Register.

Return to [Summary Table](#)

Table 4-1244. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0100h
EDMA1	52A4 0100h

Figure 4-609. TPTC_TCSTAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		DFSTRTPTR		RESERVED			ACTV
NONE		R		NONE			R
0h		0h		0h			1h
7	6	5	4	3	2	1	0
RESERVED	DSTACTV			RESERVED	WSACTV	SRCACTV	PROGBUSY
NONE	R			NONE	R	R	R
0h	0h			0h	0h	0h	0h

Table 4-1245. TPTC_TCSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:12	DFSTRTPTR	R	0h	Dst FIFO Start Pointer Represents the offset to the head entry of Dst Register FIFO in units of entries. Legal values = 0x0 to 0x3
11:9	RESERVED	NONE	0h	Reserved
8	ACTV	R	1h	Channel Active Channel Active is a logical-OR of each of the BUSY/ACTV signals. The ACTV bit must remain high through the life of a TR. ACTV = 0 : Channel is idle. ACTV = 1 : Channel is busy.
7	RESERVED	NONE	0h	Reserved
6:4	DSTACTV	R	0h	Destination Active State Specifies the number of TRs that are resident in the Dst Register FIFO at a given instant. Legal values are constrained by the DSTREGDEPTH parameter.
3	RESERVED	NONE	0h	Reserved

Table 4-1245. TPTC_TCSTAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	WSACTV	R	0h	Write Status Active WSACTV = 0 : Write status is not pending. Write status has been received for all previously issued write commands. WSACTV = 1 : Write Status is pending. Write status has not been received for all previously issued write commands.
1	SRACTV	R	0h	Source Active State SRACTV = 0 : Source Active set is idle. Any TR written to Prog Set will immediately transition to Source Active set as long as the Dst FIFO Set is not full [DSTFULL == 1]. SRACTV = 1 : Source Active set is busy either performing read transfers or waiting to perform read transfers for current Transfer Request.
0	PROGBUSY	R	0h	Program Register Set Busy PROGBUSY = 0 : Prog set idle and is available for programming. PROGBUSY = 1 : Prog set busy. User should poll for PROGBUSY equal to '0' prior to re-programming the Program Register set.

4.2.2.124 TPTC_INTSTAT Register

4.2.2.124.1 TPTC_INTSTAT Register (Offset = 104h) [reset = 0h]

Interrupt Status Register.

Return to [Summary Table](#)

Table 4-1246. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0104h
EDMA1	52A4 0104h

Figure 4-610. TPTC_INTSTAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						TRDONE	PROGEMPTY
NONE						R	R
0h						0h	0h

Table 4-1247. TPTC_INTSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TRDONE	R	0h	TR Done Event Status: TRDONE = 0 : Condition not detected. TRDONE = 1 : Set when TC has completed a Transfer Request. TRDONE should be set when the write status is returned for the final write of a TR. Cleared when user writes '1' to INTCLR.TRDONE register bit.
0	PROGEMPTY	R	0h	Program Set Empty Event Status: PROGEMPTY = 0 : Condition not detected. PROGEMPTY = 1 : Set when Program Register set transitions to empty state. Cleared when user writes '1' to INTCLR.PROGEMPTY register bit.

4.2.2.125 TPTC_INTEN Register

4.2.2.125.1 TPTC_INTEN Register (Offset = 108h) [reset = 0h]

Interrupt Enable Register.

Return to [Summary Table](#)

Table 4-1248. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0108h
EDMA1	52A4 0108h

Figure 4-611. TPTC_INTEN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						TRDONE	PROGEMPTY
NONE						R/W	R/W
0h						0h	0h

Table 4-1249. TPTC_INTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TRDONE	R/W	0h	TR Done Event Enable: INTEN.TRDONE = 0 : TRDONE Event is disabled. INTEN.TRDONE = 1 : TRDONE Event is enabled and contributes to interrupt generation
0	PROGEMPTY	R/W	0h	Program Set Empty Event Enable: INTEN.PROGEMPTY = 0 : PROGEMPTY Event is disabled. INTEN.PROGEMPTY = 1 : PROGEMPTY Event is enabled and contributes to interrupt generation

4.2.2.126 TPTC_INTCLR Register

4.2.2.126.1 TPTC_INTCLR Register (Offset = 10Ch) [reset = 0h]

Interrupt Clear Register.

Return to [Summary Table](#)

Table 4-1250. Instance Table

Instance Name	Physical Address
EDMA0	52A6 010Ch
EDMA1	52A4 010Ch

Figure 4-612. TPTC_INTCLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						TRDONE	PROGEMPTY
NONE						W	W
0h						0h	0h

Table 4-1251. TPTC_INTCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TRDONE	W	0h	TR Done Event Clear: INTCLR.TRDONE = 0 : Writes of '0' have no effect. INTCLR.TRDONE = 1 : Write of '1' clears INTSTAT.TRDONE bit
0	PROGEMPTY	W	0h	Program Set Empty Event Clear: INTCLR.PROGEMPTY = 0 : Writes of '0' have no effect. INTCLR.PROGEMPTY = 1 : Write of '1' clears INTSTAT.PROGEMPTY bit

4.2.2.127 TPTC_INTCMD Register

4.2.2.127.1 TPTC_INTCMD Register (Offset = 110h) [reset = 0h]

Interrupt Command Register.

Return to [Summary Table](#)

Table 4-1252. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0110h
EDMA1	52A4 0110h

Figure 4-613. TPTC_INTCMD Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						SET	EVAL
NONE						W	W
0h						0h	0h

Table 4-1253. TPTC_INTCMD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SET	W	0h	Set TPTC interrupt: Write of '1' to SET causes TPTC interrupt to be pulsed unconditionally. Writes of '0' have no affect.
0	EVAL	W	0h	Evaluate state of TPTC interrupt Write of '1' to EVAL causes TPTC interrupt to be pulsed if any of the INTSTAT bits are set to '1'. Writes of '0' have no affect.

4.2.2.128 TPTC_ERRSTAT Register

4.2.2.128.1 TPTC_ERRSTAT Register (Offset = 120h) [reset = 0h]

Error Status Register.

Return to [Summary Table](#)

Table 4-1254. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0120h
EDMA1	52A4 0120h

Figure 4-614. TPTC_ERRSTAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MMRAERR	TRERR	RESERVED	BUSERR
NONE				R	R	NONE	R
0h				0h	0h	0h	0h

Table 4-1255. TPTC_ERRSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MMRAERR	R	0h	MMR Address Error: MMRAERR = 0 : Condition not detected. MMRAERR = 1 : User attempted to read or write to invalid address configuration memory map. [Is only be set for non-emulation accesses]. No additional error information is recorded.
2	TRERR	R	0h	TR Error: TR detected that violates FIFO Mode transfer [SAM or DAM is '1'] alignment rules or has ACNT or BCNT == 0. No additional error information is recorded.
1	RESERVED	NONE	0h	Reserved
0	BUSERR	R	0h	Bus Error Event: BUSERR = 0:Condition not detected. BUSERR = 1:TC has detected an error code on the write response bus or read response bus. Error information is stored in Error Details Register [ERRDET].

4.2.2.129 TPTC_ERREN Register

4.2.2.129.1 TPTC_ERREN Register (Offset = 124h) [reset = 0h]

Error Enable Register.

Return to [Summary Table](#)

Table 4-1256. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0124h
EDMA1	52A4 0124h

Figure 4-615. TPTC_ERREN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MMRAERR	TRERR	RESERVED	BUSERR
NONE				R/W	R/W	NONE	R/W
0h				0h	0h	0h	0h

Table 4-1257. TPTC_ERREN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MMRAERR	R/W	0h	Interrupt enable for ERRSTAT.MMRAERR: ERREN.MMRAERR = 0 : BUSERR is disabled. ERREN.MMRAERR = 1 : MMRAERR is enabled and contributes to the TPTC error interrupt generation.
2	TRERR	R/W	0h	Interrupt enable for ERRSTAT.TRERR: ERREN.TRERR = 0 : BUSERR is disabled. ERREN.TRERR = 1 : TRERR is enabled and contributes to the TPTC error interrupt generation.
1	RESERVED	NONE	0h	Reserved
0	BUSERR	R/W	0h	Interrupt enable for ERRSTAT.BUSERR: ERREN.BUSERR = 0 : BUSERR is disabled. ERREN.BUSERR = 1 : BUSERR is enabled and contributes to the TPTC error interrupt generation.

4.2.2.130 TPTC_ERRCLR Register

4.2.2.130.1 TPTC_ERRCLR Register (Offset = 128h) [reset = 0h]

Error Clear Register.

Return to [Summary Table](#)

Table 4-1258. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0128h
EDMA1	52A4 0128h

Figure 4-616. TPTC_ERRCLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MMRAERR	TRERR	RESERVED	BUSERR
NONE				W	W	NONE	W
0h				0h	0h	0h	0h

Table 4-1259. TPTC_ERRCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MMRAERR	W	0h	Interrupt clear for ERRSTAT.MMRAERR: ERRCLR.MMRAERR = 0 : Writes of '0' have no effect. ERRCLR.MMRAERR = 1 : Write of '1' clears ERRSTAT.MMRAERR bit. Write of '1' to ERRCLR.MMRAERR does not clear the ERDET register.
2	TRERR	W	0h	Interrupt clear for ERRSTAT.TRERR: ERRCLR.TRERR = 0 : Writes of '0' have no effect. ERRCLR.TRERR = 1 : Write of '1' clears ERRSTAT.TRERR bit. Write of '1' to ERRCLR.TRERR does not clear the ERDET register.
1	RESERVED	NONE	0h	Reserved
0	BUSERR	W	0h	Interrupt clear for ERRSTAT.BUSERR: ERRCLR.BUSERR = 0 : Writes of '0' have no effect. ERRCLR.BUSERR = 1 : Write of '1' clears ERRSTAT.BUSERR bit. Write of '1' to ERRCLR.BUSERR clears the ERDET register.

4.2.2.131 TPTC_ERRDET Register

4.2.2.131.1 TPTC_ERRDET Register (Offset = 12Ch) [reset = 0h]

Error Details Register.

Return to [Summary Table](#)

Table 4-1260. Instance Table

Instance Name	Physical Address
EDMA0	52A6 012Ch
EDMA1	52A4 012Ch

Figure 4-617. TPTC_ERRDET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						TCCHEN	TCINTEN
NONE						R	R
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED				TCC			
NONE				R			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED					STAT		
NONE					R		
0h					0h		

Table 4-1261. TPTC_ERRDET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	TCCHEN	R	0h	Contains the OPT.TCCHEN value programmed by the user for the Read or Write transaction that resulted in an error.
16	TCINTEN	R	0h	Contains the OPT.TCINTEN value programmed by the user for the Read or Write transaction that resulted in an error.
15:14	RESERVED	NONE	0h	Reserved
13:8	TCC	R	0h	Transfer Complete Code: Contains the OPT.TCC value programmed by the user for the Read or Write transaction that resulted in an error.
7:4	RESERVED	NONE	0h	Reserved
3:0	STAT	R	0h	Transaction Status: Stores the non-zero status/error code that was detected on the read status or write status bus. MS-bit effectively serves as the read vs. write error code. If read status and write status are returned on the same cycle then the TC chooses non-zero version. If both are non-zero then write status is treated as higher priority. Encoding of errors matches the CBA spec.

4.2.2.132 TPTC_ERRCMD Register

4.2.2.132.1 TPTC_ERRCMD Register (Offset = 130h) [reset = 0h]

Error Command Register.

Return to [Summary Table](#)

Table 4-1262. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0130h
EDMA1	52A4 0130h

Figure 4-618. TPTC_ERRCMD Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						SET	EVAL
NONE						W	W
0h						0h	0h

Table 4-1263. TPTC_ERRCMD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SET	W	0h	Set TPTC error interrupt: Write of '1' to SET causes TPTC error interrupt to be pulsed unconditionally. Writes of '0' have no affect.
0	EVAL	W	0h	Evaluate state of TPTC error interrupt Write of '1' to EVAL causes TPTC error interrupt to be pulsed if any of the ERRSTAT bits are set to '1'. Writes of '0' have no affect.

4.2.2.133 TPTC_RDRATE Register

4.2.2.133.1 TPTC_RDRATE Register (Offset = 140h) [reset = 0h]

Read Rate Register.

Return to [Summary Table](#)

Table 4-1264. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0140h
EDMA1	52A4 0140h

Figure 4-619. TPTC_RDRATE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					RDRATE		
NONE					R/W		
0h					0h		

Table 4-1265. TPTC_RDRATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	RDRATE	R/W	0h	Read Rate Control: Controls the number of cycles between read commands. This is a global setting that applies to all TRs for this TC.

4.2.2.134 TPTC_POPT Register

4.2.2.134.1 TPTC_POPT Register (Offset = 200h) [reset = 0h]

Prog Set Options.

Return to [Summary Table](#)

Table 4-1266. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0200h
EDMA1	52A4 0200h

Figure 4-620. TPTC_POPT Name Register

31	30	29	28	27	26	25	24
RESERVED		DBG_ID		RESERVED			
NONE		R/W		NONE			
0h		0h		0h			
23	22	21	20	19	18	17	16
RESERVED	TCCHEN	RESERVED	TCINTEN	RESERVED		TCC	
NONE	R/W	NONE	R/W	NONE		R/W	
0h	0h	0h	0h	0h		0h	
15	14	13	12	11	10	9	8
TCC				RESERVED	FWID		
R/W				NONE	R/W		
0h				0h	0h		
7	6	5	4	3	2	1	0
RESERVED	PRI		RESERVED		DAM	SAM	
NONE	R/W		NONE		R/W	R/W	
0h	0h		0h		0h	0h	

Table 4-1267. TPTC_POPT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:28	DBG_ID	R/W	0h	Debug ID Value driven on the read [tptc_r_dbg_channel_id] and write [tptc_w_dbg_channel_id] command bus. Used at system level for trace/profiling of user selected transfers in systems that include this feature.
27:23	RESERVED	NONE	0h	Reserved
22	TCCHEN	R/W	0h	Transfer complete chaining enable: 0: Transfer complete chaining is disabled. 1: Transfer complete chaining is enabled.
21	RESERVED	NONE	0h	Reserved
20	TCINTEN	R/W	0h	Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled. 1: Transfer complete interrupt is enabled.
19:18	RESERVED	NONE	0h	Reserved
17:12	TCC	R/W	0h	Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER or IPR of the TPCC module.
11	RESERVED	NONE	0h	Reserved
10:8	FWID	R/W	0h	FIFO width control: Applies if either SAM or DAM is set to FIFO mode.
7	RESERVED	NONE	0h	Reserved

Table 4-1267. TPTC_POPT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:4	PRI	R/W	0h	Transfer Priority: 0:Priority 0 - Highest priority 1:Priority 1 ... 7:Priority 7 - Lowest priority
3:2	RESERVED	NONE	0h	Reserved
1	DAM	R/W	0h	Destination Address Mode within an array: 0:INCR Dst addressing within an array increments. 1:FIFO Dst addressing within an array wraps around upon reaching FIFO width.
0	SAM	R/W	0h	Source Address Mode within an array: 0:INCR Src addressing within an array increments. 1:FIFO Src addressing within an array wraps around upon reaching FIFO width.

4.2.2.135 TPTC_PSRC Register

4.2.2.135.1 TPTC_PSRC Register (Offset = 204h) [reset = 0h]

Prog Set Src Address.

Return to [Summary Table](#)

Table 4-1268. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0204h
EDMA1	52A4 0204h

Figure 4-621. TPTC_PSRC Name Register

31	30	29	28	27	26	25	24
SADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
SADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
SADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
SADDR							
R/W							
0h							

Table 4-1269. TPTC_PSRC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SADDR	R/W	0h	Source address for Program Register Set

4.2.2.136 TPTC_PCNT Register

4.2.2.136.1 TPTC_PCNT Register (Offset = 208h) [reset = 0h]

Prog Set Count.

Return to [Summary Table](#)

Table 4-1270. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0208h
EDMA1	52A4 0208h

Figure 4-622. TPTC_PCNT Name Register

31	30	29	28	27	26	25	24
BCNT							
R/W							
0h							
23	22	21	20	19	18	17	16
BCNT							
R/W							
0h							
15	14	13	12	11	10	9	8
ACNT							
R/W							
0h							
7	6	5	4	3	2	1	0
ACNT							
R/W							
0h							

Table 4-1271. TPTC_PCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	BCNT	R/W	0h	B-Dimension count. Number of arrays to be transferred where each array is ACNT in length.
15:0	ACNT	R/W	0h	A-Dimension count. Number of bytes to be transferred in first dimension.

4.2.2.137 TPTC_PDST Register

4.2.2.137.1 TPTC_PDST Register (Offset = 20Ch) [reset = 0h]

Prog Set Dst Address.

Return to [Summary Table](#)

Table 4-1272. Instance Table

Instance Name	Physical Address
EDMA0	52A6 020Ch
EDMA1	52A4 020Ch

Figure 4-623. TPTC_PDST Name Register

31	30	29	28	27	26	25	24
DADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
DADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
DADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
DADDR							
R/W							
0h							

Table 4-1273. TPTC_PDST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DADDR	R/W	0h	Destination address for Program Register Set

4.2.2.138 TPTC_PBIDX Register

4.2.2.138.1 TPTC_PBIDX Register (Offset = 210h) [reset = 0h]

Prog Set B-Dim Idx.

Return to [Summary Table](#)

Table 4-1274. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0210h
EDMA1	52A4 0210h

Figure 4-624. TPTC_PBIDX Name Register

31	30	29	28	27	26	25	24
DBIDX							
R/W							
0h							
23	22	21	20	19	18	17	16
DBIDX							
R/W							
0h							
15	14	13	12	11	10	9	8
SBIDX							
R/W							
0h							
7	6	5	4	3	2	1	0
SBIDX							
R/W							
0h							

Table 4-1275. TPTC_PBIDX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DBIDX	R/W	0h	Dest B-Idx for Program Register Set: B-Idx offset between Destination arrays: Represents the offset in bytes between the starting address of each destination array [recall that there are BCNT arrays of ACNT elements]. DBIDX is always used regardless of whether DAM is Increment or FIFO mode.
15:0	SBIDX	R/W	0h	Source B-Idx for Program Register Set: B-Idx offset between Source arrays: Represents the offset in bytes between the starting address of each source array [recall that there are BCNT arrays of ACNT elements]. SBIDX is always used regardless of whether SAM is Increment or FIFO mode.

4.2.2.139 TPTC_PMPPRXY Register

4.2.2.139.1 TPTC_PMPPRXY Register (Offset = 214h) [reset = 0h]

Prog Set Mem Protect Proxy.

Return to [Summary Table](#)

Table 4-1276. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0214h
EDMA1	52A4 0214h

Figure 4-625. TPTC_PMPPRXY Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						SECURE	PRIV
NONE						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED				PRIVID			
NONE				R			
0h				0h			

Table 4-1277. TPTC_PMPPRXY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	SECURE	R	0h	Secure Level: Deprecated, always read as 0.
8	PRIV	R	0h	Privilege Level: PRIV = 0 : User level privilege PRIV = 1 : Supervisor level privilege PMPPRXY.PRIV is always updated with the value from the configuration bus privilege field on any/every write to Program Set BIDX Register [trigger register]. The PRIV value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the PRIV of the external host that sets up the DMA transaction.
7:4	RESERVED	NONE	0h	Reserved

Table 4-1277. TPTC_PMPRXY Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	PRIVID	R	0h	Privilege ID: PMPRXY.PRIVID is always updated with the value from configuration bus privilege ID field on any/every write to Program Set BIDX Register [trigger register]. The PRIVID value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the privid of the external host that sets up the DMA transaction.

4.2.2.140 TPTC_SAOPT Register

4.2.2.140.1 TPTC_SAOPT Register (Offset = 240h) [reset = 0h]

Src Actv Set Options.

Return to [Summary Table](#)

Table 4-1278. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0240h
EDMA1	52A4 0240h

Figure 4-626. TPTC_SAOPT Name Register

31	30	29	28	27	26	25	24
RESERVED		DBG_ID		RESERVED			
NONE		R		NONE			
0h		0h		0h			
23	22	21	20	19	18	17	16
RESERVED	TCCHEN	RESERVED	TCINTEN	RESERVED		TCC	
NONE	R	NONE	R	NONE		R	
0h	0h	0h	0h	0h		0h	
15	14	13	12	11	10	9	8
TCC				RESERVED	FWID		
R				NONE	R		
0h				0h	0h		
7	6	5	4	3	2	1	0
RESERVED	PRI		RESERVED		DAM	SAM	
NONE	R		NONE		R	R	
0h	0h		0h		0h	0h	

Table 4-1279. TPTC_SAOPT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:28	DBG_ID	R	0h	Debug ID Value driven on the read [tptc_r_dbg_channel_id] and write [tptc_w_dbg_channel_id] command bus. Used at system level for trace/profiling of user selected transfers in systems that include this feature.
27:23	RESERVED	NONE	0h	Reserved
22	TCCHEN	R	0h	Transfer complete chaining enable: 0:Transfer complete chaining is disabled. 1:Transfer complete chaining is enabled.
21	RESERVED	NONE	0h	Reserved
20	TCINTEN	R	0h	Transfer complete interrupt enable: 0:Transfer complete interrupt is disabled. 1:Transfer complete interrupt is enabled.
19:18	RESERVED	NONE	0h	Reserved
17:12	TCC	R	0h	Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER or IPR of the TPCC module.
11	RESERVED	NONE	0h	Reserved
10:8	FWID	R	0h	FIFO width control: Applies if either SAM or DAM is set to FIFO mode.
7	RESERVED	NONE	0h	Reserved

Table 4-1279. TPTC_SAOPT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:4	PRI	R	0h	Transfer Priority: 0:Priority 0 - Highest priority 1:Priority 1 ... 7:Priority 7 - Lowest priority
3:2	RESERVED	NONE	0h	Reserved
1	DAM	R	0h	Destination Address Mode within an array: 0:INCR Dst addressing within an array increments. 1:FIFO Dst addressing within an array wraps around upon reaching FIFO width.
0	SAM	R	0h	Source Address Mode within an array: 0:INCR Src addressing within an array increments. 1:FIFO Src addressing within an array wraps around upon reaching FIFO width.

4.2.2.141 TPTC_SASRC Register

4.2.2.141.1 TPTC_SASRC Register (Offset = 244h) [reset = 0h]

Src Actv Set Src Address.

Return to [Summary Table](#)

Table 4-1280. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0244h
EDMA1	52A4 0244h

Figure 4-627. TPTC_SASRC Name Register

31	30	29	28	27	26	25	24
SADDR							
R							
0h							
23	22	21	20	19	18	17	16
SADDR							
R							
0h							
15	14	13	12	11	10	9	8
SADDR							
R							
0h							
7	6	5	4	3	2	1	0
SADDR							
R							
0h							

Table 4-1281. TPTC_SASRC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SADDR	R	0h	Source address for Source Active Register Set

4.2.2.142 TPTC_SACNT Register

4.2.2.142.1 TPTC_SACNT Register (Offset = 248h) [reset = 0h]

Src Actv Set A-Count.

Return to [Summary Table](#)

Table 4-1282. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0248h
EDMA1	52A4 0248h

Figure 4-628. TPTC_SACNT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	ACNT						
NONE	R						
0h	0h						
15	14	13	12	11	10	9	8
ACNT							
R							
0h							
7	6	5	4	3	2	1	0
ACNT							
R							
0h							

Table 4-1283. TPTC_SACNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:0	ACNT	R	0h	A-Dimension count. Number of bytes to be transferred in first dimension.

4.2.2.143 TPTC_SADST Register

4.2.2.143.1 TPTC_SADST Register (Offset = 24Ch) [reset = 0h]

Src Actv Set Dst Address.

Return to [Summary Table](#)

Table 4-1284. Instance Table

Instance Name	Physical Address
EDMA0	52A6 024Ch
EDMA1	52A4 024Ch

Figure 4-629. TPTC_SADST Name Register

31	30	29	28	27	26	25	24
DADDR							
R							
0h							
23	22	21	20	19	18	17	16
DADDR							
R							
0h							
15	14	13	12	11	10	9	8
DADDR							
R							
0h							
7	6	5	4	3	2	1	0
DADDR							
R							
0h							

Table 4-1285. TPTC_SADST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DADDR	R	0h	Destination address for Source Active Register Set

4.2.2.144 TPTC_SABIDX Register

4.2.2.144.1 TPTC_SABIDX Register (Offset = 250h) [reset = 0h]

Src Actv Set B-Dim Idx.

Return to [Summary Table](#)

Table 4-1286. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0250h
EDMA1	52A4 0250h

Figure 4-630. TPTC_SABIDX Name Register

31	30	29	28	27	26	25	24
DBIDX							
R							
0h							
23	22	21	20	19	18	17	16
DBIDX							
R							
0h							
15	14	13	12	11	10	9	8
SBIDX							
R							
0h							
7	6	5	4	3	2	1	0
SBIDX							
R							
0h							

Table 4-1287. TPTC_SABIDX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DBIDX	R	0h	Dest B-Idx for Source Active Register Set: B-Idx offset between Destination arrays: Represents the offset in bytes between the starting address of each destination array [recall that there are BCNT arrays of ACNT elements]. DBIDX is always used regardless of whether DAM is Increment or FIFO mode.
15:0	SBIDX	R	0h	Source B-Idx for Source Active Register Set: B-Idx offset between Source arrays: Represents the offset in bytes between the starting address of each source array [recall that there are BCNT arrays of ACNT elements]. SBIDX is always used regardless of whether SAM is Increment or FIFO mode.

4.2.2.145 TPTC_SAMPPRXY Register

4.2.2.145.1 TPTC_SAMPPRXY Register (Offset = 254h) [reset = 0h]

Src Actv Set Mem Protect Proxy.

Return to [Summary Table](#)

Table 4-1288. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0254h
EDMA1	52A4 0254h

Figure 4-631. TPTC_SAMPPRXY Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						SECURE	PRIV
NONE						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED				PRIVID			
NONE				R			
0h				0h			

Table 4-1289. TPTC_SAMPPRXY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	SECURE	R	0h	Secure Level: Deprecated, always read as 0.
8	PRIV	R	0h	Privilege Level: PRIV = 0 : User level privilege PRIV = 1 : Supervisor level privilege PMPPRXY.PRIV is always updated with the value from the configuration bus privilege field on any/every write to Program Set BIDX Register [trigger register]. The PRIV value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the PRIV of the external host that sets up the DMA transaction.
7:4	RESERVED	NONE	0h	Reserved

Table 4-1289. TPTC_SAMPPRXY Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	PRIVID	R	0h	Privilege ID: PMPPRXY.PRIVID is always updated with the value from configuration bus privilege ID field on any/every write to Program Set BIDX Register [trigger register]. The PRIVID value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the privid of the external host that sets up the DMA transaction.

4.2.2.146 TPTC_SACNTRLD Register

4.2.2.146.1 TPTC_SACNTRLD Register (Offset = 258h) [reset = 0h]

Src Actv Set Cnt Reload.

Return to [Summary Table](#)

Table 4-1290. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0258h
EDMA1	52A4 0258h

Figure 4-632. TPTC_SACNTRLD Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
ACNTRLD							
R							
0h							
7	6	5	4	3	2	1	0
ACNTRLD							
R							
0h							

Table 4-1291. TPTC_SACNTRLD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	ACNTRLD	R	0h	A-Cnt Reload value for Source Active Register set. Value copied from PCNT.ACNT: Represents the originally programmed value of ACNT. The Reload value is used to reinitialize ACNT after each array is serviced [i.e. ACNT decrements to 0]. by the Src offset in bytes between the starting address of each source array [recall that there are BCNT arrays of ACNT bytes]

4.2.2.147 TPTC_SASRCBREF Register

4.2.2.147.1 TPTC_SASRCBREF Register (Offset = 25Ch) [reset = 0h]

Src Actv Set Src Addr B-Reference.

Return to [Summary Table](#)

Table 4-1292. Instance Table

Instance Name	Physical Address
EDMA0	52A6 025Ch
EDMA1	52A4 025Ch

Figure 4-633. TPTC_SASRCBREF Name Register

31	30	29	28	27	26	25	24
SADDRBREF							
R							
0h							
23	22	21	20	19	18	17	16
SADDRBREF							
R							
0h							
15	14	13	12	11	10	9	8
SADDRBREF							
R							
0h							
7	6	5	4	3	2	1	0
SADDRBREF							
R							
0h							

Table 4-1293. TPTC_SASRCBREF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SADDRBREF	R	0h	Source address reference for Source Active Register Set. Represents the starting address for the array currently being read. The next array's starting address is calculated as the 'reference address' plus the 'source b-idx' value.

4.2.2.148 TPTC_SADSTBREF Register

4.2.2.148.1 TPTC_SADSTBREF Register (Offset = 260h) [reset = 0h]

Src Actv Set Dst Addr B-Reference.

Return to [Summary Table](#)

Table 4-1294. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0260h
EDMA1	52A4 0260h

Figure 4-634. TPTC_SADSTBREF Name Register

31	30	29	28	27	26	25	24
DADDRBREF							
R							
0h							
23	22	21	20	19	18	17	16
DADDRBREF							
R							
0h							
15	14	13	12	11	10	9	8
DADDRBREF							
R							
0h							
7	6	5	4	3	2	1	0
DADDRBREF							
R							
0h							

Table 4-1295. TPTC_SADSTBREF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DADDRBREF	R	0h	Dst address reference is not applicable for Src Active Register Set. Reads return 0x0.

4.2.2.149 TPTC_SABCNT Register

4.2.2.149.1 TPTC_SABCNT Register (Offset = 264h) [reset = 0h]

Src Actv Set B-Count.

Return to [Summary Table](#)

Table 4-1296. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0264h
EDMA1	52A4 0264h

Figure 4-635. TPTC_SABCNT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
BCNT							
R							
0h							
7	6	5	4	3	2	1	0
BCNT							
R							
0h							

Table 4-1297. TPTC_SABCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	BCNT	R	0h	B-Dimension count: Number of arrays to be transferred where each array is ACNT in length. Count Remaining for Src Active Register Set. Represents the amount of data remaining to be read. Initial value is copied from PCNT. TC decrements ACNT and BCNT as necessary after each read command is issued. Final value should be 0 when TR is complete.

4.2.2.150 TPTC_DFCNTRLD Register

4.2.2.150.1 TPTC_DFCNTRLD Register (Offset = 280h) [reset = 0h]

Dst FIFO Set Cnt Reload.

Return to [Summary Table](#)

Table 4-1298. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0280h
EDMA1	52A4 0280h

Figure 4-636. TPTC_DFCNTRLD Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
ACNTRLD							
R							
0h							
7	6	5	4	3	2	1	0
ACNTRLD							
R							
0h							

Table 4-1299. TPTC_DFCNTRLD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	ACNTRLD	R	0h	A-Cnt Reload value for Destination FIFO Register set. Value copied from PCNT.ACNT: Represents the originally programmed value of ACNT. The Reload value is used to reinitialize ACNT after each array is serviced [i.e. ACNT decrements to 0]. by the Src offset in bytes between the starting address of each source array [recall that there are BCNT arrays of ACNT bytes]

4.2.2.151 TPTC_DF SRCBREF Register

4.2.2.151.1 TPTC_DF SRCBREF Register (Offset = 284h) [reset = 0h]

Dst FIFO Set Src Addr B-Reference.

Return to [Summary Table](#)

Table 4-1300. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0284h
EDMA1	52A4 0284h

Figure 4-637. TPTC_DF SRCBREF Name Register

31	30	29	28	27	26	25	24
SADDRBREF							
R							
0h							
23	22	21	20	19	18	17	16
SADDRBREF							
R							
0h							
15	14	13	12	11	10	9	8
SADDRBREF							
R							
0h							
7	6	5	4	3	2	1	0
SADDRBREF							
R							
0h							

Table 4-1301. TPTC_DF SRCBREF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SADDRBREF	R	0h	Source address reference for Destination FIFO Register Set: Represents the starting address for the array currently being read. The next array's starting address is calculated as the 'reference address' plus the 'source b-idx' value.

4.2.2.152 TPTC_DFOPT0 Register

4.2.2.152.1 TPTC_DFOPT0 Register (Offset = 300h) [reset = 0h]

Dst FIFO Set Options.

Return to [Summary Table](#)

Table 4-1302. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0300h
EDMA1	52A4 0300h

Figure 4-638. TPTC_DFOPT0 Name Register

31	30	29	28	27	26	25	24
RESERVED		DBG_ID		RESERVED			
NONE		R		NONE			
0h		0h		0h			
23	22	21	20	19	18	17	16
RESERVED	TCCHEN	RESERVED	TCINTEN	RESERVED		TCC	
NONE	R	NONE	R	NONE		R	
0h	0h	0h	0h	0h		0h	
15	14	13	12	11	10	9	8
TCC				RESERVED	FWID		
R				NONE	R		
0h				0h	0h		
7	6	5	4	3	2	1	0
RESERVED	PRI			RESERVED		DAM	SAM
NONE	R			NONE		R	R
0h	0h			0h		0h	0h

Table 4-1303. TPTC_DFOPT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:28	DBG_ID	R	0h	Debug ID Value driven on the read [tptc_r_dbg_channel_id] and write [tptc_w_dbg_channel_id] command bus. Used at system level for trace/profiling of user selected transfers in systems that include this feature.
27:23	RESERVED	NONE	0h	Reserved
22	TCCHEN	R	0h	Transfer complete chaining enable: 0:Transfer complete chaining is disabled. 1:Transfer complete chaining is enabled.
21	RESERVED	NONE	0h	Reserved
20	TCINTEN	R	0h	Transfer complete interrupt enable: 0:Transfer complete interrupt is disabled. 1:Transfer complete interrupt is enabled.
19:18	RESERVED	NONE	0h	Reserved
17:12	TCC	R	0h	Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER or IPR of the TPCC module.
11	RESERVED	NONE	0h	Reserved
10:8	FWID	R	0h	FIFO width control: Applies if either SAM or DAM is set to FIFO mode.
7	RESERVED	NONE	0h	Reserved

Table 4-1303. TPTC_DFOPT0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:4	PRI	R	0h	Transfer Priority: 0:Priority 0 - Highest priority 1:Priority 1 ... 7:Priority 7 - Lowest priority
3:2	RESERVED	NONE	0h	Reserved
1	DAM	R	0h	Destination Address Mode within an array: 0:INCR Dst addressing within an array increments. 1:FIFO Dst addressing within an array wraps around upon reaching FIFO width.
0	SAM	R	0h	Source Address Mode within an array: 0:INCR Src addressing within an array increments. 1:FIFO Src addressing within an array wraps around upon reaching FIFO width.

4.2.2.153 TPTC_DF SRC0 Register

4.2.2.153.1 TPTC_DF SRC0 Register (Offset = 304h) [reset = 0h]

Dst FIFO Set Src Address.

Return to [Summary Table](#)

Table 4-1304. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0304h
EDMA1	52A4 0304h

Figure 4-639. TPTC_DF SRC0 Name Register

31	30	29	28	27	26	25	24
SADDR							
R							
0h							
23	22	21	20	19	18	17	16
SADDR							
R							
0h							
15	14	13	12	11	10	9	8
SADDR							
R							
0h							
7	6	5	4	3	2	1	0
SADDR							
R							
0h							

Table 4-1305. TPTC_DF SRC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SADDR	R	0h	Source address is not applicable for Dst FIFO Register Set: Reads return 0x0.

4.2.2.154 TPTC_DFACNT0 Register

4.2.2.154.1 TPTC_DFACNT0 Register (Offset = 308h) [reset = 0h]

Dst FIFO Set A-Count.

Return to [Summary Table](#)

Table 4-1306. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0308h
EDMA1	52A4 0308h

Figure 4-640. TPTC_DFACNT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	ACNT						
NONE	R						
0h	0h						
15	14	13	12	11	10	9	8
ACNT							
R							
0h							
7	6	5	4	3	2	1	0
ACNT							
R							
0h							

Table 4-1307. TPTC_DFACNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:0	ACNT	R	0h	A-Dimension count. Number of bytes to be transferred in first dimension.

4.2.2.155 TPTC_DFDST0 Register

4.2.2.155.1 TPTC_DFDST0 Register (Offset = 30Ch) [reset = 0h]

Dst FIFO Set Dst Address.

Return to [Summary Table](#)

Table 4-1308. Instance Table

Instance Name	Physical Address
EDMA0	52A6 030Ch
EDMA1	52A4 030Ch

Figure 4-641. TPTC_DFDST0 Name Register

31	30	29	28	27	26	25	24
DADDR							
R							
0h							
23	22	21	20	19	18	17	16
DADDR							
R							
0h							
15	14	13	12	11	10	9	8
DADDR							
R							
0h							
7	6	5	4	3	2	1	0
DADDR							
R							
0h							

Table 4-1309. TPTC_DFDST0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DADDR	R	0h	Destination address for Dst FIFO Register Set: Initial value is copied from PDST.DADDR. TC updates value according to destination addressing mode [OPT.SAM] and/or dest index value [BIDX.DBIDX] after each write command is issued. When a TR is complete the final value should be the address of the last write command issued.

4.2.2.156 TPTC_DFBIDX0 Register

4.2.2.156.1 TPTC_DFBIDX0 Register (Offset = 310h) [reset = 0h]

Dst FIFO Set B-Dim Idx.

Return to [Summary Table](#)

Table 4-1310. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0310h
EDMA1	52A4 0310h

Figure 4-642. TPTC_DFBIDX0 Name Register

31	30	29	28	27	26	25	24
DBIDX							
R							
0h							
23	22	21	20	19	18	17	16
DBIDX							
R							
0h							
15	14	13	12	11	10	9	8
SBIDX							
R							
0h							
7	6	5	4	3	2	1	0
SBIDX							
R							
0h							

Table 4-1311. TPTC_DFBIDX0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DBIDX	R	0h	Dest B-Idx for Dest FIFO Register Set. Value copied from PBIDX: B-Idx offset between Destination arrays: Represents the offset in bytes between the starting address of each destination array [recall that there are BCNT arrays of ACNT elements]. DBIDX is always used regardless of whether DAM is Increment or FIFO mode.
15:0	SBIDX	R	0h	Src B-Idx for Dest FIFO Register Set. Value copied from PBIDX: B-Idx offset between Source arrays: Represents the offset in bytes between the starting address of each source array [recall that there are BCNT arrays of ACNT elements]. SBIDX is always used regardless of whether SAM is Increment or FIFO mode.

4.2.2.157 TPTC_DFMPPRXY0 Register

4.2.2.157.1 TPTC_DFMPPRXY0 Register (Offset = 314h) [reset = 0h]

Dst FIFO Set Mem Protect Proxy.

Return to [Summary Table](#)

Table 4-1312. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0314h
EDMA1	52A4 0314h

Figure 4-643. TPTC_DFMPPRXY0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						SECURE	PRIV
NONE						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED				PRIVID			
NONE				R			
0h				0h			

Table 4-1313. TPTC_DFMPPRXY0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	SECURE	R	0h	Secure Level: Deprecated, always read as 0.
8	PRIV	R	0h	Privilege Level: PRIV = 0 : User level privilege PRIV = 1 : Supervisor level privilege PMPPRXY.PRIV is always updated with the value from the configuration bus privilege field on any/every write to Program Set BIDX Register [trigger register]. The PRIV value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the PRIV of the external host that sets up the DMA transaction.
7:4	RESERVED	NONE	0h	Reserved

Table 4-1313. TPTC_DFMPPRXY0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	PRIVID	R	0h	Privilege ID: PMPPRXY.PRIVID is always updated with the value from configuration bus privilege ID field on any/every write to Program Set BIDX Register [trigger register]. The PRIVID value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the privid of the external host that sets up the DMA transaction.

4.2.2.158 TPTC_DFBCNT0 Register

4.2.2.158.1 TPTC_DFBCNT0 Register (Offset = 318h) [reset = 0h]

Dst FIFO Set B-Count.

Return to [Summary Table](#)

Table 4-1314. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0318h
EDMA1	52A4 0318h

Figure 4-644. TPTC_DFBCNT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
BCNT							
R							
0h							
7	6	5	4	3	2	1	0
BCNT							
R							
0h							

Table 4-1315. TPTC_DFBCNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	BCNT	R	0h	B-Count Remaining for Dst Register Set: Number of arrays to be transferred where each array is ACNT in length. Represents the amount of data remaining to be written. Initial value is copied from PCNT. TC decrements ACNT and BCNT as necessary after each write dataphase is issued. Final value should be 0 when TR is complete.

4.2.2.159 TPTC_DFOPT1 Register

4.2.2.159.1 TPTC_DFOPT1 Register (Offset = 340h) [reset = 0h]

Dst FIFO Set Options.

Return to [Summary Table](#)

Table 4-1316. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0340h
EDMA1	52A4 0340h

Figure 4-645. TPTC_DFOPT1 Name Register

31	30	29	28	27	26	25	24
RESERVED		DBG_ID		RESERVED			
NONE		R		NONE			
0h		0h		0h			
23	22	21	20	19	18	17	16
RESERVED	TCCHEN	RESERVED	TCINTEN	RESERVED		TCC	
NONE	R	NONE	R	NONE		R	
0h	0h	0h	0h	0h		0h	
15	14	13	12	11	10	9	8
TCC				RESERVED	FWID		
R				NONE	R		
0h				0h	0h		
7	6	5	4	3	2	1	0
RESERVED	PRI			RESERVED		DAM	SAM
NONE	R			NONE		R	R
0h	0h			0h		0h	0h

Table 4-1317. TPTC_DFOPT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:28	DBG_ID	R	0h	Debug ID Value driven on the read [tptc_r_dbg_channel_id] and write [tptc_w_dbg_channel_id] command bus. Used at system level for trace/profiling of user selected transfers in systems that include this feature.
27:23	RESERVED	NONE	0h	Reserved
22	TCCHEN	R	0h	Transfer complete chaining enable: 0: Transfer complete chaining is disabled. 1: Transfer complete chaining is enabled.
21	RESERVED	NONE	0h	Reserved
20	TCINTEN	R	0h	Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled. 1: Transfer complete interrupt is enabled.
19:18	RESERVED	NONE	0h	Reserved
17:12	TCC	R	0h	Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER or IPR of the TPCC module.
11	RESERVED	NONE	0h	Reserved
10:8	FWID	R	0h	FIFO width control: Applies if either SAM or DAM is set to FIFO mode.
7	RESERVED	NONE	0h	Reserved

Table 4-1317. TPTC_DFOPT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:4	PRI	R	0h	Transfer Priority: 0:Priority 0 - Highest priority 1:Priority 1 ... 7:Priority 7 - Lowest priority
3:2	RESERVED	NONE	0h	Reserved
1	DAM	R	0h	Destination Address Mode within an array: 0:INCR Dst addressing within an array increments. 1:FIFO Dst addressing within an array wraps around upon reaching FIFO width.
0	SAM	R	0h	Source Address Mode within an array: 0:INCR Src addressing within an array increments. 1:FIFO Src addressing within an array wraps around upon reaching FIFO width.

4.2.2.160 TPTC_DF SRC1 Register

4.2.2.160.1 TPTC_DF SRC1 Register (Offset = 344h) [reset = 0h]

Dst FIFO Set Src Address.

Return to [Summary Table](#)

Table 4-1318. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0344h
EDMA1	52A4 0344h

Figure 4-646. TPTC_DF SRC1 Name Register

31	30	29	28	27	26	25	24
SADDR							
R							
0h							
23	22	21	20	19	18	17	16
SADDR							
R							
0h							
15	14	13	12	11	10	9	8
SADDR							
R							
0h							
7	6	5	4	3	2	1	0
SADDR							
R							
0h							

Table 4-1319. TPTC_DF SRC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SADDR	R	0h	Source address is not applicable for Dst FIFO Register Set: Reads return 0x0.

4.2.2.161 TPTC_DFACNT1 Register

4.2.2.161.1 TPTC_DFACNT1 Register (Offset = 348h) [reset = 0h]

Dst FIFO Set A-Count.

Return to [Summary Table](#)

Table 4-1320. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0348h
EDMA1	52A4 0348h

Figure 4-647. TPTC_DFACNT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	ACNT						
NONE	R						
0h	0h						
15	14	13	12	11	10	9	8
ACNT							
R							
0h							
7	6	5	4	3	2	1	0
ACNT							
R							
0h							

Table 4-1321. TPTC_DFACNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:0	ACNT	R	0h	A-Dimension count. Number of bytes to be transferred in first dimension.

4.2.2.162 TPTC_DFDST1 Register

4.2.2.162.1 TPTC_DFDST1 Register (Offset = 34Ch) [reset = 0h]

Dst FIFO Set Dst Address.

Return to [Summary Table](#)

Table 4-1322. Instance Table

Instance Name	Physical Address
EDMA0	52A6 034Ch
EDMA1	52A4 034Ch

Figure 4-648. TPTC_DFDST1 Name Register

31	30	29	28	27	26	25	24
DADDR							
R							
0h							
23	22	21	20	19	18	17	16
DADDR							
R							
0h							
15	14	13	12	11	10	9	8
DADDR							
R							
0h							
7	6	5	4	3	2	1	0
DADDR							
R							
0h							

Table 4-1323. TPTC_DFDST1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DADDR	R	0h	Destination address for Dst FIFO Register Set: Initial value is copied from PDST.DADDR. TC updates value according to destination addressing mode [OPT.SAM] and/or dest index value [BIDX.DBIDX] after each write command is issued. When a TR is complete the final value should be the address of the last write command issued.

4.2.2.163 TPTC_DFBIDX1 Register

4.2.2.163.1 TPTC_DFBIDX1 Register (Offset = 350h) [reset = 0h]

Dst FIFO Set B-Dim Idx.

Return to [Summary Table](#)

Table 4-1324. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0350h
EDMA1	52A4 0350h

Figure 4-649. TPTC_DFBIDX1 Name Register

31	30	29	28	27	26	25	24
DBIDX							
R							
0h							
23	22	21	20	19	18	17	16
DBIDX							
R							
0h							
15	14	13	12	11	10	9	8
SBIDX							
R							
0h							
7	6	5	4	3	2	1	0
SBIDX							
R							
0h							

Table 4-1325. TPTC_DFBIDX1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DBIDX	R	0h	Dest B-Idx for Dest FIFO Register Set. Value copied from PBIDX: B-Idx offset between Destination arrays: Represents the offset in bytes between the starting address of each destination array [recall that there are BCNT arrays of ACNT elements]. DBIDX is always used regardless of whether DAM is Increment or FIFO mode.
15:0	SBIDX	R	0h	Src B-Idx for Dest FIFO Register Set. Value copied from PBIDX: B-Idx offset between Source arrays: Represents the offset in bytes between the starting address of each source array [recall that there are BCNT arrays of ACNT elements]. SBIDX is always used regardless of whether SAM is Increment or FIFO mode.

4.2.2.164 TPTC_DFMPPRXY1 Register

4.2.2.164.1 TPTC_DFMPPRXY1 Register (Offset = 354h) [reset = 0h]

Dst FIFO Set Mem Protect Proxy.

Return to [Summary Table](#)

Table 4-1326. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0354h
EDMA1	52A4 0354h

Figure 4-650. TPTC_DFMPPRXY1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						SECURE	PRIV
NONE						R	R
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED				PRIVID			
NONE				R			
0h				0h			

Table 4-1327. TPTC_DFMPPRXY1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	SECURE	R	0h	Secure Level: Deprecated, always read as 0.
8	PRIV	R	0h	Privilege Level: PRIV = 0 : User level privilege PRIV = 1 : Supervisor level privilege PMPPRXY.PRIV is always updated with the value from the configuration bus privilege field on any/every write to Program Set BIDX Register [trigger register]. The PRIV value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the PRIV of the external host that sets up the DMA transaction.
7:4	RESERVED	NONE	0h	Reserved

Table 4-1327. TPTC_DFMPPRXY1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	PRIVID	R	0h	Privilege ID: PMPPRXY.PRIVID is always updated with the value from configuration bus privilege ID field on any/every write to Program Set BIDX Register [trigger register]. The PRIVID value for the SA Set and DF Set are copied from the value in the Program set along with the remainder of the parameter values. The privilege ID is issued on the VBusM read and write command bus such that the target endpoints can perform memory protection checks based on the privid of the external host that sets up the DMA transaction.

4.2.2.165 TPTC_DFBCNT1 Register

4.2.2.165.1 TPTC_DFBCNT1 Register (Offset = 358h) [reset = 0h]

Dst FIFO Set B-Count.

Return to [Summary Table](#)

Table 4-1328. Instance Table

Instance Name	Physical Address
EDMA0	52A6 0358h
EDMA1	52A4 0358h

Figure 4-651. TPTC_DFBCNT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
BCNT							
R							
0h							
7	6	5	4	3	2	1	0
BCNT							
R							
0h							

Table 4-1329. TPTC_DFBCNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	BCNT	R	0h	B-Count Remaining for Dst Register Set: Number of arrays to be transferred where each array is ACNT in length. Represents the amount of data remaining to be written. Initial value is copied from PCNT. TC decrements ACNT and BCNT as necessary after each write dataphase is issued. Final value should be 0 when TR is complete.

4.3 EDMA_TRIGXBAR_INTR

EDMA_TRIGXBAR_INTR

4.3.1 EDMA_TRIGXBAR_INTR Summaries

EDMA_TRIGXBAR_INTR Summaries

Table 4-1330. EDMA_TRIGXBAR_INTR Registers, Base Address=52E0 1000h, Length=512

Offset	Length	Register Name	EDMA_TRIGXBAR_INTR Physical Address
0h	32	EDMA_TRIGXBAR_INTR_PID	52E0 1000h
4h	32	EDMA_TRIGXBAR_INTR_MUXCNTL_J	52E0 1004h + formula

4.3.2 EDMA_TRIGXBAR_INTR Registers

EDMA_TRIGXBAR_INTR Registers

4.3.2.1 EDMA_TRIGXBAR_INTR_PID Register

4.3.2.1.1 EDMA_TRIGXBAR_INTR_PID Register (Offset = 0h) [reset = 66948100h]

Identification register.

Return to [Summary Table](#)

Table 4-1331. Instance Table

Instance Name	Physical Address
EDMA_TRIGXBAR_INTR	52E0 1000h

Figure 4-652. EDMA_TRIGXBAR_INTR_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNCTION			
R		R		R			
1h		2h		694h			
23	22	21	20	19	18	17	16
FUNCTION							
R							
694h							
15	14	13	12	11	10	9	8
RTLVER				MAJREV			
R				R			
10h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINREV					
R		R					
0h		0h					

Table 4-1332. EDMA_TRIGXBAR_INTR_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	FUNCTION	R	694h	function
15:11	RTLVER	R	10h	Rtl version
10:8	MAJREV	R	1h	major version
7:6	CUSTOM	R	0h	custom id
5:0	MINREV	R	0h	minor version

4.3.2.2 EDMA_TRIGXBAR_INTR_MUXCNTL_J Register

4.3.2.2.1 EDMA_TRIGXBAR_INTR_MUXCNTL_J Register (Offset = 4h) [reset = 0h]

Interrupt mux control register.

Return to [Summary Table](#)

Table 4-1333. Instance Table

Instance Name	Physical Address
EDMA_TRIGXBAR_INTR	52E0 1004h + formula

Figure 4-653. EDMA_TRIGXBAR_INTR_MUXCNTL_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							INT_ENABLE
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
MUX_CNTL							
R/W							
0h							

Table 4-1334. EDMA_TRIGXBAR_INTR_MUXCNTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	INT_ENABLE	R/W	0h	Interrupt <i>j</i> Output Enable.
15:8	RESERVED	NONE	0h	Reserved
7:0	MUX_CNTL	R/W	0h	Mux Control for Interrupt <i>j</i> .

4.4 CONTROLSS_DMAXBAR

CONTROLSS_DMAXBAR

4.4.1 CONTROLSS_DMAXBAR Summaries

CONTROLSS_DMAXBAR Summaries

Table 4-1335. CONTROLSS Registers, Base Address=502D 6000h, Length=1024

Offset	Length	Register Name	CONTROLSS_DMAXBAR Physical Address
100h	32	CONTROLSS_DMAXBAR0_GSEL	502D 6100h
104h	32	CONTROLSS_DMAXBAR0_G0	502D 6104h
108h	32	CONTROLSS_DMAXBAR0_G1	502D 6108h
10Ch	32	CONTROLSS_DMAXBAR0_G2	502D 610Ch
110h	32	CONTROLSS_DMAXBAR0_G3	502D 6110h
114h	32	CONTROLSS_DMAXBAR0_G4	502D 6114h
118h	32	CONTROLSS_DMAXBAR0_G5	502D 6118h
140h	32	CONTROLSS_DMAXBAR1_GSEL	502D 6140h
144h	32	CONTROLSS_DMAXBAR1_G0	502D 6144h
148h	32	CONTROLSS_DMAXBAR1_G1	502D 6148h
14Ch	32	CONTROLSS_DMAXBAR1_G2	502D 614Ch
150h	32	CONTROLSS_DMAXBAR1_G3	502D 6150h
154h	32	CONTROLSS_DMAXBAR1_G4	502D 6154h
158h	32	CONTROLSS_DMAXBAR1_G5	502D 6158h
180h	32	CONTROLSS_DMAXBAR2_GSEL	502D 6180h
184h	32	CONTROLSS_DMAXBAR2_G0	502D 6184h
188h	32	CONTROLSS_DMAXBAR2_G1	502D 6188h
18Ch	32	CONTROLSS_DMAXBAR2_G2	502D 618Ch
190h	32	CONTROLSS_DMAXBAR2_G3	502D 6190h
194h	32	CONTROLSS_DMAXBAR2_G4	502D 6194h
198h	32	CONTROLSS_DMAXBAR2_G5	502D 6198h
1C0h	32	CONTROLSS_DMAXBAR3_GSEL	502D 61C0h
1C4h	32	CONTROLSS_DMAXBAR3_G0	502D 61C4h
1C8h	32	CONTROLSS_DMAXBAR3_G1	502D 61C8h
1CCh	32	CONTROLSS_DMAXBAR3_G2	502D 61CCh
1D0h	32	CONTROLSS_DMAXBAR3_G3	502D 61D0h
1D4h	32	CONTROLSS_DMAXBAR3_G4	502D 61D4h
1D8h	32	CONTROLSS_DMAXBAR3_G5	502D 61D8h
200h	32	CONTROLSS_DMAXBAR4_GSEL	502D 6200h
204h	32	CONTROLSS_DMAXBAR4_G0	502D 6204h
208h	32	CONTROLSS_DMAXBAR4_G1	502D 6208h
20Ch	32	CONTROLSS_DMAXBAR4_G2	502D 620Ch
210h	32	CONTROLSS_DMAXBAR4_G3	502D 6210h
214h	32	CONTROLSS_DMAXBAR4_G4	502D 6214h
218h	32	CONTROLSS_DMAXBAR4_G5	502D 6218h
240h	32	CONTROLSS_DMAXBAR5_GSEL	502D 6240h
244h	32	CONTROLSS_DMAXBAR5_G0	502D 6244h
248h	32	CONTROLSS_DMAXBAR5_G1	502D 6248h
24Ch	32	CONTROLSS_DMAXBAR5_G2	502D 624Ch

Table 4-1335. CONTROLSS Registers, Base Address=502D 6000h, Length=1024 (continued)

Offset	Length	Register Name	CONTROLSS_DMAXBAR Physical Address
250h	32	CONTROLSS_DMAXBAR5_G3	502D 6250h
254h	32	CONTROLSS_DMAXBAR5_G4	502D 6254h
258h	32	CONTROLSS_DMAXBAR5_G5	502D 6258h
280h	32	CONTROLSS_DMAXBAR6_GSEL	502D 6280h
284h	32	CONTROLSS_DMAXBAR6_G0	502D 6284h
288h	32	CONTROLSS_DMAXBAR6_G1	502D 6288h
28Ch	32	CONTROLSS_DMAXBAR6_G2	502D 628Ch
290h	32	CONTROLSS_DMAXBAR6_G3	502D 6290h
294h	32	CONTROLSS_DMAXBAR6_G4	502D 6294h
298h	32	CONTROLSS_DMAXBAR6_G5	502D 6298h
2C0h	32	CONTROLSS_DMAXBAR7_GSEL	502D 62C0h
2C4h	32	CONTROLSS_DMAXBAR7_G0	502D 62C4h
2C8h	32	CONTROLSS_DMAXBAR7_G1	502D 62C8h
2CCh	32	CONTROLSS_DMAXBAR7_G2	502D 62CCh
2D0h	32	CONTROLSS_DMAXBAR7_G3	502D 62D0h
2D4h	32	CONTROLSS_DMAXBAR7_G4	502D 62D4h
2D8h	32	CONTROLSS_DMAXBAR7_G5	502D 62D8h
300h	32	CONTROLSS_DMAXBAR8_GSEL	502D 6300h
304h	32	CONTROLSS_DMAXBAR8_G0	502D 6304h
308h	32	CONTROLSS_DMAXBAR8_G1	502D 6308h
30Ch	32	CONTROLSS_DMAXBAR8_G2	502D 630Ch
310h	32	CONTROLSS_DMAXBAR8_G3	502D 6310h
314h	32	CONTROLSS_DMAXBAR8_G4	502D 6314h
318h	32	CONTROLSS_DMAXBAR8_G5	502D 6318h
340h	32	CONTROLSS_DMAXBAR9_GSEL	502D 6340h
344h	32	CONTROLSS_DMAXBAR9_G0	502D 6344h
348h	32	CONTROLSS_DMAXBAR9_G1	502D 6348h
34Ch	32	CONTROLSS_DMAXBAR9_G2	502D 634Ch
350h	32	CONTROLSS_DMAXBAR9_G3	502D 6350h
354h	32	CONTROLSS_DMAXBAR9_G4	502D 6354h
358h	32	CONTROLSS_DMAXBAR9_G5	502D 6358h
380h	32	CONTROLSS_DMAXBAR10_GSEL	502D 6380h
384h	32	CONTROLSS_DMAXBAR10_G0	502D 6384h
388h	32	CONTROLSS_DMAXBAR10_G1	502D 6388h
38Ch	32	CONTROLSS_DMAXBAR10_G2	502D 638Ch
390h	32	CONTROLSS_DMAXBAR10_G3	502D 6390h
394h	32	CONTROLSS_DMAXBAR10_G4	502D 6394h
398h	32	CONTROLSS_DMAXBAR10_G5	502D 6398h
3C0h	32	CONTROLSS_DMAXBAR11_GSEL	502D 63C0h
3C4h	32	CONTROLSS_DMAXBAR11_G0	502D 63C4h
3C8h	32	CONTROLSS_DMAXBAR11_G1	502D 63C8h
3CCh	32	CONTROLSS_DMAXBAR11_G2	502D 63CCh
3D0h	32	CONTROLSS_DMAXBAR11_G3	502D 63D0h
3D4h	32	CONTROLSS_DMAXBAR11_G4	502D 63D4h
3D8h	32	CONTROLSS_DMAXBAR11_G5	502D 63D8h
400h	32	CONTROLSS_DMAXBAR12_GSEL	502D 6400h

Table 4-1335. CONTROLSS Registers, Base Address=502D 6000h, Length=1024 (continued)

Offset	Length	Register Name	CONTROLSS_DMAXBAR Physical Address
404h	32	CONTROLSS_DMAXBAR12_G0	502D 6404h
408h	32	CONTROLSS_DMAXBAR12_G1	502D 6408h
40Ch	32	CONTROLSS_DMAXBAR12_G2	502D 640Ch
410h	32	CONTROLSS_DMAXBAR12_G3	502D 6410h
414h	32	CONTROLSS_DMAXBAR12_G4	502D 6414h
418h	32	CONTROLSS_DMAXBAR12_G5	502D 6418h
440h	32	CONTROLSS_DMAXBAR13_GSEL	502D 6440h
444h	32	CONTROLSS_DMAXBAR13_G0	502D 6444h
448h	32	CONTROLSS_DMAXBAR13_G1	502D 6448h
44Ch	32	CONTROLSS_DMAXBAR13_G2	502D 644Ch
450h	32	CONTROLSS_DMAXBAR13_G3	502D 6450h
454h	32	CONTROLSS_DMAXBAR13_G4	502D 6454h
458h	32	CONTROLSS_DMAXBAR13_G5	502D 6458h
480h	32	CONTROLSS_DMAXBAR14_GSEL	502D 6480h
484h	32	CONTROLSS_DMAXBAR14_G0	502D 6484h
488h	32	CONTROLSS_DMAXBAR14_G1	502D 6488h
48Ch	32	CONTROLSS_DMAXBAR14_G2	502D 648Ch
490h	32	CONTROLSS_DMAXBAR14_G3	502D 6490h
494h	32	CONTROLSS_DMAXBAR14_G4	502D 6494h
498h	32	CONTROLSS_DMAXBAR14_G5	502D 6498h
4C0h	32	CONTROLSS_DMAXBAR15_GSEL	502D 64C0h
4C4h	32	CONTROLSS_DMAXBAR15_G0	502D 64C4h
4C8h	32	CONTROLSS_DMAXBAR15_G1	502D 64C8h
4CCh	32	CONTROLSS_DMAXBAR15_G2	502D 64CCh
4D0h	32	CONTROLSS_DMAXBAR15_G3	502D 64D0h
4D4h	32	CONTROLSS_DMAXBAR15_G4	502D 64D4h
4D8h	32	CONTROLSS_DMAXBAR15_G5	502D 64D8h

4.4.2 CONTROLSS_DMAXBAR Registers

CONTROLSS_DMAXBAR Registers

4.4.2.1 CONTROLSS_DMAXBAR0_GSEL Register

4.4.2.1.1 CONTROLSS_DMAXBAR0_GSEL Register (Offset = 100h) [reset = 0h]

DMA XBAR0 Input Select.

Return to [Summary Table](#)

Table 4-1336. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6100h

Figure 4-654. CONTROLSS_DMAXBAR0_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR0_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1337. CONTROLSS_DMAXBAR0_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR0_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.2 CONTROLSS_DMAXBAR0_G0 Register

4.4.2.2.1 CONTROLSS_DMAXBAR0_G0 Register (Offset = 104h) [reset = 0h]

DMA XBAR0 Input Select.

Return to [Summary Table](#)

Table 4-1338. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6104h

Figure 4-655. CONTROLSS_DMAXBAR0_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR0_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1339. CONTROLSS_DMAXBAR0_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR0_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.3 CONTROLSS_DMAXBAR0_G1 Register

4.4.2.3.1 CONTROLSS_DMAXBAR0_G1 Register (Offset = 108h) [reset = 0h]

DMA XBAR0 Input Select.

Return to [Summary Table](#)

Table 4-1340. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6108h

Figure 4-656. CONTROLSS_DMAXBAR0_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR0_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1341. CONTROLSS_DMAXBAR0_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR0_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.4 CONTROLSS_DMAXBAR0_G2 Register

4.4.2.4.1 CONTROLSS_DMAXBAR0_G2 Register (Offset = 10Ch) [reset = 0h]

DMA XBAR0 Input Select.

Return to [Summary Table](#)

Table 4-1342. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 610Ch

Figure 4-657. CONTROLSS_DMAXBAR0_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR0_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1343. CONTROLSS_DMAXBAR0_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR0_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.5 CONTROLSS_DMAXBAR0_G3 Register

4.4.2.5.1 CONTROLSS_DMAXBAR0_G3 Register (Offset = 110h) [reset = 0h]

DMA XBAR0 Input Select.

Return to [Summary Table](#)

Table 4-1344. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6110h

Figure 4-658. CONTROLSS_DMAXBAR0_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR0_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1345. CONTROLSS_DMAXBAR0_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR0_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.6 CONTROLSS_DMAXBAR0_G4 Register

4.4.2.6.1 CONTROLSS_DMAXBAR0_G4 Register (Offset = 114h) [reset = 0h]

DMA XBAR0 Input Select.

Return to [Summary Table](#)

Table 4-1346. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6114h

Figure 4-659. CONTROLSS_DMAXBAR0_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR0_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1347. CONTROLSS_DMAXBAR0_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR0_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.7 CONTROLSS_DMAXBAR0_G5 Register

4.4.2.7.1 CONTROLSS_DMAXBAR0_G5 Register (Offset = 118h) [reset = 0h]

DMA XBAR0 Input Select.

Return to [Summary Table](#)

Table 4-1348. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6118h

Figure 4-660. CONTROLSS_DMAXBAR0_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR0_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1349. CONTROLSS_DMAXBAR0_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR0_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.8 CONTROLSS_DMAXBAR1_GSEL Register

4.4.2.8.1 CONTROLSS_DMAXBAR1_GSEL Register (Offset = 140h) [reset = 0h]

DMA XBAR1 Input Select.

Return to [Summary Table](#)

Table 4-1350. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6140h

Figure 4-661. CONTROLSS_DMAXBAR1_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR1_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1351. CONTROLSS_DMAXBAR1_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR1_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.9 CONTROLSS_DMAXBAR1_G0 Register

4.4.2.9.1 CONTROLSS_DMAXBAR1_G0 Register (Offset = 144h) [reset = 0h]

DMA XBAR1 Input Select.

Return to [Summary Table](#)

Table 4-1352. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6144h

Figure 4-662. CONTROLSS_DMAXBAR1_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR1_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1353. CONTROLSS_DMAXBAR1_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR1_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.10 CONTROLSS_DMAXBAR1_G1 Register

4.4.2.10.1 CONTROLSS_DMAXBAR1_G1 Register (Offset = 148h) [reset = 0h]

DMA XBAR1 Input Select.

Return to [Summary Table](#)

Table 4-1354. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6148h

Figure 4-663. CONTROLSS_DMAXBAR1_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR1_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1355. CONTROLSS_DMAXBAR1_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR1_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.11 CONTROLSS_DMAXBAR1_G2 Register

4.4.2.11.1 CONTROLSS_DMAXBAR1_G2 Register (Offset = 14Ch) [reset = 0h]

DMA XBAR1 Input Select.

Return to [Summary Table](#)

Table 4-1356. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 614Ch

Figure 4-664. CONTROLSS_DMAXBAR1_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR1_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1357. CONTROLSS_DMAXBAR1_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR1_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.12 CONTROLSS_DMAXBAR1_G3 Register

4.4.2.12.1 CONTROLSS_DMAXBAR1_G3 Register (Offset = 150h) [reset = 0h]

DMA XBAR1 Input Select.

Return to [Summary Table](#)

Table 4-1358. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6150h

Figure 4-665. CONTROLSS_DMAXBAR1_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR1_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1359. CONTROLSS_DMAXBAR1_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR1_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.13 CONTROLSS_DMAXBAR1_G4 Register

4.4.2.13.1 CONTROLSS_DMAXBAR1_G4 Register (Offset = 154h) [reset = 0h]

DMA XBAR1 Input Select.

Return to [Summary Table](#)

Table 4-1360. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6154h

Figure 4-666. CONTROLSS_DMAXBAR1_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR1_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1361. CONTROLSS_DMAXBAR1_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR1_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.14 CONTROLSS_DMAXBAR1_G5 Register

4.4.2.14.1 CONTROLSS_DMAXBAR1_G5 Register (Offset = 158h) [reset = 0h]

DMA XBAR1 Input Select.

Return to [Summary Table](#)

Table 4-1362. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6158h

Figure 4-667. CONTROLSS_DMAXBAR1_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR1_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1363. CONTROLSS_DMAXBAR1_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR1_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.15 CONTROLSS_DMAXBAR2_GSEL Register

4.4.2.15.1 CONTROLSS_DMAXBAR2_GSEL Register (Offset = 180h) [reset = 0h]

DMA XBAR2 Input Select.

Return to [Summary Table](#)

Table 4-1364. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6180h

Figure 4-668. CONTROLSS_DMAXBAR2_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR2_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1365. CONTROLSS_DMAXBAR2_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR2_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.16 CONTROLSS_DMAXBAR2_G0 Register

4.4.2.16.1 CONTROLSS_DMAXBAR2_G0 Register (Offset = 184h) [reset = 0h]

DMA XBAR2 Input Select.

Return to [Summary Table](#)

Table 4-1366. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6184h

Figure 4-669. CONTROLSS_DMAXBAR2_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR2_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1367. CONTROLSS_DMAXBAR2_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR2_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.17 CONTROLSS_DMAXBAR2_G1 Register

4.4.2.17.1 CONTROLSS_DMAXBAR2_G1 Register (Offset = 188h) [reset = 0h]

DMA XBAR2 Input Select.

Return to [Summary Table](#)

Table 4-1368. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6188h

Figure 4-670. CONTROLSS_DMAXBAR2_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR2_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1369. CONTROLSS_DMAXBAR2_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR2_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.18 CONTROLSS_DMAXBAR2_G2 Register

4.4.2.18.1 CONTROLSS_DMAXBAR2_G2 Register (Offset = 18Ch) [reset = 0h]

DMA XBAR2 Input Select.

Return to [Summary Table](#)

Table 4-1370. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 618Ch

Figure 4-671. CONTROLSS_DMAXBAR2_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR2_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1371. CONTROLSS_DMAXBAR2_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR2_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.19 CONTROLSS_DMAXBAR2_G3 Register

4.4.2.19.1 CONTROLSS_DMAXBAR2_G3 Register (Offset = 190h) [reset = 0h]

DMA XBAR2 Input Select.

Return to [Summary Table](#)

Table 4-1372. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6190h

Figure 4-672. CONTROLSS_DMAXBAR2_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR2_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1373. CONTROLSS_DMAXBAR2_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR2_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.20 CONTROLSS_DMAXBAR2_G4 Register

4.4.2.20.1 CONTROLSS_DMAXBAR2_G4 Register (Offset = 194h) [reset = 0h]

DMA XBAR2 Input Select.

Return to [Summary Table](#)

Table 4-1374. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6194h

Figure 4-673. CONTROLSS_DMAXBAR2_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR2_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1375. CONTROLSS_DMAXBAR2_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR2_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.21 CONTROLSS_DMAXBAR2_G5 Register

4.4.2.21.1 CONTROLSS_DMAXBAR2_G5 Register (Offset = 198h) [reset = 0h]

DMA XBAR2 Input Select.

Return to [Summary Table](#)

Table 4-1376. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6198h

Figure 4-674. CONTROLSS_DMAXBAR2_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR2_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1377. CONTROLSS_DMAXBAR2_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR2_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.22 CONTROLSS_DMAXBAR3_GSEL Register

4.4.2.22.1 CONTROLSS_DMAXBAR3_GSEL Register (Offset = 1C0h) [reset = 0h]

DMA XBAR3 Input Select.

Return to [Summary Table](#)

Table 4-1378. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 61C0h

Figure 4-675. CONTROLSS_DMAXBAR3_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR3_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1379. CONTROLSS_DMAXBAR3_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR3_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.23 CONTROLSS_DMAXBAR3_G0 Register

4.4.2.23.1 CONTROLSS_DMAXBAR3_G0 Register (Offset = 1C4h) [reset = 0h]

DMA XBAR3 Input Select.

Return to [Summary Table](#)

Table 4-1380. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 61C4h

Figure 4-676. CONTROLSS_DMAXBAR3_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR3_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1381. CONTROLSS_DMAXBAR3_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR3_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.24 CONTROLSS_DMAXBAR3_G1 Register

4.4.2.24.1 CONTROLSS_DMAXBAR3_G1 Register (Offset = 1C8h) [reset = 0h]

DMA XBAR3 Input Select.

Return to [Summary Table](#)

Table 4-1382. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 61C8h

Figure 4-677. CONTROLSS_DMAXBAR3_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR3_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1383. CONTROLSS_DMAXBAR3_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR3_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.25 CONTROLSS_DMAXBAR3_G2 Register

4.4.2.25.1 CONTROLSS_DMAXBAR3_G2 Register (Offset = 1CCh) [reset = 0h]

DMA XBAR3 Input Select.

Return to [Summary Table](#)

Table 4-1384. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 61CCh

Figure 4-678. CONTROLSS_DMAXBAR3_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR3_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1385. CONTROLSS_DMAXBAR3_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR3_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.26 CONTROLSS_DMAXBAR3_G3 Register

4.4.2.26.1 CONTROLSS_DMAXBAR3_G3 Register (Offset = 1D0h) [reset = 0h]

DMA XBAR3 Input Select.

Return to [Summary Table](#)

Table 4-1386. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 61D0h

Figure 4-679. CONTROLSS_DMAXBAR3_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR3_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1387. CONTROLSS_DMAXBAR3_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR3_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.27 CONTROLSS_DMAXBAR3_G4 Register

4.4.2.27.1 CONTROLSS_DMAXBAR3_G4 Register (Offset = 1D4h) [reset = 0h]

DMA XBAR3 Input Select.

Return to [Summary Table](#)

Table 4-1388. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 61D4h

Figure 4-680. CONTROLSS_DMAXBAR3_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR3_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1389. CONTROLSS_DMAXBAR3_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR3_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.28 CONTROLSS_DMAXBAR3_G5 Register

4.4.2.28.1 CONTROLSS_DMAXBAR3_G5 Register (Offset = 1D8h) [reset = 0h]

DMA XBAR3 Input Select.

Return to [Summary Table](#)

Table 4-1390. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 61D8h

Figure 4-681. CONTROLSS_DMAXBAR3_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR3_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1391. CONTROLSS_DMAXBAR3_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR3_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.29 CONTROLSS_DMAXBAR4_GSEL Register

4.4.2.29.1 CONTROLSS_DMAXBAR4_GSEL Register (Offset = 200h) [reset = 0h]

DMA XBAR4 Input Select.

Return to [Summary Table](#)

Table 4-1392. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6200h

Figure 4-682. CONTROLSS_DMAXBAR4_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR4_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1393. CONTROLSS_DMAXBAR4_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR4_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.30 CONTROLSS_DMAXBAR4_G0 Register

4.4.2.30.1 CONTROLSS_DMAXBAR4_G0 Register (Offset = 204h) [reset = 0h]

DMA XBAR4 Input Select.

Return to [Summary Table](#)

Table 4-1394. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6204h

Figure 4-683. CONTROLSS_DMAXBAR4_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR4_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1395. CONTROLSS_DMAXBAR4_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR4_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.31 CONTROLSS_DMAXBAR4_G1 Register

4.4.2.31.1 CONTROLSS_DMAXBAR4_G1 Register (Offset = 208h) [reset = 0h]

DMA XBAR4 Input Select.

Return to [Summary Table](#)

Table 4-1396. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6208h

Figure 4-684. CONTROLSS_DMAXBAR4_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR4_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1397. CONTROLSS_DMAXBAR4_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR4_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.32 CONTROLSS_DMAXBAR4_G2 Register

4.4.2.32.1 CONTROLSS_DMAXBAR4_G2 Register (Offset = 20Ch) [reset = 0h]

DMA XBAR4 Input Select.

Return to [Summary Table](#)

Table 4-1398. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 620Ch

Figure 4-685. CONTROLSS_DMAXBAR4_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR4_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1399. CONTROLSS_DMAXBAR4_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR4_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.33 CONTROLSS_DMAXBAR4_G3 Register

4.4.2.33.1 CONTROLSS_DMAXBAR4_G3 Register (Offset = 210h) [reset = 0h]

DMA XBAR4 Input Select.

Return to [Summary Table](#)

Table 4-1400. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6210h

Figure 4-686. CONTROLSS_DMAXBAR4_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR4_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1401. CONTROLSS_DMAXBAR4_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR4_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.34 CONTROLSS_DMAXBAR4_G4 Register

4.4.2.34.1 CONTROLSS_DMAXBAR4_G4 Register (Offset = 214h) [reset = 0h]

DMA XBAR4 Input Select.

Return to [Summary Table](#)

Table 4-1402. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6214h

Figure 4-687. CONTROLSS_DMAXBAR4_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR4_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1403. CONTROLSS_DMAXBAR4_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR4_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.35 CONTROLSS_DMAXBAR4_G5 Register

4.4.2.35.1 CONTROLSS_DMAXBAR4_G5 Register (Offset = 218h) [reset = 0h]

DMA XBAR4 Input Select.

Return to [Summary Table](#)

Table 4-1404. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6218h

Figure 4-688. CONTROLSS_DMAXBAR4_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR4_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1405. CONTROLSS_DMAXBAR4_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR4_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.36 CONTROLSS_DMAXBAR5_GSEL Register

4.4.2.36.1 CONTROLSS_DMAXBAR5_GSEL Register (Offset = 240h) [reset = 0h]

DMA XBAR5 Input Select.

Return to [Summary Table](#)

Table 4-1406. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6240h

Figure 4-689. CONTROLSS_DMAXBAR5_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR5_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1407. CONTROLSS_DMAXBAR5_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR5_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.37 CONTROLSS_DMAXBAR5_G0 Register

4.4.2.37.1 CONTROLSS_DMAXBAR5_G0 Register (Offset = 244h) [reset = 0h]

DMA XBAR5 Input Select.

Return to [Summary Table](#)

Table 4-1408. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6244h

Figure 4-690. CONTROLSS_DMAXBAR5_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR5_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1409. CONTROLSS_DMAXBAR5_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR5_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.38 CONTROLSS_DMAXBAR5_G1 Register

4.4.2.38.1 CONTROLSS_DMAXBAR5_G1 Register (Offset = 248h) [reset = 0h]

DMA XBAR5 Input Select.

Return to [Summary Table](#)

Table 4-1410. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6248h

Figure 4-691. CONTROLSS_DMAXBAR5_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR5_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1411. CONTROLSS_DMAXBAR5_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR5_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.39 CONTROLSS_DMAXBAR5_G2 Register

4.4.2.39.1 CONTROLSS_DMAXBAR5_G2 Register (Offset = 24Ch) [reset = 0h]

DMA XBAR5 Input Select.

Return to [Summary Table](#)

Table 4-1412. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 624Ch

Figure 4-692. CONTROLSS_DMAXBAR5_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR5_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1413. CONTROLSS_DMAXBAR5_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR5_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.40 CONTROLSS_DMAXBAR5_G3 Register

4.4.2.40.1 CONTROLSS_DMAXBAR5_G3 Register (Offset = 250h) [reset = 0h]

DMA XBAR5 Input Select.

Return to [Summary Table](#)

Table 4-1414. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6250h

Figure 4-693. CONTROLSS_DMAXBAR5_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR5_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1415. CONTROLSS_DMAXBAR5_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR5_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.41 CONTROLSS_DMAXBAR5_G4 Register

4.4.2.41.1 CONTROLSS_DMAXBAR5_G4 Register (Offset = 254h) [reset = 0h]

DMA XBAR5 Input Select.

Return to [Summary Table](#)

Table 4-1416. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6254h

Figure 4-694. CONTROLSS_DMAXBAR5_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR5_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1417. CONTROLSS_DMAXBAR5_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR5_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.42 CONTROLSS_DMAXBAR5_G5 Register

4.4.2.42.1 CONTROLSS_DMAXBAR5_G5 Register (Offset = 258h) [reset = 0h]

DMA XBAR5 Input Select.

Return to [Summary Table](#)

Table 4-1418. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6258h

Figure 4-695. CONTROLSS_DMAXBAR5_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR5_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1419. CONTROLSS_DMAXBAR5_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR5_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.43 CONTROLSS_DMAXBAR6_GSEL Register

4.4.2.43.1 CONTROLSS_DMAXBAR6_GSEL Register (Offset = 280h) [reset = 0h]

DMA XBAR6 Input Select.

Return to [Summary Table](#)

Table 4-1420. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6280h

Figure 4-696. CONTROLSS_DMAXBAR6_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR6_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1421. CONTROLSS_DMAXBAR6_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR6_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.44 CONTROLSS_DMAXBAR6_G0 Register

4.4.2.44.1 CONTROLSS_DMAXBAR6_G0 Register (Offset = 284h) [reset = 0h]

DMA XBAR6 Input Select.

Return to [Summary Table](#)

Table 4-1422. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6284h

Figure 4-697. CONTROLSS_DMAXBAR6_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR6_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1423. CONTROLSS_DMAXBAR6_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR6_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.45 CONTROLSS_DMAXBAR6_G1 Register

4.4.2.45.1 CONTROLSS_DMAXBAR6_G1 Register (Offset = 288h) [reset = 0h]

DMA XBAR6 Input Select.

Return to [Summary Table](#)

Table 4-1424. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6288h

Figure 4-698. CONTROLSS_DMAXBAR6_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR6_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1425. CONTROLSS_DMAXBAR6_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR6_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.46 CONTROLSS_DMAXBAR6_G2 Register

4.4.2.46.1 CONTROLSS_DMAXBAR6_G2 Register (Offset = 28Ch) [reset = 0h]

DMA XBAR6 Input Select.

Return to [Summary Table](#)

Table 4-1426. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 628Ch

Figure 4-699. CONTROLSS_DMAXBAR6_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR6_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1427. CONTROLSS_DMAXBAR6_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR6_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.47 CONTROLSS_DMAXBAR6_G3 Register

4.4.2.47.1 CONTROLSS_DMAXBAR6_G3 Register (Offset = 290h) [reset = 0h]

DMA XBAR6 Input Select.

Return to [Summary Table](#)

Table 4-1428. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6290h

Figure 4-700. CONTROLSS_DMAXBAR6_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR6_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1429. CONTROLSS_DMAXBAR6_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR6_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.48 CONTROLSS_DMAXBAR6_G4 Register

4.4.2.48.1 CONTROLSS_DMAXBAR6_G4 Register (Offset = 294h) [reset = 0h]

DMA XBAR6 Input Select.

Return to [Summary Table](#)

Table 4-1430. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6294h

Figure 4-701. CONTROLSS_DMAXBAR6_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR6_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1431. CONTROLSS_DMAXBAR6_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR6_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.49 CONTROLSS_DMAXBAR6_G5 Register

4.4.2.49.1 CONTROLSS_DMAXBAR6_G5 Register (Offset = 298h) [reset = 0h]

DMA XBAR6 Input Select.

Return to [Summary Table](#)

Table 4-1432. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6298h

Figure 4-702. CONTROLSS_DMAXBAR6_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR6_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1433. CONTROLSS_DMAXBAR6_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR6_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.50 CONTROLSS_DMAXBAR7_GSEL Register

4.4.2.50.1 CONTROLSS_DMAXBAR7_GSEL Register (Offset = 2C0h) [reset = 0h]

DMA XBAR7 Input Select.

Return to [Summary Table](#)

Table 4-1434. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 62C0h

Figure 4-703. CONTROLSS_DMAXBAR7_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR7_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1435. CONTROLSS_DMAXBAR7_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR7_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.51 CONTROLSS_DMAXBAR7_G0 Register

4.4.2.51.1 CONTROLSS_DMAXBAR7_G0 Register (Offset = 2C4h) [reset = 0h]

DMA XBAR7 Input Select.

Return to [Summary Table](#)

Table 4-1436. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 62C4h

Figure 4-704. CONTROLSS_DMAXBAR7_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR7_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1437. CONTROLSS_DMAXBAR7_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR7_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.52 CONTROLSS_DMAXBAR7_G1 Register

4.4.2.52.1 CONTROLSS_DMAXBAR7_G1 Register (Offset = 2C8h) [reset = 0h]

DMA XBAR7 Input Select.

Return to [Summary Table](#)

Table 4-1438. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 62C8h

Figure 4-705. CONTROLSS_DMAXBAR7_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR7_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1439. CONTROLSS_DMAXBAR7_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR7_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.53 CONTROLSS_DMAXBAR7_G2 Register

4.4.2.53.1 CONTROLSS_DMAXBAR7_G2 Register (Offset = 2CCh) [reset = 0h]

DMA XBAR7 Input Select.

Return to [Summary Table](#)

Table 4-1440. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 62CCh

Figure 4-706. CONTROLSS_DMAXBAR7_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR7_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1441. CONTROLSS_DMAXBAR7_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR7_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.54 CONTROLSS_DMAXBAR7_G3 Register

4.4.2.54.1 CONTROLSS_DMAXBAR7_G3 Register (Offset = 2D0h) [reset = 0h]

DMA XBAR7 Input Select.

Return to [Summary Table](#)

Table 4-1442. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 62D0h

Figure 4-707. CONTROLSS_DMAXBAR7_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR7_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1443. CONTROLSS_DMAXBAR7_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR7_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.55 CONTROLSS_DMAXBAR7_G4 Register

4.4.2.55.1 CONTROLSS_DMAXBAR7_G4 Register (Offset = 2D4h) [reset = 0h]

DMA XBAR7 Input Select.

Return to [Summary Table](#)

Table 4-1444. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 62D4h

Figure 4-708. CONTROLSS_DMAXBAR7_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR7_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1445. CONTROLSS_DMAXBAR7_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR7_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.56 CONTROLSS_DMAXBAR7_G5 Register

4.4.2.56.1 CONTROLSS_DMAXBAR7_G5 Register (Offset = 2D8h) [reset = 0h]

DMA XBAR7 Input Select.

Return to [Summary Table](#)

Table 4-1446. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 62D8h

Figure 4-709. CONTROLSS_DMAXBAR7_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR7_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1447. CONTROLSS_DMAXBAR7_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR7_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.57 CONTROLSS_DMAXBAR8_GSEL Register

4.4.2.57.1 CONTROLSS_DMAXBAR8_GSEL Register (Offset = 300h) [reset = 0h]

DMA XBAR8 Input Select.

Return to [Summary Table](#)

Table 4-1448. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6300h

Figure 4-710. CONTROLSS_DMAXBAR8_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR8_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1449. CONTROLSS_DMAXBAR8_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR8_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.58 CONTROLSS_DMAXBAR8_G0 Register

4.4.2.58.1 CONTROLSS_DMAXBAR8_G0 Register (Offset = 304h) [reset = 0h]

DMA XBAR8 Input Select.

Return to [Summary Table](#)

Table 4-1450. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6304h

Figure 4-711. CONTROLSS_DMAXBAR8_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR8_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1451. CONTROLSS_DMAXBAR8_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR8_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.59 CONTROLSS_DMAXBAR8_G1 Register

4.4.2.59.1 CONTROLSS_DMAXBAR8_G1 Register (Offset = 308h) [reset = 0h]

DMA XBAR8 Input Select.

Return to [Summary Table](#)

Table 4-1452. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6308h

Figure 4-712. CONTROLSS_DMAXBAR8_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR8_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1453. CONTROLSS_DMAXBAR8_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR8_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.60 CONTROLSS_DMAXBAR8_G2 Register

4.4.2.60.1 CONTROLSS_DMAXBAR8_G2 Register (Offset = 30Ch) [reset = 0h]

DMA XBAR8 Input Select.

Return to [Summary Table](#)

Table 4-1454. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 630Ch

Figure 4-713. CONTROLSS_DMAXBAR8_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR8_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1455. CONTROLSS_DMAXBAR8_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR8_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.61 CONTROLSS_DMAXBAR8_G3 Register

4.4.2.61.1 CONTROLSS_DMAXBAR8_G3 Register (Offset = 310h) [reset = 0h]

DMA XBAR8 Input Select.

Return to [Summary Table](#)

Table 4-1456. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6310h

Figure 4-714. CONTROLSS_DMAXBAR8_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR8_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1457. CONTROLSS_DMAXBAR8_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR8_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.62 CONTROLSS_DMAXBAR8_G4 Register

4.4.2.62.1 CONTROLSS_DMAXBAR8_G4 Register (Offset = 314h) [reset = 0h]

DMA XBAR8 Input Select.

Return to [Summary Table](#)

Table 4-1458. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6314h

Figure 4-715. CONTROLSS_DMAXBAR8_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR8_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1459. CONTROLSS_DMAXBAR8_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR8_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.63 CONTROLSS_DMAXBAR8_G5 Register

4.4.2.63.1 CONTROLSS_DMAXBAR8_G5 Register (Offset = 318h) [reset = 0h]

DMA XBAR8 Input Select.

Return to [Summary Table](#)

Table 4-1460. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6318h

Figure 4-716. CONTROLSS_DMAXBAR8_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR8_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1461. CONTROLSS_DMAXBAR8_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR8_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.64 CONTROLSS_DMAXBAR9_GSEL Register

4.4.2.64.1 CONTROLSS_DMAXBAR9_GSEL Register (Offset = 340h) [reset = 0h]

DMA XBAR9 Input Select.

Return to [Summary Table](#)

Table 4-1462. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6340h

Figure 4-717. CONTROLSS_DMAXBAR9_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR9_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1463. CONTROLSS_DMAXBAR9_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR9_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.65 CONTROLSS_DMAXBAR9_G0 Register

4.4.2.65.1 CONTROLSS_DMAXBAR9_G0 Register (Offset = 344h) [reset = 0h]

DMA XBAR9 Input Select.

Return to [Summary Table](#)

Table 4-1464. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6344h

Figure 4-718. CONTROLSS_DMAXBAR9_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR9_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1465. CONTROLSS_DMAXBAR9_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR9_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.66 CONTROLSS_DMAXBAR9_G1 Register

4.4.2.66.1 CONTROLSS_DMAXBAR9_G1 Register (Offset = 348h) [reset = 0h]

DMA XBAR9 Input Select.

Return to [Summary Table](#)

Table 4-1466. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6348h

Figure 4-719. CONTROLSS_DMAXBAR9_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR9_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1467. CONTROLSS_DMAXBAR9_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR9_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.67 CONTROLSS_DMAXBAR9_G2 Register

4.4.2.67.1 CONTROLSS_DMAXBAR9_G2 Register (Offset = 34Ch) [reset = 0h]

DMA XBAR9 Input Select.

Return to [Summary Table](#)

Table 4-1468. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 634Ch

Figure 4-720. CONTROLSS_DMAXBAR9_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR9_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1469. CONTROLSS_DMAXBAR9_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR9_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.68 CONTROLSS_DMAXBAR9_G3 Register

4.4.2.68.1 CONTROLSS_DMAXBAR9_G3 Register (Offset = 350h) [reset = 0h]

DMA XBAR9 Input Select.

Return to [Summary Table](#)

Table 4-1470. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6350h

Figure 4-721. CONTROLSS_DMAXBAR9_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR9_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1471. CONTROLSS_DMAXBAR9_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR9_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.69 CONTROLSS_DMAXBAR9_G4 Register

4.4.2.69.1 CONTROLSS_DMAXBAR9_G4 Register (Offset = 354h) [reset = 0h]

DMA XBAR9 Input Select.

Return to [Summary Table](#)

Table 4-1472. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6354h

Figure 4-722. CONTROLSS_DMAXBAR9_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR9_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1473. CONTROLSS_DMAXBAR9_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR9_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.70 CONTROLSS_DMAXBAR9_G5 Register

4.4.2.70.1 CONTROLSS_DMAXBAR9_G5 Register (Offset = 358h) [reset = 0h]

DMA XBAR9 Input Select.

Return to [Summary Table](#)

Table 4-1474. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6358h

Figure 4-723. CONTROLSS_DMAXBAR9_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR9_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1475. CONTROLSS_DMAXBAR9_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR9_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.71 CONTROLSS_DMAXBAR10_GSEL Register

4.4.2.71.1 CONTROLSS_DMAXBAR10_GSEL Register (Offset = 380h) [reset = 0h]

DMA XBAR10 Input Select.

Return to [Summary Table](#)

Table 4-1476. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6380h

Figure 4-724. CONTROLSS_DMAXBAR10_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR10_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1477. CONTROLSS_DMAXBAR10_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR10_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.72 CONTROLSS_DMAXBAR10_G0 Register

4.4.2.72.1 CONTROLSS_DMAXBAR10_G0 Register (Offset = 384h) [reset = 0h]

DMA XBAR10 Input Select.

Return to [Summary Table](#)

Table 4-1478. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6384h

Figure 4-725. CONTROLSS_DMAXBAR10_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR10_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1479. CONTROLSS_DMAXBAR10_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR10_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.73 CONTROLSS_DMAXBAR10_G1 Register

4.4.2.73.1 CONTROLSS_DMAXBAR10_G1 Register (Offset = 388h) [reset = 0h]

DMA XBAR10 Input Select.

Return to [Summary Table](#)

Table 4-1480. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6388h

Figure 4-726. CONTROLSS_DMAXBAR10_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR10_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1481. CONTROLSS_DMAXBAR10_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR10_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.74 CONTROLSS_DMAXBAR10_G2 Register

4.4.2.74.1 CONTROLSS_DMAXBAR10_G2 Register (Offset = 38Ch) [reset = 0h]

DMA XBAR10 Input Select.

Return to [Summary Table](#)

Table 4-1482. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 638Ch

Figure 4-727. CONTROLSS_DMAXBAR10_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR10_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1483. CONTROLSS_DMAXBAR10_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR10_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.75 CONTROLSS_DMAXBAR10_G3 Register

4.4.2.75.1 CONTROLSS_DMAXBAR10_G3 Register (Offset = 390h) [reset = 0h]

DMA XBAR10 Input Select.

Return to [Summary Table](#)

Table 4-1484. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6390h

Figure 4-728. CONTROLSS_DMAXBAR10_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR10_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1485. CONTROLSS_DMAXBAR10_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR10_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.76 CONTROLSS_DMAXBAR10_G4 Register

4.4.2.76.1 CONTROLSS_DMAXBAR10_G4 Register (Offset = 394h) [reset = 0h]

DMA XBAR10 Input Select.

Return to [Summary Table](#)**Table 4-1486. Instance Table**

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6394h

Figure 4-729. CONTROLSS_DMAXBAR10_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR10_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1487. CONTROLSS_DMAXBAR10_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR10_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.77 CONTROLSS_DMAXBAR10_G5 Register

4.4.2.77.1 CONTROLSS_DMAXBAR10_G5 Register (Offset = 398h) [reset = 0h]

DMA XBAR10 Input Select.

Return to [Summary Table](#)

Table 4-1488. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6398h

Figure 4-730. CONTROLSS_DMAXBAR10_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR10_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1489. CONTROLSS_DMAXBAR10_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR10_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.78 CONTROLSS_DMAXBAR11_GSEL Register

4.4.2.78.1 CONTROLSS_DMAXBAR11_GSEL Register (Offset = 3C0h) [reset = 0h]

DMA XBAR11 Input Select.

Return to [Summary Table](#)

Table 4-1490. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 63C0h

Figure 4-731. CONTROLSS_DMAXBAR11_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR11_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1491. CONTROLSS_DMAXBAR11_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR11_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.79 CONTROLSS_DMAXBAR11_G0 Register

4.4.2.79.1 CONTROLSS_DMAXBAR11_G0 Register (Offset = 3C4h) [reset = 0h]

DMA XBAR11 Input Select.

Return to [Summary Table](#)

Table 4-1492. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 63C4h

Figure 4-732. CONTROLSS_DMAXBAR11_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR11_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1493. CONTROLSS_DMAXBAR11_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR11_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.80 CONTROLSS_DMAXBAR11_G1 Register

4.4.2.80.1 CONTROLSS_DMAXBAR11_G1 Register (Offset = 3C8h) [reset = 0h]

DMA XBAR11 Input Select.

Return to [Summary Table](#)

Table 4-1494. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 63C8h

Figure 4-733. CONTROLSS_DMAXBAR11_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR11_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1495. CONTROLSS_DMAXBAR11_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR11_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.81 CONTROLSS_DMAXBAR11_G2 Register

4.4.2.81.1 CONTROLSS_DMAXBAR11_G2 Register (Offset = 3CCh) [reset = 0h]

DMA XBAR11 Input Select.

Return to [Summary Table](#)

Table 4-1496. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 63CCh

Figure 4-734. CONTROLSS_DMAXBAR11_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR11_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1497. CONTROLSS_DMAXBAR11_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR11_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.82 CONTROLSS_DMAXBAR11_G3 Register

4.4.2.82.1 CONTROLSS_DMAXBAR11_G3 Register (Offset = 3D0h) [reset = 0h]

DMA XBAR11 Input Select.

Return to [Summary Table](#)

Table 4-1498. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 63D0h

Figure 4-735. CONTROLSS_DMAXBAR11_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR11_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1499. CONTROLSS_DMAXBAR11_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR11_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.83 CONTROLSS_DMAXBAR11_G4 Register

4.4.2.83.1 CONTROLSS_DMAXBAR11_G4 Register (Offset = 3D4h) [reset = 0h]

DMA XBAR11 Input Select.

Return to [Summary Table](#)

Table 4-1500. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 63D4h

Figure 4-736. CONTROLSS_DMAXBAR11_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR11_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1501. CONTROLSS_DMAXBAR11_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR11_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.84 CONTROLSS_DMAXBAR11_G5 Register

4.4.2.84.1 CONTROLSS_DMAXBAR11_G5 Register (Offset = 3D8h) [reset = 0h]

DMA XBAR11 Input Select.

Return to [Summary Table](#)

Table 4-1502. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 63D8h

Figure 4-737. CONTROLSS_DMAXBAR11_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR11_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1503. CONTROLSS_DMAXBAR11_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR11_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.85 CONTROLSS_DMAXBAR12_GSEL Register

4.4.2.85.1 CONTROLSS_DMAXBAR12_GSEL Register (Offset = 400h) [reset = 0h]

DMA XBAR12 Input Select.

Return to [Summary Table](#)

Table 4-1504. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6400h

Figure 4-738. CONTROLSS_DMAXBAR12_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR12_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1505. CONTROLSS_DMAXBAR12_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR12_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.86 CONTROLSS_DMAXBAR12_G0 Register

4.4.2.86.1 CONTROLSS_DMAXBAR12_G0 Register (Offset = 404h) [reset = 0h]

DMA XBAR12 Input Select.

Return to [Summary Table](#)

Table 4-1506. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6404h

Figure 4-739. CONTROLSS_DMAXBAR12_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR12_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1507. CONTROLSS_DMAXBAR12_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR12_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.87 CONTROLSS_DMAXBAR12_G1 Register

4.4.2.87.1 CONTROLSS_DMAXBAR12_G1 Register (Offset = 408h) [reset = 0h]

DMA XBAR12 Input Select.

Return to [Summary Table](#)

Table 4-1508. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6408h

Figure 4-740. CONTROLSS_DMAXBAR12_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR12_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1509. CONTROLSS_DMAXBAR12_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR12_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.88 CONTROLSS_DMAXBAR12_G2 Register

4.4.2.88.1 CONTROLSS_DMAXBAR12_G2 Register (Offset = 40Ch) [reset = 0h]

DMA XBAR12 Input Select.

Return to [Summary Table](#)

Table 4-1510. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 640Ch

Figure 4-741. CONTROLSS_DMAXBAR12_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR12_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1511. CONTROLSS_DMAXBAR12_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR12_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.89 CONTROLSS_DMAXBAR12_G3 Register

4.4.2.89.1 CONTROLSS_DMAXBAR12_G3 Register (Offset = 410h) [reset = 0h]

DMA XBAR12 Input Select.

Return to [Summary Table](#)

Table 4-1512. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6410h

Figure 4-742. CONTROLSS_DMAXBAR12_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR12_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1513. CONTROLSS_DMAXBAR12_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR12_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.90 CONTROLSS_DMAXBAR12_G4 Register

4.4.2.90.1 CONTROLSS_DMAXBAR12_G4 Register (Offset = 414h) [reset = 0h]

DMA XBAR12 Input Select.

Return to [Summary Table](#)

Table 4-1514. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6414h

Figure 4-743. CONTROLSS_DMAXBAR12_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR12_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1515. CONTROLSS_DMAXBAR12_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR12_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.91 CONTROLSS_DMAXBAR12_G5 Register

4.4.2.91.1 CONTROLSS_DMAXBAR12_G5 Register (Offset = 418h) [reset = 0h]

DMA XBAR12 Input Select.

Return to [Summary Table](#)

Table 4-1516. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6418h

Figure 4-744. CONTROLSS_DMAXBAR12_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR12_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1517. CONTROLSS_DMAXBAR12_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR12_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.92 CONTROLSS_DMAXBAR13_GSEL Register

4.4.2.92.1 CONTROLSS_DMAXBAR13_GSEL Register (Offset = 440h) [reset = 0h]

DMA XBAR13 Input Select.

Return to [Summary Table](#)

Table 4-1518. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6440h

Figure 4-745. CONTROLSS_DMAXBAR13_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR13_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1519. CONTROLSS_DMAXBAR13_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR13_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.93 CONTROLSS_DMAXBAR13_G0 Register

4.4.2.93.1 CONTROLSS_DMAXBAR13_G0 Register (Offset = 444h) [reset = 0h]

DMA XBAR13 Input Select.

Return to [Summary Table](#)

Table 4-1520. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6444h

Figure 4-746. CONTROLSS_DMAXBAR13_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR13_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1521. CONTROLSS_DMAXBAR13_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR13_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.94 CONTROLSS_DMAXBAR13_G1 Register

4.4.2.94.1 CONTROLSS_DMAXBAR13_G1 Register (Offset = 448h) [reset = 0h]

DMA XBAR13 Input Select.

Return to [Summary Table](#)

Table 4-1522. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6448h

Figure 4-747. CONTROLSS_DMAXBAR13_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR13_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1523. CONTROLSS_DMAXBAR13_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR13_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.95 CONTROLSS_DMAXBAR13_G2 Register

4.4.2.95.1 CONTROLSS_DMAXBAR13_G2 Register (Offset = 44Ch) [reset = 0h]

DMA XBAR13 Input Select.

Return to [Summary Table](#)

Table 4-1524. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 644Ch

Figure 4-748. CONTROLSS_DMAXBAR13_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR13_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1525. CONTROLSS_DMAXBAR13_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR13_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.96 CONTROLSS_DMAXBAR13_G3 Register

4.4.2.96.1 CONTROLSS_DMAXBAR13_G3 Register (Offset = 450h) [reset = 0h]

DMA XBAR13 Input Select.

Return to [Summary Table](#)

Table 4-1526. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6450h

Figure 4-749. CONTROLSS_DMAXBAR13_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR13_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1527. CONTROLSS_DMAXBAR13_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR13_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.97 CONTROLSS_DMAXBAR13_G4 Register

4.4.2.97.1 CONTROLSS_DMAXBAR13_G4 Register (Offset = 454h) [reset = 0h]

DMA XBAR13 Input Select.

Return to [Summary Table](#)

Table 4-1528. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6454h

Figure 4-750. CONTROLSS_DMAXBAR13_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR13_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1529. CONTROLSS_DMAXBAR13_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR13_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.98 CONTROLSS_DMAXBAR13_G5 Register

4.4.2.98.1 CONTROLSS_DMAXBAR13_G5 Register (Offset = 458h) [reset = 0h]

DMA XBAR13 Input Select.

Return to [Summary Table](#)

Table 4-1530. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6458h

Figure 4-751. CONTROLSS_DMAXBAR13_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR13_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1531. CONTROLSS_DMAXBAR13_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR13_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.99 CONTROLSS_DMAXBAR14_GSEL Register

4.4.2.99.1 CONTROLSS_DMAXBAR14_GSEL Register (Offset = 480h) [reset = 0h]

DMA XBAR14 Input Select.

Return to [Summary Table](#)

Table 4-1532. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6480h

Figure 4-752. CONTROLSS_DMAXBAR14_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR14_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1533. CONTROLSS_DMAXBAR14_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR14_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.100 CONTROLSS_DMAXBAR14_G0 Register

4.4.2.100.1 CONTROLSS_DMAXBAR14_G0 Register (Offset = 484h) [reset = 0h]

DMA XBAR14 Input Select.

Return to [Summary Table](#)

Table 4-1534. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6484h

Figure 4-753. CONTROLSS_DMAXBAR14_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR14_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1535. CONTROLSS_DMAXBAR14_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR14_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.101 CONTROLSS_DMAXBAR14_G1 Register

4.4.2.101.1 CONTROLSS_DMAXBAR14_G1 Register (Offset = 488h) [reset = 0h]

DMA XBAR14 Input Select.

Return to [Summary Table](#)

Table 4-1536. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6488h

Figure 4-754. CONTROLSS_DMAXBAR14_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR14_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1537. CONTROLSS_DMAXBAR14_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR14_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.102 CONTROLSS_DMAXBAR14_G2 Register

4.4.2.102.1 CONTROLSS_DMAXBAR14_G2 Register (Offset = 48Ch) [reset = 0h]

DMA XBAR14 Input Select.

Return to [Summary Table](#)

Table 4-1538. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 648Ch

Figure 4-755. CONTROLSS_DMAXBAR14_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR14_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1539. CONTROLSS_DMAXBAR14_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR14_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.103 CONTROLSS_DMAXBAR14_G3 Register

4.4.2.103.1 CONTROLSS_DMAXBAR14_G3 Register (Offset = 490h) [reset = 0h]

DMA XBAR14 Input Select.

Return to [Summary Table](#)

Table 4-1540. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6490h

Figure 4-756. CONTROLSS_DMAXBAR14_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR14_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1541. CONTROLSS_DMAXBAR14_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR14_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16:FSITX0.TX_DMA_EVT

4.4.2.104 CONTROLSS_DMAXBAR14_G4 Register

4.4.2.104.1 CONTROLSS_DMAXBAR14_G4 Register (Offset = 494h) [reset = 0h]

DMA XBAR14 Input Select.

Return to [Summary Table](#)

Table 4-1542. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6494h

Figure 4-757. CONTROLSS_DMAXBAR14_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR14_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1543. CONTROLSS_DMAXBAR14_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR14_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.105 CONTROLSS_DMAXBAR14_G5 Register

4.4.2.105.1 CONTROLSS_DMAXBAR14_G5 Register (Offset = 498h) [reset = 0h]

DMA XBAR14 Input Select.

Return to [Summary Table](#)

Table 4-1544. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 6498h

Figure 4-758. CONTROLSS_DMAXBAR14_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR14_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1545. CONTROLSS_DMAXBAR14_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR14_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.4.2.106 CONTROLSS_DMAXBAR15_GSEL Register

4.4.2.106.1 CONTROLSS_DMAXBAR15_GSEL Register (Offset = 4C0h) [reset = 0h]

DMA XBAR15 Input Select.

Return to [Summary Table](#)

Table 4-1546. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 64C0h

Figure 4-759. CONTROLSS_DMAXBAR15_GSEL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR15_GSEL_GSEL			
NONE				R/W			
0h				0h			

Table 4-1547. CONTROLSS_DMAXBAR15_GSEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR15_GSEL_GSEL	R/W	0h	Select input source: 0:G0 selected .. 5:G5 selected

4.4.2.107 CONTROLSS_DMAXBAR15_G0 Register

4.4.2.107.1 CONTROLSS_DMAXBAR15_G0 Register (Offset = 4C4h) [reset = 0h]

DMA XBAR15 Input Select.

Return to [Summary Table](#)

Table 4-1548. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 64C4h

Figure 4-760. CONTROLSS_DMAXBAR15_G0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR15_G0_SEL			
NONE				R/W			
0h				0h			

Table 4-1549. CONTROLSS_DMAXBAR15_G0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR15_G0_SEL	R/W	0h	EPWM SOCA to corresponding XBAR 1:PWMx.SOCA is selected 0:PWMx.SOCA is de-selected

4.4.2.108 CONTROLSS_DMAXBAR15_G1 Register

4.4.2.108.1 CONTROLSS_DMAXBAR15_G1 Register (Offset = 4C8h) [reset = 0h]

DMA XBAR15 Input Select.

Return to [Summary Table](#)

Table 4-1550. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 64C8h

Figure 4-761. CONTROLSS_DMAXBAR15_G1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR15_G1_SEL			
NONE				R/W			
0h				0h			

Table 4-1551. CONTROLSS_DMAXBAR15_G1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR15_G1_SEL	R/W	0h	EPWM SOCB to corresponding XBAR 1:PWMx.SOCB is selected 0:PWMx.SOCB is de-selected

4.4.2.109 CONTROLSS_DMAXBAR15_G2 Register

4.4.2.109.1 CONTROLSS_DMAXBAR15_G2 Register (Offset = 4CCh) [reset = 0h]

DMA XBAR15 Input Select.

Return to [Summary Table](#)

Table 4-1552. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 64CCh

Figure 4-762. CONTROLSS_DMAXBAR15_G2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR15_G2_SEL			
NONE				R/W			
0h				0h			

Table 4-1553. CONTROLSS_DMAXBAR15_G2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	DMAXBAR15_G2_SEL	R/W	0h	ADC DMA requests to corresponding XBAR 0:ADC0.INT1 1:ADC0.INT2 2:ADC0.INT3 3:ADC0.INT4 4:ADC0.EVTINT 5:ADC1.INT1 6:ADC1.INT2 7:ADC1.INT3 8:ADC1.INT4 9:ADC1.EVTINT 10:ADC2.INT1 11:ADC2.INT2 12:ADC2.INT3 13:ADC2.INT4 14:ADC2.EVTINT

4.4.2.110 CONTROLSS_DMAXBAR15_G3 Register

4.4.2.110.1 CONTROLSS_DMAXBAR15_G3 Register (Offset = 4D0h) [reset = 0h]

DMA XBAR15 Input Select.

Return to [Summary Table](#)

Table 4-1554. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 64D0h

Figure 4-763. CONTROLSS_DMAXBAR15_G3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR15_G3_SEL			
NONE				R/W			
0h				0h			

Table 4-1555. CONTROLSS_DMAXBAR15_G3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMAXBAR15_G3_SEL	R/W	0h	FSI DMA requests to corresponding XBAR 0:FSIRX0.RX_DMA_EVT 1; FSIRX0_DMATRIG1 2:FSIRX0_DMATRIG2 15:3:Reserved 16 FSITX0.TX_DMA_EVT

4.4.2.111 CONTROLSS_DMAXBAR15_G4 Register

4.4.2.111.1 CONTROLSS_DMAXBAR15_G4 Register (Offset = 4D4h) [reset = 0h]

DMA XBAR15 Input Select.

Return to [Summary Table](#)

Table 4-1556. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 64D4h

Figure 4-764. CONTROLSS_DMAXBAR15_G4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR15_G4_SEL			
NONE				R/W			
0h				0h			

Table 4-1557. CONTROLSS_DMAXBAR15_G4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR15_G4_SEL	R/W	0h	SDFM DMA requests to corresponding XBAR 0:SD0.FILT1.DRINT 1:SD0.FILT2.DRINT 2:SD0.FILT3.DRINT 3:SD0.FILT4.DRINT 4:SD1.FILT1.DRINT 5:SD1.FILT2.DRINT 6:SD1.FILT3.DRINT 7:SD1.FILT4.DRINT

4.4.2.112 CONTROLSS_DMAXBAR15_G5 Register

4.4.2.112.1 CONTROLSS_DMAXBAR15_G5 Register (Offset = 4D8h) [reset = 0h]

DMA XBAR15 Input Select.

Return to [Summary Table](#)

Table 4-1558. Instance Table

Instance Name	Physical Address
CONTROLSS_DMAXBAR	502D 64D8h

Figure 4-765. CONTROLSS_DMAXBAR15_G5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMAXBAR15_G5_SEL			
NONE				R/W			
0h				0h			

Table 4-1559. CONTROLSS_DMAXBAR15_G5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	DMAXBAR15_G5_SEL	R/W	0h	ECAP DMA requests to corresponding XBAR 0:ECAP0.DMA_INT 1:ECAP1.DMA_INT 2:ECAP2.DMA_INT 3:ECAP3.DMA_INT 4:ECAP4.DMA_INT 5:ECAP5.DMA_INT 6:ECAP6.DMA_INT 7:ECAP7.DMA_INT

4.5 ICSSM

ICSSM

4.5.1 ICSSM Summaries

ICSSM Summaries

Table 4-1560. ICSSM_DRAM0_SLV_RAM Registers, Base Address=4800 0000h, Length=8192

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_DRAM0_SLV_RAM_RAM_REG_J	4800 0000h + formula	4860 0000h + formula

Table 4-1561. ICSSM_DRAM1_SLV_RAM Registers, Base Address=4800 2000h, Length=8192

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_DRAM1_SLV_RAM_RAM_REG_J	4800 2000h + formula	4860 2000h + formula

Table 4-1562. RAT Registers, Base Address=4800 8000h, Length=4096

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	RAT_PID	4800 8000h	4860 8000h
4h	32	RAT_CONFIG	4800 8004h	4860 8004h
804h	32	RAT_DESTINATION_ID	4800 8804h	4860 8804h
820h	32	RAT_EXCEPTION_LOGGING_CONTROL	4800 8820h	4860 8820h
824h	32	RAT_EXCEPTION_LOGGING_HEADER0	4800 8824h	4860 8824h
828h	32	RAT_EXCEPTION_LOGGING_HEADER1	4800 8828h	4860 8828h
82Ch	32	RAT_EXCEPTION_LOGGING_DATA0	4800 882Ch	4860 882Ch
830h	32	RAT_EXCEPTION_LOGGING_DATA1	4800 8830h	4860 8830h
834h	32	RAT_EXCEPTION_LOGGING_DATA2	4800 8834h	4860 8834h
838h	32	RAT_EXCEPTION_LOGGING_DATA3	4800 8838h	4860 8838h
840h	32	RAT_EXCEPTION_PEND_SET	4800 8840h	4860 8840h
844h	32	RAT_EXCEPTION_PEND_CLEAR	4800 8844h	4860 8844h
848h	32	RAT_EXCEPTION_ENABLE_SET	4800 8848h	4860 8848h
84Ch	32	RAT_EXCEPTION_ENABLE_CLEAR	4800 884Ch	4860 884Ch
850h	32	RAT_EOI_REG	4800 8850h	4860 8850h
0h	32	RAT_REGION_CTRL_J	4800 8000h + formula	4860 8000h + formula
4h	32	RAT_REGION_BASE_J	4800 8004h + formula	4860 8004h + formula
8h	32	RAT_REGION_TRANS_L_J	4800 8008h + formula	4860 8008h + formula
Ch	32	RAT_REGION_TRANS_U_J	4800 800Ch + formula	4860 800Ch + formula

Table 4-1563. RAT Registers, Base Address=4800 9000h, Length=4096

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	RAT_PID	4800 9000h	4860 9000h
4h	32	RAT_CONFIG	4800 9004h	4860 9004h
804h	32	RAT_DESTINATION_ID	4800 9804h	4860 9804h
820h	32	RAT_EXCEPTION_LOGGING_CONTROL	4800 9820h	4860 9820h
824h	32	RAT_EXCEPTION_LOGGING_HEADER0	4800 9824h	4860 9824h
828h	32	RAT_EXCEPTION_LOGGING_HEADER1	4800 9828h	4860 9828h
82Ch	32	RAT_EXCEPTION_LOGGING_DATA0	4800 982Ch	4860 982Ch
830h	32	RAT_EXCEPTION_LOGGING_DATA1	4800 9830h	4860 9830h

Table 4-1563. RAT Registers, Base Address=4800 9000h, Length=4096 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
834h	32	RAT_EXCEPTION_LOGGING_DATA2	4800 9834h	4860 9834h
838h	32	RAT_EXCEPTION_LOGGING_DATA3	4800 9838h	4860 9838h
840h	32	RAT_EXCEPTION_PEND_SET	4800 9840h	4860 9840h
844h	32	RAT_EXCEPTION_PEND_CLEAR	4800 9844h	4860 9844h
848h	32	RAT_EXCEPTION_ENABLE_SET	4800 9848h	4860 9848h
84Ch	32	RAT_EXCEPTION_ENABLE_CLEAR	4800 984Ch	4860 984Ch
850h	32	RAT_EOI_REG	4800 9850h	4860 9850h
0h	32	RAT_REGION_CTRL_J	4800 9000h + formula	4860 9000h + formula
4h	32	RAT_REGION_BASE_J	4800 9004h + formula	4860 9004h + formula
8h	32	RAT_REGION_TRANS_L_J	4800 9008h + formula	4860 9008h + formula
Ch	32	RAT_REGION_TRANS_U_J	4800 900Ch + formula	4860 900Ch + formula

Table 4-1564. ICSSM_RAM_SLV_RAM Registers, Base Address=4801 0000h, Length=32768

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_RAM_SLV_RAM_RAM_REG_J	4801 0000h + formula	4861 0000h + formula

Table 4-1565. ICSSM_PR1_ICSS_INTC_INTC_SLV Registers, Base Address=4802 0000h, Length=8192

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_REVISION_REG	4802 0000h	4862 0000h
4h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG	4802 0004h	4862 0004h
10h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG	4802 0010h	4862 0010h
1Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_GLOBAL_NEST_LEVEL_REG	4802 001Ch	4862 001Ch
20h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG	4802 0020h	4862 0020h
24h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG	4802 0024h	4862 0024h
28h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG	4802 0028h	4862 0028h
2Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG	4802 002Ch	4862 002Ch
34h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG	4802 0034h	4862 0034h
38h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG	4802 0038h	4862 0038h
80h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_GLOBAL_PRI_INTR_REG	4802 0080h	4862 0080h
200h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0	4802 0200h	4862 0200h
204h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1	4802 0204h	4862 0204h
280h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_STATUS_REG0	4802 0280h	4862 0280h
284h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_STATUS_REG1	4802 0284h	4862 0284h
300h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0	4802 0300h	4862 0300h

**Table 4-1565. ICSSM_PR1_ICSS_INTC_INTC_SLV Registers, Base Address=4802 0000h, Length=8192
(continued)**

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
304h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_BLE_REG1	4802 0304h	4862 0304h
380h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_BLE_CLR_REG0	4802 0380h	4862 0380h
384h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_BLE_CLR_REG1	4802 0384h	4862 0384h
400h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0	4802 0400h	4862 0400h
404h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1	4802 0404h	4862 0404h
408h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2	4802 0408h	4862 0408h
40Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3	4802 040Ch	4862 040Ch
410h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4	4802 0410h	4862 0410h
414h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5	4802 0414h	4862 0414h
418h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6	4802 0418h	4862 0418h
41Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7	4802 041Ch	4862 041Ch
420h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8	4802 0420h	4862 0420h
424h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9	4802 0424h	4862 0424h
428h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10	4802 0428h	4862 0428h
42Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11	4802 042Ch	4862 042Ch
430h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12	4802 0430h	4862 0430h
434h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13	4802 0434h	4862 0434h
438h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14	4802 0438h	4862 0438h
43Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15	4802 043Ch	4862 043Ch
800h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0	4802 0800h	4862 0800h
804h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1	4802 0804h	4862 0804h
808h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2	4802 0808h	4862 0808h
900h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0	4802 0900h	4862 0900h
904h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1	4802 0904h	4862 0904h
908h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2	4802 0908h	4862 0908h
90Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3	4802 090Ch	4862 090Ch
910h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4	4802 0910h	4862 0910h

**Table 4-1565. ICSSM_PR1_ICSS_INTC_INTC_SLV Registers, Base Address=4802 0000h, Length=8192
(continued)**

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
914h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5	4802 0914h	4862 0914h
918h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6	4802 0918h	4862 0918h
91Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7	4802 091Ch	4862 091Ch
920h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8	4802 0920h	4862 0920h
924h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9	4802 0924h	4862 0924h
D00h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0	4802 0D00h	4862 0D00h
D04h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1	4802 0D04h	4862 0D04h
D80h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0	4802 0D80h	4862 0D80h
D84h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1	4802 0D84h	4862 0D84h
1100h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0	4802 1100h	4862 1100h
1104h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1	4802 1104h	4862 1104h
1108h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2	4802 1108h	4862 1108h
110Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3	4802 110Ch	4862 110Ch
1110h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4	4802 1110h	4862 1110h
1114h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5	4802 1114h	4862 1114h
1118h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6	4802 1118h	4862 1118h
111Ch	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7	4802 111Ch	4862 111Ch
1120h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8	4802 1120h	4862 1120h
1124h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9	4802 1124h	4862 1124h
1500h	32	ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0	4802 1500h	4862 1500h

Table 4-1566. ICSSM_PR1_PDSP0_IRAM Registers, Base Address=4802 2000h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_PDSP0_IRAM_CONTROL	4802 2000h	4862 2000h
4h	32	ICSSM_PR1_PDSP0_IRAM_STATUS	4802 2004h	4862 2004h
8h	32	ICSSM_PR1_PDSP0_IRAM_WAKEUP_ENABLE	4802 2008h	4862 2008h
Ch	32	ICSSM_PR1_PDSP0_IRAM_CYCLE_COUNT	4802 200Ch	4862 200Ch
10h	32	ICSSM_PR1_PDSP0_IRAM_STALL_COUNT	4802 2010h	4862 2010h
20h	32	ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0	4802 2020h	4862 2020h

Table 4-1566. ICSSM_PR1_PDSP0_IRAM Registers, Base Address=4802 2000h, Length=256 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
24h	32	ICSSM_PR1_PDSP0_IRAM_CONSTANT_T ABLE_BLOCK_INDEX_1	4802 2024h	4862 2024h
28h	32	ICSSM_PR1_PDSP0_IRAM_CONSTANT_T ABLE_PROG_PTR_0	4802 2028h	4862 2028h
2Ch	32	ICSSM_PR1_PDSP0_IRAM_CONSTANT_T ABLE_PROG_PTR_1	4802 202Ch	4862 202Ch

Table 4-1567. ICSSM_PR1_PDSP0_IRAM_DEBUG Registers, Base Address=4802 2400h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_PDSP0_IRAM_DEBUG_IGP_ J	4802 2400h + formula	4862 2400h + formula
80h	32	ICSSM_PR1_PDSP0_IRAM_DEBUG_ICTE _J	4802 2480h + formula	4862 2480h + formula

Table 4-1568. ICSSM_PR1_PDSP1_IRAM Registers, Base Address=4802 4000h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_PDSP1_IRAM_CONTROL	4802 4000h	4862 4000h
4h	32	ICSSM_PR1_PDSP1_IRAM_STATUS	4802 4004h	4862 4004h
8h	32	ICSSM_PR1_PDSP1_IRAM_WAKEUP_EN ABLE	4802 4008h	4862 4008h
Ch	32	ICSSM_PR1_PDSP1_IRAM_CYCLE_COU NT	4802 400Ch	4862 400Ch
10h	32	ICSSM_PR1_PDSP1_IRAM_STALL_COUN T	4802 4010h	4862 4010h
20h	32	ICSSM_PR1_PDSP1_IRAM_CONSTANT_T ABLE_BLOCK_INDEX_0	4802 4020h	4862 4020h
24h	32	ICSSM_PR1_PDSP1_IRAM_CONSTANT_T ABLE_BLOCK_INDEX_1	4802 4024h	4862 4024h
28h	32	ICSSM_PR1_PDSP1_IRAM_CONSTANT_T ABLE_PROG_PTR_0	4802 4028h	4862 4028h
2Ch	32	ICSSM_PR1_PDSP1_IRAM_CONSTANT_T ABLE_PROG_PTR_1	4802 402Ch	4862 402Ch

Table 4-1569. ICSSM_PR1_PDSP1_IRAM_DEBUG Registers, Base Address=4802 4400h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_PDSP1_IRAM_DEBUG_IGP_ J	4802 4400h + formula	4862 4400h + formula
80h	32	ICSSM_PR1_PDSP1_IRAM_DEBUG_ICTE _J	4802 4480h + formula	4862 4480h + formula

Table 4-1570. ICSSM_PR1_PROTECT_SLV Registers, Base Address=4802 4C00h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_PROTECT_SLV_UNLOCK_K EY	4802 4C00h	4862 4C00h
4h	32	ICSSM_PR1_PROTECT_SLV_CFG	4802 4C04h	4862 4C04h

Table 4-1571. ICSSM_PR1_CFG_SLV Registers, Base Address=4802 6000h, Length=512

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_CFG_SLV_PID_REG	4802 6000h	4862 6000h

Table 4-1571. ICSSM_PR1_CFG_SLV Registers, Base Address=4802 6000h, Length=512 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
4h	32	ICSSM_PR1_CFG_SLV_HWDIS_REG	4802 6004h	4862 6004h
8h	32	ICSSM_PR1_CFG_SLV_GPCFG0_REG	4802 6008h	4862 6008h
Ch	32	ICSSM_PR1_CFG_SLV_GPCFG1_REG	4802 600Ch	4862 600Ch
10h	32	ICSSM_PR1_CFG_SLV_CGR_REG	4802 6010h	4862 6010h
14h	32	ICSSM_PR1_CFG_SLV_GPECFG0_REG	4802 6014h	4862 6014h
18h	32	ICSSM_PR1_CFG_SLV_GPECFG1_REG	4802 6018h	4862 6018h
1Ch	32	ICSSM_PR1_CFG_SLV_RESET_ISO_REG	4802 601Ch	4862 601Ch
2Ch	32	ICSSM_PR1_CFG_SLV_MII_RT_REG	4802 602Ch	4862 602Ch
30h	32	ICSSM_PR1_CFG_SLV_IEPCLK_REG	4802 6030h	4862 6030h
34h	32	ICSSM_PR1_CFG_SLV_SPP_REG	4802 6034h	4862 6034h
38h	32	ICSSM_PR1_CFG_SLV_SPIN_CFG_REG	4802 6038h	4862 6038h
3Ch	32	ICSSM_PR1_CFG_SLV_CORE_SYNC_REG	4802 603Ch	4862 603Ch
40h	32	ICSSM_PR1_CFG_SLV_SA_MX_REG	4802 6040h	4862 6040h
44h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG	4802 6044h	4862 6044h
48h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0	4802 6048h	4862 6048h
4Ch	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0	4802 604Ch	4862 604Ch
50h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1	4802 6050h	4862 6050h
54h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1	4802 6054h	4862 6054h
58h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2	4802 6058h	4862 6058h
5Ch	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2	4802 605Ch	4862 605Ch
60h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3	4802 6060h	4862 6060h
64h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3	4802 6064h	4862 6064h
68h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4	4802 6068h	4862 6068h
6Ch	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4	4802 606Ch	4862 606Ch
70h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5	4802 6070h	4862 6070h
74h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5	4802 6074h	4862 6074h
78h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6	4802 6078h	4862 6078h
7Ch	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6	4802 607Ch	4862 607Ch
80h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7	4802 6080h	4862 6080h
84h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7	4802 6084h	4862 6084h
88h	32	ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8	4802 6088h	4862 6088h
8Ch	32	ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8	4802 608Ch	4862 608Ch

Table 4-1571. ICSSM_PR1_CFG_SLV Registers, Base Address=4802 6000h, Length=512 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
90h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG	4802 6090h	4862 6090h
94h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0	4802 6094h	4862 6094h
98h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0	4802 6098h	4862 6098h
9Ch	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1	4802 609Ch	4862 609Ch
A0h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1	4802 60A0h	4862 60A0h
A4h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2	4802 60A4h	4862 60A4h
A8h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2	4802 60A8h	4862 60A8h
ACh	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3	4802 60ACh	4862 60ACh
B0h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3	4802 60B0h	4862 60B0h
B4h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4	4802 60B4h	4862 60B4h
B8h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4	4802 60B8h	4862 60B8h
BCh	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5	4802 60BCh	4862 60BCh
C0h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5	4802 60C0h	4862 60C0h
C4h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6	4802 60C4h	4862 60C4h
C8h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6	4802 60C8h	4862 60C8h
CCh	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7	4802 60CCh	4862 60CCh
D0h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7	4802 60D0h	4862 60D0h
D4h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8	4802 60D4h	4862 60D4h
D8h	32	ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8	4802 60D8h	4862 60D8h
E0h	32	ICSSM_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG	4802 60E0h	4862 60E0h
E4h	32	ICSSM_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG	4802 60E4h	4862 60E4h
E8h	32	ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG	4802 60E8h	4862 60E8h
ECh	32	ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG	4802 60ECh	4862 60ECh
F0h	32	ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG	4802 60F0h	4862 60F0h
F4h	32	ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG	4802 60F4h	4862 60F4h
F8h	32	ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG	4802 60F8h	4862 60F8h
FCh	32	ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG	4802 60FCh	4862 60FCh

Table 4-1571. ICSSM_PR1_CFG_SLV Registers, Base Address=4802 6000h, Length=512 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
100h	32	ICSSM_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG	4802 6100h	4862 6100h
104h	32	ICSSM_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG	4802 6104h	4862 6104h
108h	32	ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG	4802 6108h	4862 6108h
10Ch	32	ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG	4802 610Ch	4862 610Ch
110h	32	ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG	4802 6110h	4862 6110h
114h	32	ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG	4802 6114h	4862 6114h
118h	32	ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG	4802 6118h	4862 6118h
11Ch	32	ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG	4802 611Ch	4862 611Ch
124h	32	ICSSM_PR1_CFG_SLV_RTU0_POKE_ENO_REG	4802 6124h	4862 6124h
12Ch	32	ICSSM_PR1_CFG_SLV_RTU1_POKE_ENO_REG	4802 612Ch	4862 612Ch
130h	32	ICSSM_PR1_CFG_SLV_PWM0	4802 6130h	4862 6130h
134h	32	ICSSM_PR1_CFG_SLV_PWM1	4802 6134h	4862 6134h
138h	32	ICSSM_PR1_CFG_SLV_PWM2	4802 6138h	4862 6138h
13Ch	32	ICSSM_PR1_CFG_SLV_PWM3	4802 613Ch	4862 613Ch
140h	32	ICSSM_PR1_CFG_SLV_PWM0_0	4802 6140h	4862 6140h
144h	32	ICSSM_PR1_CFG_SLV_PWM0_1	4802 6144h	4862 6144h
148h	32	ICSSM_PR1_CFG_SLV_PWM0_2	4802 6148h	4862 6148h
14Ch	32	ICSSM_PR1_CFG_SLV_PWM1_0	4802 614Ch	4862 614Ch
150h	32	ICSSM_PR1_CFG_SLV_PWM1_1	4802 6150h	4862 6150h
154h	32	ICSSM_PR1_CFG_SLV_PWM1_2	4802 6154h	4862 6154h
158h	32	ICSSM_PR1_CFG_SLV_PWM2_0	4802 6158h	4862 6158h
15Ch	32	ICSSM_PR1_CFG_SLV_PWM2_1	4802 615Ch	4862 615Ch
160h	32	ICSSM_PR1_CFG_SLV_PWM2_2	4802 6160h	4862 6160h
164h	32	ICSSM_PR1_CFG_SLV_PWM3_0	4802 6164h	4862 6164h
168h	32	ICSSM_PR1_CFG_SLV_PWM3_1	4802 6168h	4862 6168h
16Ch	32	ICSSM_PR1_CFG_SLV_PWM3_2	4802 616Ch	4862 616Ch
170h	32	ICSSM_PR1_CFG_SLV_SPIN_LOCK0	4802 6170h	4862 6170h
174h	32	ICSSM_PR1_CFG_SLV_SPIN_LOCK1	4802 6174h	4862 6174h
178h	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG0	4802 6178h	4862 6178h
17Ch	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT0	4802 617Ch	4862 617Ch
180h	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG1	4802 6180h	4862 6180h
184h	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT1	4802 6184h	4862 6184h
188h	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG2	4802 6188h	4862 6188h
18Ch	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT2	4802 618Ch	4862 618Ch
190h	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG3	4802 6190h	4862 6190h

Table 4-1571. ICSSM_PR1_CFG_SLV Registers, Base Address=4802 6000h, Length=512 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
194h	32	ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT3	4802 6194h	4862 6194h

Table 4-1572. ICSSM_PR1_ICSSS_UART_UART_SLV Registers, Base Address=4802 8000h, Length=64

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_RBR	4802 8000h	4862 8000h
4h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_IER	4802 8004h	4862 8004h
8h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_IIR	4802 8008h	4862 8008h
Ch	32	ICSSM_PR1_ICSSS_UART_UART_SLV_LCR	4802 800Ch	4862 800Ch
10h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_MCR	4802 8010h	4862 8010h
14h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_LSR	4802 8014h	4862 8014h
18h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_MSR	4802 8018h	4862 8018h
1Ch	32	ICSSM_PR1_ICSSS_UART_UART_SLV_SCR	4802 801Ch	4862 801Ch
20h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_DLL	4802 8020h	4862 8020h
24h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_DLH	4802 8024h	4862 8024h
28h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_REVID1	4802 8028h	4862 8028h
30h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_PWREMU_MGMT	4802 8030h	4862 8030h
34h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_MDR	4802 8034h	4862 8034h
0h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_THR	4802 8000h	4862 8000h
8h	32	ICSSM_PR1_ICSSS_UART_UART_SLV_FCR	4802 8008h	4862 8008h
2Ch	32	ICSSM_PR1_ICSSS_UART_UART_SLV_REVID2	4802 802Ch	4862 802Ch

Table 4-1573. ICSSM_PR1_IEP0_SLV Registers, Base Address=4802 E000h, Length=4096

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_IEP0_SLV_GLOBAL_CFG_REG	4802 E000h	4862 E000h
4h	32	ICSSM_PR1_IEP0_SLV_GLOBAL_STATUS_REG	4802 E004h	4862 E004h
8h	32	ICSSM_PR1_IEP0_SLV_COMPEN_REG	4802 E008h	4862 E008h
Ch	32	ICSSM_PR1_IEP0_SLV_SLOW_COMPEN_REG	4802 E00Ch	4862 E00Ch
10h	32	ICSSM_PR1_IEP0_SLV_COUNT_REG0	4802 E010h	4862 E010h
14h	32	ICSSM_PR1_IEP0_SLV_COUNT_REG1	4802 E014h	4862 E014h
18h	32	ICSSM_PR1_IEP0_SLV_CAP_CFG_REG	4802 E018h	4862 E018h
1Ch	32	ICSSM_PR1_IEP0_SLV_CAP_STATUS_REG	4802 E01Ch	4862 E01Ch

Table 4-1573. ICSSM_PR1_IEP0_SLV Registers, Base Address=4802 E000h, Length=4096 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
20h	32	ICSSM_PR1_IEP0_SLV_CAPR0_REG0	4802 E020h	4862 E020h
24h	32	ICSSM_PR1_IEP0_SLV_CAPR0_REG1	4802 E024h	4862 E024h
28h	32	ICSSM_PR1_IEP0_SLV_CAPR1_REG0	4802 E028h	4862 E028h
2Ch	32	ICSSM_PR1_IEP0_SLV_CAPR1_REG1	4802 E02Ch	4862 E02Ch
30h	32	ICSSM_PR1_IEP0_SLV_CAPR2_REG0	4802 E030h	4862 E030h
34h	32	ICSSM_PR1_IEP0_SLV_CAPR2_REG1	4802 E034h	4862 E034h
38h	32	ICSSM_PR1_IEP0_SLV_CAPR3_REG0	4802 E038h	4862 E038h
3Ch	32	ICSSM_PR1_IEP0_SLV_CAPR3_REG1	4802 E03Ch	4862 E03Ch
40h	32	ICSSM_PR1_IEP0_SLV_CAPR4_REG0	4802 E040h	4862 E040h
44h	32	ICSSM_PR1_IEP0_SLV_CAPR4_REG1	4802 E044h	4862 E044h
48h	32	ICSSM_PR1_IEP0_SLV_CAPR5_REG0	4802 E048h	4862 E048h
4Ch	32	ICSSM_PR1_IEP0_SLV_CAPR5_REG1	4802 E04Ch	4862 E04Ch
50h	32	ICSSM_PR1_IEP0_SLV_CAPR6_REG0	4802 E050h	4862 E050h
54h	32	ICSSM_PR1_IEP0_SLV_CAPR6_REG1	4802 E054h	4862 E054h
58h	32	ICSSM_PR1_IEP0_SLV_CAPF6_REG0	4802 E058h	4862 E058h
5Ch	32	ICSSM_PR1_IEP0_SLV_CAPF6_REG1	4802 E05Ch	4862 E05Ch
60h	32	ICSSM_PR1_IEP0_SLV_CAPR7_REG0	4802 E060h	4862 E060h
64h	32	ICSSM_PR1_IEP0_SLV_CAPR7_REG1	4802 E064h	4862 E064h
68h	32	ICSSM_PR1_IEP0_SLV_CAPF7_REG0	4802 E068h	4862 E068h
6Ch	32	ICSSM_PR1_IEP0_SLV_CAPF7_REG1	4802 E06Ch	4862 E06Ch
70h	32	ICSSM_PR1_IEP0_SLV_CMP_CFG_REG	4802 E070h	4862 E070h
74h	32	ICSSM_PR1_IEP0_SLV_CMP_STATUS_REG	4802 E074h	4862 E074h
78h	32	ICSSM_PR1_IEP0_SLV_CMP0_REG0	4802 E078h	4862 E078h
7Ch	32	ICSSM_PR1_IEP0_SLV_CMP0_REG1	4802 E07Ch	4862 E07Ch
80h	32	ICSSM_PR1_IEP0_SLV_CMP1_REG0	4802 E080h	4862 E080h
84h	32	ICSSM_PR1_IEP0_SLV_CMP1_REG1	4802 E084h	4862 E084h
88h	32	ICSSM_PR1_IEP0_SLV_CMP2_REG0	4802 E088h	4862 E088h
8Ch	32	ICSSM_PR1_IEP0_SLV_CMP2_REG1	4802 E08Ch	4862 E08Ch
90h	32	ICSSM_PR1_IEP0_SLV_CMP3_REG0	4802 E090h	4862 E090h
94h	32	ICSSM_PR1_IEP0_SLV_CMP3_REG1	4802 E094h	4862 E094h
98h	32	ICSSM_PR1_IEP0_SLV_CMP4_REG0	4802 E098h	4862 E098h
9Ch	32	ICSSM_PR1_IEP0_SLV_CMP4_REG1	4802 E09Ch	4862 E09Ch
A0h	32	ICSSM_PR1_IEP0_SLV_CMP5_REG0	4802 E0A0h	4862 E0A0h
A4h	32	ICSSM_PR1_IEP0_SLV_CMP5_REG1	4802 E0A4h	4862 E0A4h
A8h	32	ICSSM_PR1_IEP0_SLV_CMP6_REG0	4802 E0A8h	4862 E0A8h
ACh	32	ICSSM_PR1_IEP0_SLV_CMP6_REG1	4802 E0ACh	4862 E0ACh
B0h	32	ICSSM_PR1_IEP0_SLV_CMP7_REG0	4802 E0B0h	4862 E0B0h
B4h	32	ICSSM_PR1_IEP0_SLV_CMP7_REG1	4802 E0B4h	4862 E0B4h
B8h	32	ICSSM_PR1_IEP0_SLV_RXIPG0_REG	4802 E0B8h	4862 E0B8h
BCh	32	ICSSM_PR1_IEP0_SLV_RXIPG1_REG	4802 E0BCh	4862 E0BCh
C0h	32	ICSSM_PR1_IEP0_SLV_CMP8_REG0	4802 E0C0h	4862 E0C0h
C4h	32	ICSSM_PR1_IEP0_SLV_CMP8_REG1	4802 E0C4h	4862 E0C4h
C8h	32	ICSSM_PR1_IEP0_SLV_CMP9_REG0	4802 E0C8h	4862 E0C8h
CCh	32	ICSSM_PR1_IEP0_SLV_CMP9_REG1	4802 E0CCh	4862 E0CCh
D0h	32	ICSSM_PR1_IEP0_SLV_CMP10_REG0	4802 E0D0h	4862 E0D0h
D4h	32	ICSSM_PR1_IEP0_SLV_CMP10_REG1	4802 E0D4h	4862 E0D4h

Table 4-1573. ICSSM_PR1_IEP0_SLV Registers, Base Address=4802 E000h, Length=4096 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
D8h	32	ICSSM_PR1_IEP0_SLV_CMP11_REG0	4802 E0D8h	4862 E0D8h
DCh	32	ICSSM_PR1_IEP0_SLV_CMP11_REG1	4802 E0DCh	4862 E0DCh
E0h	32	ICSSM_PR1_IEP0_SLV_CMP12_REG0	4802 E0E0h	4862 E0E0h
E4h	32	ICSSM_PR1_IEP0_SLV_CMP12_REG1	4802 E0E4h	4862 E0E4h
E8h	32	ICSSM_PR1_IEP0_SLV_CMP13_REG0	4802 E0E8h	4862 E0E8h
ECh	32	ICSSM_PR1_IEP0_SLV_CMP13_REG1	4802 E0ECh	4862 E0ECh
F0h	32	ICSSM_PR1_IEP0_SLV_CMP14_REG0	4802 E0F0h	4862 E0F0h
F4h	32	ICSSM_PR1_IEP0_SLV_CMP14_REG1	4802 E0F4h	4862 E0F4h
F8h	32	ICSSM_PR1_IEP0_SLV_CMP15_REG0	4802 E0F8h	4862 E0F8h
FCh	32	ICSSM_PR1_IEP0_SLV_CMP15_REG1	4802 E0FCh	4862 E0FCh
100h	32	ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0	4802 E100h	4862 E100h
104h	32	ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1	4802 E104h	4862 E104h
108h	32	ICSSM_PR1_IEP0_SLV_PWM_REG	4802 E108h	4862 E108h
10Ch	32	ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG0	4802 E10Ch	4862 E10Ch
110h	32	ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG1	4802 E110h	4862 E110h
114h	32	ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG0	4802 E114h	4862 E114h
118h	32	ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG1	4802 E118h	4862 E118h
11Ch	32	ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG0	4802 E11Ch	4862 E11Ch
120h	32	ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG1	4802 E120h	4862 E120h
124h	32	ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG0	4802 E124h	4862 E124h
128h	32	ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG1	4802 E128h	4862 E128h
12Ch	32	ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG0	4802 E12Ch	4862 E12Ch
130h	32	ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG1	4802 E130h	4862 E130h
134h	32	ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG0	4802 E134h	4862 E134h
138h	32	ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG1	4802 E138h	4862 E138h
13Ch	32	ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG0	4802 E13Ch	4862 E13Ch
140h	32	ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG1	4802 E140h	4862 E140h
144h	32	ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG0	4802 E144h	4862 E144h
148h	32	ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG1	4802 E148h	4862 E148h
14Ch	32	ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG0	4802 E14Ch	4862 E14Ch
150h	32	ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG1	4802 E150h	4862 E150h
154h	32	ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG0	4802 E154h	4862 E154h
158h	32	ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG1	4802 E158h	4862 E158h
180h	32	ICSSM_PR1_IEP0_SLV_SYNC_CTRL_REG	4802 E180h	4862 E180h
184h	32	ICSSM_PR1_IEP0_SLV_SYNC_FIRST_START_REG	4802 E184h	4862 E184h
188h	32	ICSSM_PR1_IEP0_SLV_SYNC0_STAT_REG	4802 E188h	4862 E188h
18Ch	32	ICSSM_PR1_IEP0_SLV_SYNC1_STAT_REG	4802 E18Ch	4862 E18Ch
190h	32	ICSSM_PR1_IEP0_SLV_SYNC_PWIDTH_REG	4802 E190h	4862 E190h
194h	32	ICSSM_PR1_IEP0_SLV_SYNC0_PERIOD_REG	4802 E194h	4862 E194h
198h	32	ICSSM_PR1_IEP0_SLV_SYNC1_DELAY_REG	4802 E198h	4862 E198h

Table 4-1573. ICSSM_PR1_IEP0_SLV Registers, Base Address=4802 E000h, Length=4096 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
19Ch	32	ICSSM_PR1_IEP0_SLV_SYNC_START_REG	4802 E19Ch	4862 E19Ch
200h	32	ICSSM_PR1_IEP0_SLV_WD_PREDIV_REG	4802 E200h	4862 E200h
204h	32	ICSSM_PR1_IEP0_SLV_PDI_WD_TIM_REG	4802 E204h	4862 E204h
208h	32	ICSSM_PR1_IEP0_SLV_PD_WD_TIM_REG	4802 E208h	4862 E208h
20Ch	32	ICSSM_PR1_IEP0_SLV_WD_STATUS_REG	4802 E20Ch	4862 E20Ch
210h	32	ICSSM_PR1_IEP0_SLV_WD_EXP_CNT_REG	4802 E210h	4862 E210h
214h	32	ICSSM_PR1_IEP0_SLV_WD_CTRL_REG	4802 E214h	4862 E214h
300h	32	ICSSM_PR1_IEP0_SLV_DIGIO_CTRL_REG	4802 E300h	4862 E300h
304h	32	ICSSM_PR1_IEP0_SLV_DIGIO_STATUS_REG	4802 E304h	4862 E304h
308h	32	ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_REG	4802 E308h	4862 E308h
30Ch	32	ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG	4802 E30Ch	4862 E30Ch
310h	32	ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG	4802 E310h	4862 E310h
314h	32	ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG	4802 E314h	4862 E314h
318h	32	ICSSM_PR1_IEP0_SLV_DIGIO_EXP_REG	4802 E318h	4862 E318h

Table 4-1574. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV Registers, Base Address=4803 0000h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_TS_CNT	4803 0000h	4863 0000h
4h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS	4803 0004h	4863 0004h
8h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP1	4803 0008h	4863 0008h
Ch	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP2	4803 000Ch	4863 000Ch
10h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP3	4803 0010h	4863 0010h
14h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP4	4803 0014h	4863 0014h
28h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1	4803 0028h	4863 0028h
2Ch	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT	4803 002Ch	4863 002Ch
30h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR	4803 0030h	4863 0030h
34h	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFC	4803 0034h	4863 0034h
5Ch	32	ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_EVID1	4803 005Ch	4863 005Ch

Table 4-1575. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG Registers, Base Address=4803 2000h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R XCFG0	4803 2000h	4863 2000h
4h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R XCFG1	4803 2004h	4863 2004h
10h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T XCFG0	4803 2010h	4863 2010h
14h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T XCFG1	4803 2014h	4863 2014h
20h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T X_CRC0	4803 2020h	4863 2020h
24h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T X_CRC1	4803 2024h	4863 2024h
30h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T X_IPG0	4803 2030h	4863 2030h
34h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T X_IPG1	4803 2034h	4863 2034h
38h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_P RS0	4803 2038h	4863 2038h
3Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_P RS1	4803 203Ch	4863 203Ch
40h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_FRMS0	4803 2040h	4863 2040h
44h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_FRMS1	4803 2044h	4863 2044h
48h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_PCNT0	4803 2048h	4863 2048h
4Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_PCNT1	4803 204Ch	4863 204Ch
50h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_ERR0	4803 2050h	4863 2050h
54h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_ERR1	4803 2054h	4863 2054h
60h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_FIFO_LEVEL0	4803 2060h	4863 2060h
64h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_R X_FIFO_LEVEL1	4803 2064h	4863 2064h
68h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T X_FIFO_LEVEL0	4803 2068h	4863 2068h
6Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_T X_FIFO_LEVEL1	4803 206Ch	4863 206Ch

Table 4-1576. ICSSM_PR1_MDIO_V1P7_MDIO Registers, Base Address=4803 2400h, Length=256

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_MDIO_V1P7_MDIO_MDIO_V ERSION_REG	4803 2400h	4863 2400h
4h	32	ICSSM_PR1_MDIO_V1P7_MDIO_CONTRO L_REG	4803 2404h	4863 2404h
8h	32	ICSSM_PR1_MDIO_V1P7_MDIO_ALIVE_R EG	4803 2408h	4863 2408h
Ch	32	ICSSM_PR1_MDIO_V1P7_MDIO_LINK_RE G	4803 240Ch	4863 240Ch
10h	32	ICSSM_PR1_MDIO_V1P7_MDIO_LINK_IN T_RAW_REG	4803 2410h	4863 2410h

**Table 4-1576. ICSSM_PR1_MDIO_V1P7_MDIO Registers, Base Address=4803 2400h, Length=256
(continued)**

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
14h	32	ICSSM_PR1_MDIO_V1P7_MDIO_LINK_IN T_MASKED_REG	4803 2414h	4863 2414h
18h	32	ICSSM_PR1_MDIO_V1P7_MDIO_LINK_IN T_MASK_SET_REG	4803 2418h	4863 2418h
1Ch	32	ICSSM_PR1_MDIO_V1P7_MDIO_LINK_IN T_MASK_CLEAR_REG	4803 241Ch	4863 241Ch
20h	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_IN T_RAW_REG	4803 2420h	4863 2420h
24h	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_IN T_MASKED_REG	4803 2424h	4863 2424h
28h	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_IN T_MASK_SET_REG	4803 2428h	4863 2428h
2Ch	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_IN T_MASK_CLEAR_REG	4803 242Ch	4863 242Ch
30h	32	ICSSM_PR1_MDIO_V1P7_MDIO_MANUAL _IF_REG	4803 2430h	4863 2430h
34h	32	ICSSM_PR1_MDIO_V1P7_MDIO_POLL_R EG	4803 2434h	4863 2434h
38h	32	ICSSM_PR1_MDIO_V1P7_MDIO_POLL_E N_REG	4803 2438h	4863 2438h
3Ch	32	ICSSM_PR1_MDIO_V1P7_MDIO_CLAUS4 5_REG	4803 243Ch	4863 243Ch
40h	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_A DDR0_REG	4803 2440h	4863 2440h
44h	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_A DDR1_REG	4803 2444h	4863 2444h
0h	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_G ROUP_USER_ACCESS_REG_J	4803 2400h + formula	4863 2400h + formula
4h	32	ICSSM_PR1_MDIO_V1P7_MDIO_USER_G ROUP_USER_PHY_SEL_REG_J	4803 2404h + formula	4863 2404h + formula

**Table 4-1577. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G Registers, Base Address=4803 3000h,
Length=4096**

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_ICSS_G_CFG	4803 3000h	4863 3000h
4h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_PREEMPT_CFG	4803 3004h	4863 3004h
8h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_SMDT1S_CFG	4803 3008h	4863 3008h
Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_SMDT1C_CFG	4803 300Ch	4863 300Ch
10h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_POOL_PTR_CFG	4803 3010h	4863 3010h
14h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_TX_EARLY_EOF	4803 3014h	4863 3014h
18h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_FRAG_CNT_CFG	4803 3018h	4863 3018h
D00h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_QUEUE0	4803 3D00h	4863 3D00h
D04h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG _REGS_G_QUEUE1	4803 3D04h	4863 3D04h

Table 4-1577. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G Registers, Base Address=4803 3000h, Length=4096 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
D08h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2	4803 3D08h	4863 3D08h
D0Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3	4803 3D0Ch	4863 3D0Ch
D10h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4	4803 3D10h	4863 3D10h
D14h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5	4803 3D14h	4863 3D14h
D18h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6	4803 3D18h	4863 3D18h
D1Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7	4803 3D1Ch	4863 3D1Ch
D20h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8	4803 3D20h	4863 3D20h
D24h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9	4803 3D24h	4863 3D24h
D28h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10	4803 3D28h	4863 3D28h
D2Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11	4803 3D2Ch	4863 3D2Ch
D30h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12	4803 3D30h	4863 3D30h
D34h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13	4803 3D34h	4863 3D34h
D38h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14	4803 3D38h	4863 3D38h
D3Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15	4803 3D3Ch	4863 3D3Ch
D40h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16	4803 3D40h	4863 3D40h
D44h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17	4803 3D44h	4863 3D44h
D48h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18	4803 3D48h	4863 3D48h
D4Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19	4803 3D4Ch	4863 3D4Ch
D50h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20	4803 3D50h	4863 3D50h
D54h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21	4803 3D54h	4863 3D54h
D58h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22	4803 3D58h	4863 3D58h
D5Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23	4803 3D5Ch	4863 3D5Ch
D60h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24	4803 3D60h	4863 3D60h
D64h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25	4803 3D64h	4863 3D64h
D68h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26	4803 3D68h	4863 3D68h
D6Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27	4803 3D6Ch	4863 3D6Ch
D70h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28	4803 3D70h	4863 3D70h

Table 4-1577. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G Registers, Base Address=4803 3000h, Length=4096 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
D74h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29	4803 3D74h	4863 3D74h
D78h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30	4803 3D78h	4863 3D78h
D7Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31	4803 3D7Ch	4863 3D7Ch
E00h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0	4803 3E00h	4863 3E00h
E04h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1	4803 3E04h	4863 3E04h
E08h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2	4803 3E08h	4863 3E08h
E0Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3	4803 3E0Ch	4863 3E0Ch
E10h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4	4803 3E10h	4863 3E10h
E14h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5	4803 3E14h	4863 3E14h
E18h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6	4803 3E18h	4863 3E18h
E1Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7	4803 3E1Ch	4863 3E1Ch
E20h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8	4803 3E20h	4863 3E20h
E24h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9	4803 3E24h	4863 3E24h
E28h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10	4803 3E28h	4863 3E28h
E2Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11	4803 3E2Ch	4863 3E2Ch
E30h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12	4803 3E30h	4863 3E30h
E34h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13	4803 3E34h	4863 3E34h
E38h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14	4803 3E38h	4863 3E38h
E3Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15	4803 3E3Ch	4863 3E3Ch
E40h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0	4803 3E40h	4863 3E40h
E44h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1	4803 3E44h	4863 3E44h
E48h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2	4803 3E48h	4863 3E48h
E4Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3	4803 3E4Ch	4863 3E4Ch
E50h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4	4803 3E50h	4863 3E50h
E54h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5	4803 3E54h	4863 3E54h
E58h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6	4803 3E58h	4863 3E58h
E5Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7	4803 3E5Ch	4863 3E5Ch

Table 4-1577. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G Registers, Base Address=4803 3000h, Length=4096 (continued)

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
E60h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8	4803 3E60h	4863 3E60h
E64h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9	4803 3E64h	4863 3E64h
E68h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10	4803 3E68h	4863 3E68h
E6Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11	4803 3E6Ch	4863 3E6Ch
E70h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12	4803 3E70h	4863 3E70h
E74h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13	4803 3E74h	4863 3E74h
E78h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14	4803 3E78h	4863 3E78h
E7Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15	4803 3E7Ch	4863 3E7Ch
E80h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16	4803 3E80h	4863 3E80h
E84h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17	4803 3E84h	4863 3E84h
E88h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18	4803 3E88h	4863 3E88h
E8Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19	4803 3E8Ch	4863 3E8Ch
E90h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20	4803 3E90h	4863 3E90h
E94h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21	4803 3E94h	4863 3E94h
E98h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22	4803 3E98h	4863 3E98h
E9Ch	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23	4803 3E9Ch	4863 3E9Ch
EA0h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24	4803 3EA0h	4863 3EA0h
EA4h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25	4803 3EA4h	4863 3EA4h
EA8h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26	4803 3EA8h	4863 3EA8h
EACH	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27	4803 3EACH	4863 3EACH
EB0h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28	4803 3EB0h	4863 3EB0h
EB4h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29	4803 3EB4h	4863 3EB4h
EB8h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30	4803 3EB8h	4863 3EB8h
EBCh	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31	4803 3EBCh	4863 3EBCh
F40h	32	ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET	4803 3F40h	4863 3F40h

Table 4-1578. ICSSM_PR1_PDSP0_IRAM_RAM Registers, Base Address=4803 4000h, Length=16384

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_PDSP0_IRAM_RAM_IRAM	4803 4000h	4863 4000h

Table 4-1579. ICSSM_PR1_PDSP1_IRAM_RAM Registers, Base Address=4803 8000h, Length=16384

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ICSSM_PR1_PDSP1_IRAM_RAM_IRAM	4803 8000h	4863 8000h

Table 4-1580. ECC_AGGR Registers, Base Address=4810 0000h, Length=1024

Offset	Length	Register Name	ICSSM0 Physical Address	ICSSM1 Physical Address
0h	32	ECC_AGGR_REV	4810 0000h	4870 0000h
8h	32	ECC_AGGR_VECTOR	4810 0008h	4870 0008h
Ch	32	ECC_AGGR_STAT	4810 000Ch	4870 000Ch
10h	32	ECC_AGGR_RESERVED_SVBUS_J	4810 0010h + formula	4870 0010h + formula
3Ch	32	ECC_AGGR_SEC_EOI_REG	4810 003Ch	4870 003Ch
40h	32	ECC_AGGR_SEC_STATUS_REG0	4810 0040h	4870 0040h
80h	32	ECC_AGGR_SEC_ENABLE_SET_REG0	4810 0080h	4870 0080h
C0h	32	ECC_AGGR_SEC_ENABLE_CLR_REG0	4810 00C0h	4870 00C0h
13Ch	32	ECC_AGGR_DED_EOI_REG	4810 013Ch	4870 013Ch
140h	32	ECC_AGGR_DED_STATUS_REG0	4810 0140h	4870 0140h
180h	32	ECC_AGGR_DED_ENABLE_SET_REG0	4810 0180h	4870 0180h
1C0h	32	ECC_AGGR_DED_ENABLE_CLR_REG0	4810 01C0h	4870 01C0h
200h	32	ECC_AGGR_AGGR_ENABLE_SET	4810 0200h	4870 0200h
204h	32	ECC_AGGR_AGGR_ENABLE_CLR	4810 0204h	4870 0204h
208h	32	ECC_AGGR_AGGR_STATUS_SET	4810 0208h	4870 0208h
20Ch	32	ECC_AGGR_AGGR_STATUS_CLR	4810 020Ch	4870 020Ch

4.5.2 ICSSM Registers

ICSSM Registers

4.5.2.1 ICSSM_DRAM0_SLV_RAM_RAM_REG_J Register

4.5.2.1.1 ICSSM_DRAM0_SLV_RAM_RAM_REG_J Register (Offset = 0h) [reset = 0h]

The RAM memory words provide memory mapped random access data storage.

Return to [Summary Table](#)

Table 4-1581. Instance Table

Instance Name	Physical Address
ICSSM0	4800 0000h + formula
ICSSM1	4860 0000h + formula

Figure 4-766. ICSSM_DRAM0_SLV_RAM_RAM_REG_J Name Register

31	30	29	28	27	26	25	24
BYTE3							
R/W							
0h							
23	22	21	20	19	18	17	16
BYTE2							
R/W							
0h							
15	14	13	12	11	10	9	8
BYTE1							
R/W							
0h							
7	6	5	4	3	2	1	0
BYTE0							
R/W							
0h							

Table 4-1582. ICSSM_DRAM0_SLV_RAM_RAM_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	BYTE3	R/W	0h	This is the MS byte
23:16	BYTE2	R/W	0h	This is the UM byte
15:8	BYTE1	R/W	0h	This is the LM byte
7:0	BYTE0	R/W	0h	This is the LS byte

4.5.2.2 ICSSM_DRAM1_SLV_RAM_RAM_REG_J Register

4.5.2.2.1 ICSSM_DRAM1_SLV_RAM_RAM_REG_J Register (Offset = 0h) [reset = 0h]

The RAM memory words provide memory mapped random access data storage.

Return to [Summary Table](#)

Table 4-1583. Instance Table

Instance Name	Physical Address
ICSSM0	4800 2000h + formula
ICSSM1	4860 2000h + formula

Figure 4-767. ICSSM_DRAM1_SLV_RAM_RAM_REG_J Name Register

31	30	29	28	27	26	25	24
BYTE3							
R/W							
0h							
23	22	21	20	19	18	17	16
BYTE2							
R/W							
0h							
15	14	13	12	11	10	9	8
BYTE1							
R/W							
0h							
7	6	5	4	3	2	1	0
BYTE0							
R/W							
0h							

Table 4-1584. ICSSM_DRAM1_SLV_RAM_RAM_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	BYTE3	R/W	0h	This is the MS byte
23:16	BYTE2	R/W	0h	This is the UM byte
15:8	BYTE1	R/W	0h	This is the LM byte
7:0	BYTE0	R/W	0h	This is the LS byte

4.5.2.3 RAT_PID Register

4.5.2.3.1 RAT_PID Register (Offset = 0h) [reset = 66803100h]

The Revision Register contains the major and minor revisions for the module.

Return to [Summary Table](#)

Table 4-1585. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9000h
ICSSM1	4860 9000h

Figure 4-768. RAT_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNC			
R		R		R			
1h		2h		680h			
23	22	21	20	19	18	17	16
FUNC							
R							
680h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
6h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-1586. RAT_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	FUNC	R	680h	Module ID
15:11	RTL	R	6h	RTL revision. Will vary depending on release.
10:8	MAJOR	R	1h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	0h	Minor revision

4.5.2.4 RAT_CONFIG Register

4.5.2.4.1 RAT_CONFIG Register (Offset = 4h) [reset = 240106h]

The Config Register contains the configuration values for the module.

Return to [Summary Table](#)

Table 4-1587. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9004h
ICSSM1	4860 9004h

Figure 4-769. RAT_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
ADDR_WIDTH							
R							
24h							
15	14	13	12	11	10	9	8
ADDRS							
R							
1h							
7	6	5	4	3	2	1	0
REGIONS							
R							
6h							

Table 4-1588. RAT_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	ADDR_WIDTH	R	24h	Number of address bits
15:8	ADDRS	R	1h	Number of addresses
7:0	REGIONS	R	6h	Number of regions

4.5.2.5 RAT_DESTINATION_ID Register

4.5.2.5.1 RAT_DESTINATION_ID Register (Offset = 804h) [reset = 0h]

The Destination ID Register defines the destination ID value for error messages.

Return to [Summary Table](#)

Table 4-1589. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9804h
ICSSM1	4860 9804h

Figure 4-770. RAT_DESTINATION_ID Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DEST_ID							
R/W							
0h							

Table 4-1590. RAT_DESTINATION_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	DEST_ID	R/W	0h	The destination ID.

4.5.2.6 RAT_EXCEPTION_LOGGING_CONTROL Register

4.5.2.6.1 RAT_EXCEPTION_LOGGING_CONTROL Register (Offset = 820h) [reset = 0h]

The Exception Logging Control Register controls the exception logging.

Return to [Summary Table](#)

Table 4-1591. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9820h
ICSSM1	4860 9820h

Figure 4-771. RAT_EXCEPTION_LOGGING_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						DISABLE_INTR	DISABLE_F
NONE						R/W	R/W
0h						0h	0h

Table 4-1592. RAT_EXCEPTION_LOGGING_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	DISABLE_INTR	R/W	0h	Disables logging interrupt when set.
0	DISABLE_F	R/W	0h	Disables logging when set.

4.5.2.7 RAT_EXCEPTION_LOGGING_HEADER0 Register

4.5.2.7.1 RAT_EXCEPTION_LOGGING_HEADER0 Register (Offset = 824h) [reset = 0h]

The Exception Logging Header 0 Register contains the first word of the header.

Return to [Summary Table](#)

Table 4-1593. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9824h
ICSSM1	4860 9824h

Figure 4-772. RAT_EXCEPTION_LOGGING_HEADER0 Name Register

31	30	29	28	27	26	25	24
TYPE_F							
R							
0h							
23	22	21	20	19	18	17	16
SRC_ID							
R							
0h							
15	14	13	12	11	10	9	8
SRC_ID							
R							
0h							
7	6	5	4	3	2	1	0
DEST_ID							
R							
0h							

Table 4-1594. RAT_EXCEPTION_LOGGING_HEADER0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	TYPE_F	R	0h	Type. 4 = RAT.
23:8	SRC_ID	R	0h	Source ID.
7:0	DEST_ID	R	0h	Destination ID.

4.5.2.8 RAT_EXCEPTION_LOGGING_HEADER1 Register

4.5.2.8.1 RAT_EXCEPTION_LOGGING_HEADER1 Register (Offset = 828h) [reset = 0h]

The Exception Logging Header 1 Register contains the second word of the header.

Return to [Summary Table](#)

Table 4-1595. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9828h
ICSSM1	4860 9828h

Figure 4-773. RAT_EXCEPTION_LOGGING_HEADER1 Name Register

31	30	29	28	27	26	25	24
GROUP							
R							
0h							
23	22	21	20	19	18	17	16
CODE							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1596. RAT_EXCEPTION_LOGGING_HEADER1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	GROUP	R	0h	Group.
23:16	CODE	R	0h	Code. 1 = Boundary crossing error.
15:0	RESERVED	NONE	0h	Reserved

4.5.2.9 RAT_EXCEPTION_LOGGING_DATA0 Register

4.5.2.9.1 RAT_EXCEPTION_LOGGING_DATA0 Register (Offset = 82Ch) [reset = 0h]

The Exception Logging Data 0 Register contains the first word of the data.

Return to [Summary Table](#)

Table 4-1597. Instance Table

Instance Name	Physical Address
ICSSM0	4800 982Ch
ICSSM1	4860 982Ch

Figure 4-774. RAT_EXCEPTION_LOGGING_DATA0 Name Register

31	30	29	28	27	26	25	24
ADDR_L							
R							
0h							
23	22	21	20	19	18	17	16
ADDR_L							
R							
0h							
15	14	13	12	11	10	9	8
ADDR_L							
R							
0h							
7	6	5	4	3	2	1	0
ADDR_L							
R							
0h							

Table 4-1598. RAT_EXCEPTION_LOGGING_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_L	R	0h	Address lower 32 bits.

4.5.2.10 RAT_EXCEPTION_LOGGING_DATA1 Register

4.5.2.10.1 RAT_EXCEPTION_LOGGING_DATA1 Register (Offset = 830h) [reset = 0h]

The Exception Logging Data 1 Register contains the second word of the data.

Return to [Summary Table](#)

Table 4-1599. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9830h
ICSSM1	4860 9830h

Figure 4-775. RAT_EXCEPTION_LOGGING_DATA1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
ADDR_H							
R							
0h							
7	6	5	4	3	2	1	0
ADDR_H							
R							
0h							

Table 4-1600. RAT_EXCEPTION_LOGGING_DATA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	ADDR_H	R	0h	Address upper 12 bits.

4.5.2.11 RAT_EXCEPTION_LOGGING_DATA2 Register

4.5.2.11.1 RAT_EXCEPTION_LOGGING_DATA2 Register (Offset = 834h) [reset = 0h]

The Exception Logging Data 2 Register contains the third word of the data.

Return to [Summary Table](#)

Table 4-1601. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9834h
ICSSM1	4860 9834h

Figure 4-776. RAT_EXCEPTION_LOGGING_DATA2 Name Register

31	30	29	28	27	26	25	24
RESERVED				ROUTEID			
NONE				R			
0h				0h			
23	22	21	20	19	18	17	16
ROUTEID							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED		WRITE	READ	DEBUG	CACHEABLE	PRIV	SECURE
NONE		R	R	R	R	R	R
0h		0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PRIV_ID							
R							
0h							

Table 4-1602. RAT_EXCEPTION_LOGGING_DATA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:16	ROUTEID	R	0h	Route ID.
15:14	RESERVED	NONE	0h	Reserved
13	WRITE	R	0h	Write.
12	READ	R	0h	Read.
11	DEBUG	R	0h	Debug.
10	CACHEABLE	R	0h	Cacheable.
9	PRIV	R	0h	Priv.
8	SECURE	R	0h	Secure.
7:0	PRIV_ID	R	0h	Priv ID.

4.5.2.12 RAT_EXCEPTION_LOGGING_DATA3 Register

4.5.2.12.1 RAT_EXCEPTION_LOGGING_DATA3 Register (Offset = 838h) [reset = 0h]

The Exception Logging Data 3 Register contains the fourth word of the data. Reading this register will clear the error pending bit.

Return to [Summary Table](#)

Table 4-1603. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9838h
ICSSM1	4860 9838h

Figure 4-777. RAT_EXCEPTION_LOGGING_DATA3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						BYTECNT	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
BYTECNT							
R							
0h							

Table 4-1604. RAT_EXCEPTION_LOGGING_DATA3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	BYTECNT	R	0h	Byte count.

4.5.2.13 RAT_EXCEPTION_PEND_SET Register

4.5.2.13.1 RAT_EXCEPTION_PEND_SET Register (Offset = 840h) [reset = 0h]

The Exception Logging Interrupt Pending Set Register allows to set the pend signal.

Return to [Summary Table](#)

Table 4-1605. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9840h
ICSSM1	4860 9840h

Figure 4-778. RAT_EXCEPTION_PEND_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							PEND_SET
NONE							R/W1TS
0h							0h

Table 4-1606. RAT_EXCEPTION_PEND_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PEND_SET	R/W1TS	0h	Write a 1 to set the exception pend signal.

4.5.2.14 RAT_EXCEPTION_PEND_CLEAR Register

4.5.2.14.1 RAT_EXCEPTION_PEND_CLEAR Register (Offset = 844h) [reset = 0h]

The Exception Logging Interrupt Pending Clear Register allows to clear the pend signal.

Return to [Summary Table](#)

Table 4-1607. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9844h
ICSSM1	4860 9844h

Figure 4-779. RAT_EXCEPTION_PEND_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							PEND_CLR
NONE							R/W1TC
0h							0h

Table 4-1608. RAT_EXCEPTION_PEND_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PEND_CLR	R/W1TC	0h	Write a 1 to clear the exception pend signal.

4.5.2.15 RAT_EXCEPTION_ENABLE_SET Register

4.5.2.15.1 RAT_EXCEPTION_ENABLE_SET Register (Offset = 848h) [reset = 0h]

The Exception Logging Interrupt Enable Set Register allows to set the interrupt enable signal.

Return to [Summary Table](#)

Table 4-1609. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9848h
ICSSM1	4860 9848h

Figure 4-780. RAT_EXCEPTION_ENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE_SET
NONE							R/W1TS
0h							0h

Table 4-1610. RAT_EXCEPTION_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	ENABLE_SET	R/W1TS	0h	Write a 1 to set the exception interrupt enable signal.

4.5.2.16 RAT_EXCEPTION_ENABLE_CLEAR Register

4.5.2.16.1 RAT_EXCEPTION_ENABLE_CLEAR Register (Offset = 84Ch) [reset = 0h]

The Exception Logging Interrupt Enable Clear Register allows to clear the interrupt enable signal.

Return to [Summary Table](#)

Table 4-1611. Instance Table

Instance Name	Physical Address
ICSSM0	4800 984Ch
ICSSM1	4860 984Ch

Figure 4-781. RAT_EXCEPTION_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE_CLR
NONE							R/W1TC
0h							0h

Table 4-1612. RAT_EXCEPTION_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	ENABLE_CLR	R/W1TC	0h	Write a 1 to clear the exception interrupt enable signal.

4.5.2.17 RAT_EOI_REG Register

4.5.2.17.1 RAT_EOI_REG Register (Offset = 850h) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 4-1613. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9850h
ICSSM1	4860 9850h

Figure 4-782. RAT_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
EOI_WR							
R/W							
0h							
7	6	5	4	3	2	1	0
EOI_WR							
R/W							
0h							

Table 4-1614. RAT_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	EOI_WR	R/W	0h	EOI Register

4.5.2.18 RAT_REGION_CTRL_J Register

4.5.2.18.1 RAT_REGION_CTRL_J Register (Offset = 0h) [reset = 0h]

The Control for Region a

Return to [Summary Table](#)

Table 4-1615. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9000h + formula
ICSSM1	4860 9000h + formula

Figure 4-783. RAT_REGION_CTRL_J Name Register

31	30	29	28	27	26	25	24
EN	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		SIZE					
NONE		R/W					
0h		0h					

Table 4-1616. RAT_REGION_CTRL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EN	R/W	0h	Enable for the Region
30:6	RESERVED	NONE	0h	Reserved
5:0	SIZE	R/W	0h	Size of the Region in Address Bits. 0 = 1 byte, 1 = 2B, 2 = 4B, 3 = 8B, etc. up to 32 = 4GB.

4.5.2.19 RAT_REGION_BASE_J Register

4.5.2.19.1 RAT_REGION_BASE_J Register (Offset = 4h) [reset = 0h]

The Base Address for Region a. This is the source address for matching to a region.

Return to [Summary Table](#)

Table 4-1617. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9004h + formula
ICSSM1	4860 9004h + formula

Figure 4-784. RAT_REGION_BASE_J Name Register

31	30	29	28	27	26	25	24
BASE							
R/W							
0h							
23	22	21	20	19	18	17	16
BASE							
R/W							
0h							
15	14	13	12	11	10	9	8
BASE							
R/W							
0h							
7	6	5	4	3	2	1	0
BASE							
R/W							
0h							

Table 4-1618. RAT_REGION_BASE_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BASE	R/W	0h	Base Address for the Region. It must be aligned to the programmed size.

4.5.2.20 RAT_REGION_TRANS_L_J Register

4.5.2.20.1 RAT_REGION_TRANS_L_J Register (Offset = 8h) [reset = 0h]

The Translated Lower Address Bits for Region a

Return to [Summary Table](#)

Table 4-1619. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9008h + formula
ICSSM1	4860 9008h + formula

Figure 4-785. RAT_REGION_TRANS_L_J Name Register

31	30	29	28	27	26	25	24
LOWER							
R/W							
0h							
23	22	21	20	19	18	17	16
LOWER							
R/W							
0h							
15	14	13	12	11	10	9	8
LOWER							
R/W							
0h							
7	6	5	4	3	2	1	0
LOWER							
R/W							
0h							

Table 4-1620. RAT_REGION_TRANS_L_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOWER	R/W	0h	Translated Lower Address Bits for the Region. It must be aligned to the programmed size.

4.5.2.21 RAT_REGION_TRANS_U_J Register

4.5.2.21.1 RAT_REGION_TRANS_U_J Register (Offset = Ch) [reset = 0h]

The Translated Upper Address Bits for Region a

Return to [Summary Table](#)

Table 4-1621. Instance Table

Instance Name	Physical Address
ICSSM0	4800 900Ch + formula
ICSSM1	4860 900Ch + formula

Figure 4-786. RAT_REGION_TRANS_U_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UPPER			
NONE				R/W			
0h				0h			

Table 4-1622. RAT_REGION_TRANS_U_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	UPPER	R/W	0h	Translated Upper Address Bits for the Region

4.5.2.22 RAT_PID Register

4.5.2.22.1 RAT_PID Register (Offset = 0h) [reset = 66803100h]

The Revision Register contains the major and minor revisions for the module.

Return to [Summary Table](#)

Table 4-1623. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9000h
ICSSM1	4860 9000h

Figure 4-787. RAT_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNC			
R		R		R			
1h		2h		680h			
23	22	21	20	19	18	17	16
FUNC							
R							
680h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
6h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-1624. RAT_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	FUNC	R	680h	Module ID
15:11	RTL	R	6h	RTL revision. Will vary depending on release.
10:8	MAJOR	R	1h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	0h	Minor revision

4.5.2.23 RAT_CONFIG Register

4.5.2.23.1 RAT_CONFIG Register (Offset = 4h) [reset = 240106h]

The Config Register contains the configuration values for the module.

Return to [Summary Table](#)

Table 4-1625. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9004h
ICSSM1	4860 9004h

Figure 4-788. RAT_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
ADDR_WIDTH							
R							
24h							
15	14	13	12	11	10	9	8
ADDRS							
R							
1h							
7	6	5	4	3	2	1	0
REGIONS							
R							
6h							

Table 4-1626. RAT_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	ADDR_WIDTH	R	24h	Number of address bits
15:8	ADDRS	R	1h	Number of addresses
7:0	REGIONS	R	6h	Number of regions

4.5.2.24 RAT_DESTINATION_ID Register

4.5.2.24.1 RAT_DESTINATION_ID Register (Offset = 804h) [reset = 0h]

The Destination ID Register defines the destination ID value for error messages.

Return to [Summary Table](#)

Table 4-1627. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9804h
ICSSM1	4860 9804h

Figure 4-789. RAT_DESTINATION_ID Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DEST_ID							
R/W							
0h							

Table 4-1628. RAT_DESTINATION_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	DEST_ID	R/W	0h	The destination ID.

4.5.2.25 RAT_EXCEPTION_LOGGING_CONTROL Register

4.5.2.25.1 RAT_EXCEPTION_LOGGING_CONTROL Register (Offset = 820h) [reset = 0h]

The Exception Logging Control Register controls the exception logging.

Return to [Summary Table](#)

Table 4-1629. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9820h
ICSSM1	4860 9820h

Figure 4-790. RAT_EXCEPTION_LOGGING_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						DISABLE_INTR	DISABLE_F
NONE						R/W	R/W
0h						0h	0h

Table 4-1630. RAT_EXCEPTION_LOGGING_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	DISABLE_INTR	R/W	0h	Disables logging interrupt when set.
0	DISABLE_F	R/W	0h	Disables logging when set.

4.5.2.26 RAT_EXCEPTION_LOGGING_HEADER0 Register

4.5.2.26.1 RAT_EXCEPTION_LOGGING_HEADER0 Register (Offset = 824h) [reset = 0h]

The Exception Logging Header 0 Register contains the first word of the header.

Return to [Summary Table](#)

Table 4-1631. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9824h
ICSSM1	4860 9824h

Figure 4-791. RAT_EXCEPTION_LOGGING_HEADER0 Name Register

31	30	29	28	27	26	25	24
TYPE_F							
R							
0h							
23	22	21	20	19	18	17	16
SRC_ID							
R							
0h							
15	14	13	12	11	10	9	8
SRC_ID							
R							
0h							
7	6	5	4	3	2	1	0
DEST_ID							
R							
0h							

Table 4-1632. RAT_EXCEPTION_LOGGING_HEADER0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	TYPE_F	R	0h	Type. 4 = RAT.
23:8	SRC_ID	R	0h	Source ID.
7:0	DEST_ID	R	0h	Destination ID.

4.5.2.27 RAT_EXCEPTION_LOGGING_HEADER1 Register

4.5.2.27.1 RAT_EXCEPTION_LOGGING_HEADER1 Register (Offset = 828h) [reset = 0h]

The Exception Logging Header 1 Register contains the second word of the header.

Return to [Summary Table](#)

Table 4-1633. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9828h
ICSSM1	4860 9828h

Figure 4-792. RAT_EXCEPTION_LOGGING_HEADER1 Name Register

31	30	29	28	27	26	25	24
GROUP							
R							
0h							
23	22	21	20	19	18	17	16
CODE							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1634. RAT_EXCEPTION_LOGGING_HEADER1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	GROUP	R	0h	Group.
23:16	CODE	R	0h	Code. 1 = Boundary crossing error.
15:0	RESERVED	NONE	0h	Reserved

4.5.2.28 RAT_EXCEPTION_LOGGING_DATA0 Register

4.5.2.28.1 RAT_EXCEPTION_LOGGING_DATA0 Register (Offset = 82Ch) [reset = 0h]

The Exception Logging Data 0 Register contains the first word of the data.

Return to [Summary Table](#)

Table 4-1635. Instance Table

Instance Name	Physical Address
ICSSM0	4800 982Ch
ICSSM1	4860 982Ch

Figure 4-793. RAT_EXCEPTION_LOGGING_DATA0 Name Register

31	30	29	28	27	26	25	24
ADDR_L							
R							
0h							
23	22	21	20	19	18	17	16
ADDR_L							
R							
0h							
15	14	13	12	11	10	9	8
ADDR_L							
R							
0h							
7	6	5	4	3	2	1	0
ADDR_L							
R							
0h							

Table 4-1636. RAT_EXCEPTION_LOGGING_DATA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_L	R	0h	Address lower 32 bits.

4.5.2.29 RAT_EXCEPTION_LOGGING_DATA1 Register

4.5.2.29.1 RAT_EXCEPTION_LOGGING_DATA1 Register (Offset = 830h) [reset = 0h]

The Exception Logging Data 1 Register contains the second word of the data.

Return to [Summary Table](#)

Table 4-1637. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9830h
ICSSM1	4860 9830h

Figure 4-794. RAT_EXCEPTION_LOGGING_DATA1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
ADDR_H							
R							
0h							
7	6	5	4	3	2	1	0
ADDR_H							
R							
0h							

Table 4-1638. RAT_EXCEPTION_LOGGING_DATA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	ADDR_H	R	0h	Address upper 12 bits.

4.5.2.30 RAT_EXCEPTION_LOGGING_DATA2 Register

4.5.2.30.1 RAT_EXCEPTION_LOGGING_DATA2 Register (Offset = 834h) [reset = 0h]

The Exception Logging Data 2 Register contains the third word of the data.

Return to [Summary Table](#)

Table 4-1639. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9834h
ICSSM1	4860 9834h

Figure 4-795. RAT_EXCEPTION_LOGGING_DATA2 Name Register

31	30	29	28	27	26	25	24
RESERVED				ROUTEID			
NONE				R			
0h				0h			
23	22	21	20	19	18	17	16
ROUTEID							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED		WRITE	READ	DEBUG	CACHEABLE	PRIV	SECURE
NONE		R	R	R	R	R	R
0h		0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
PRIV_ID							
R							
0h							

Table 4-1640. RAT_EXCEPTION_LOGGING_DATA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:16	ROUTEID	R	0h	Route ID.
15:14	RESERVED	NONE	0h	Reserved
13	WRITE	R	0h	Write.
12	READ	R	0h	Read.
11	DEBUG	R	0h	Debug.
10	CACHEABLE	R	0h	Cacheable.
9	PRIV	R	0h	Priv.
8	SECURE	R	0h	Secure.
7:0	PRIV_ID	R	0h	Priv ID.

4.5.2.31 RAT_EXCEPTION_LOGGING_DATA3 Register

4.5.2.31.1 RAT_EXCEPTION_LOGGING_DATA3 Register (Offset = 838h) [reset = 0h]

The Exception Logging Data 3 Register contains the fourth word of the data. Reading this register will clear the error pending bit.

Return to [Summary Table](#)

Table 4-1641. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9838h
ICSSM1	4860 9838h

Figure 4-796. RAT_EXCEPTION_LOGGING_DATA3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						BYTECNT	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
BYTECNT							
R							
0h							

Table 4-1642. RAT_EXCEPTION_LOGGING_DATA3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	BYTECNT	R	0h	Byte count.

4.5.2.32 RAT_EXCEPTION_PEND_SET Register

4.5.2.32.1 RAT_EXCEPTION_PEND_SET Register (Offset = 840h) [reset = 0h]

The Exception Logging Interrupt Pending Set Register allows to set the pend signal.

Return to [Summary Table](#)

Table 4-1643. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9840h
ICSSM1	4860 9840h

Figure 4-797. RAT_EXCEPTION_PEND_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							PEND_SET
NONE							R/W1TS
0h							0h

Table 4-1644. RAT_EXCEPTION_PEND_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PEND_SET	R/W1TS	0h	Write a 1 to set the exception pend signal.

4.5.2.33 RAT_EXCEPTION_PEND_CLEAR Register

4.5.2.33.1 RAT_EXCEPTION_PEND_CLEAR Register (Offset = 844h) [reset = 0h]

The Exception Logging Interrupt Pending Clear Register allows to clear the pend signal.

Return to [Summary Table](#)

Table 4-1645. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9844h
ICSSM1	4860 9844h

Figure 4-798. RAT_EXCEPTION_PEND_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							PEND_CLR
NONE							R/W1TC
0h							0h

Table 4-1646. RAT_EXCEPTION_PEND_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	PEND_CLR	R/W1TC	0h	Write a 1 to clear the exception pend signal.

4.5.2.34 RAT_EXCEPTION_ENABLE_SET Register

4.5.2.34.1 RAT_EXCEPTION_ENABLE_SET Register (Offset = 848h) [reset = 0h]

The Exception Logging Interrupt Enable Set Register allows to set the interrupt enable signal.

Return to [Summary Table](#)

Table 4-1647. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9848h
ICSSM1	4860 9848h

Figure 4-799. RAT_EXCEPTION_ENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE_SET
NONE							R/W1TS
0h							0h

Table 4-1648. RAT_EXCEPTION_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	ENABLE_SET	R/W1TS	0h	Write a 1 to set the exception interrupt enable signal.

4.5.2.35 RAT_EXCEPTION_ENABLE_CLEAR Register

4.5.2.35.1 RAT_EXCEPTION_ENABLE_CLEAR Register (Offset = 84Ch) [reset = 0h]

The Exception Logging Interrupt Enable Clear Register allows to clear the interrupt enable signal.

Return to [Summary Table](#)

Table 4-1649. Instance Table

Instance Name	Physical Address
ICSSM0	4800 984Ch
ICSSM1	4860 984Ch

Figure 4-800. RAT_EXCEPTION_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE_CLR
NONE							R/W1TC
0h							0h

Table 4-1650. RAT_EXCEPTION_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	ENABLE_CLR	R/W1TC	0h	Write a 1 to clear the exception interrupt enable signal.

4.5.2.36 RAT_EOI_REG Register

4.5.2.36.1 RAT_EOI_REG Register (Offset = 850h) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 4-1651. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9850h
ICSSM1	4860 9850h

Figure 4-801. RAT_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
EOI_WR							
R/W							
0h							
7	6	5	4	3	2	1	0
EOI_WR							
R/W							
0h							

Table 4-1652. RAT_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	EOI_WR	R/W	0h	EOI Register

4.5.2.37 RAT_REGION_CTRL_J Register

4.5.2.37.1 RAT_REGION_CTRL_J Register (Offset = 0h) [reset = 0h]

The Control for Region a

Return to [Summary Table](#)

Table 4-1653. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9000h + formula
ICSSM1	4860 9000h + formula

Figure 4-802. RAT_REGION_CTRL_J Name Register

31	30	29	28	27	26	25	24
EN	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			SIZE				
NONE			R/W				
0h			0h				

Table 4-1654. RAT_REGION_CTRL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EN	R/W	0h	Enable for the Region
30:6	RESERVED	NONE	0h	Reserved
5:0	SIZE	R/W	0h	Size of the Region in Address Bits. 0 = 1 byte, 1 = 2B, 2 = 4B, 3 = 8B, etc. up to 32 = 4GB.

4.5.2.38 RAT_REGION_BASE_J Register

4.5.2.38.1 RAT_REGION_BASE_J Register (Offset = 4h) [reset = 0h]

The Base Address for Region a. This is the source address for matching to a region.

Return to [Summary Table](#)

Table 4-1655. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9004h + formula
ICSSM1	4860 9004h + formula

Figure 4-803. RAT_REGION_BASE_J Name Register

31	30	29	28	27	26	25	24
BASE							
R/W							
0h							
23	22	21	20	19	18	17	16
BASE							
R/W							
0h							
15	14	13	12	11	10	9	8
BASE							
R/W							
0h							
7	6	5	4	3	2	1	0
BASE							
R/W							
0h							

Table 4-1656. RAT_REGION_BASE_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BASE	R/W	0h	Base Address for the Region. It must be aligned to the programmed size.

4.5.2.39 RAT_REGION_TRANS_L_J Register

4.5.2.39.1 RAT_REGION_TRANS_L_J Register (Offset = 8h) [reset = 0h]

The Translated Lower Address Bits for Region a

Return to [Summary Table](#)

Table 4-1657. Instance Table

Instance Name	Physical Address
ICSSM0	4800 9008h + formula
ICSSM1	4860 9008h + formula

Figure 4-804. RAT_REGION_TRANS_L_J Name Register

31	30	29	28	27	26	25	24
LOWER							
R/W							
0h							
23	22	21	20	19	18	17	16
LOWER							
R/W							
0h							
15	14	13	12	11	10	9	8
LOWER							
R/W							
0h							
7	6	5	4	3	2	1	0
LOWER							
R/W							
0h							

Table 4-1658. RAT_REGION_TRANS_L_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOWER	R/W	0h	Translated Lower Address Bits for the Region. It must be aligned to the programmed size.

4.5.2.40 RAT_REGION_TRANS_U_J Register

4.5.2.40.1 RAT_REGION_TRANS_U_J Register (Offset = Ch) [reset = 0h]

The Translated Upper Address Bits for Region a

Return to [Summary Table](#)

Table 4-1659. Instance Table

Instance Name	Physical Address
ICSSM0	4800 900Ch + formula
ICSSM1	4860 900Ch + formula

Figure 4-805. RAT_REGION_TRANS_U_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UPPER			
NONE				R/W			
0h				0h			

Table 4-1660. RAT_REGION_TRANS_U_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	UPPER	R/W	0h	Translated Upper Address Bits for the Region

4.5.2.41 ICSSM_RAM_SLV_RAM_RAM_REG_J Register

4.5.2.41.1 ICSSM_RAM_SLV_RAM_RAM_REG_J Register (Offset = 0h) [reset = 0h]

The RAM memory words provide memory mapped random access data storage.

Return to [Summary Table](#)

Table 4-1661. Instance Table

Instance Name	Physical Address
ICSSM0	4801 0000h + formula
ICSSM1	4861 0000h + formula

Figure 4-806. ICSSM_RAM_SLV_RAM_RAM_REG_J Name Register

31	30	29	28	27	26	25	24
BYTE3							
R/W							
0h							
23	22	21	20	19	18	17	16
BYTE2							
R/W							
0h							
15	14	13	12	11	10	9	8
BYTE1							
R/W							
0h							
7	6	5	4	3	2	1	0
BYTE0							
R/W							
0h							

Table 4-1662. ICSSM_RAM_SLV_RAM_RAM_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	BYTE3	R/W	0h	This is the MS byte
23:16	BYTE2	R/W	0h	This is the UM byte
15:8	BYTE1	R/W	0h	This is the LM byte
7:0	BYTE0	R/W	0h	This is the LS byte

4.5.2.42 ICSSM_PR1_ICSS_INTC_INTC_SLV_REVISION_REG Register

4.5.2.42.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_REVISION_REG Register (Offset = 0h) [reset = 4E82A900h]

Revision Register

Return to [Summary Table](#)**Table 4-1663. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0000h
ICSSM1	4862 0000h

Figure 4-807. ICSSM_PR1_ICSS_INTC_INTC_SLV_REVISION_REG Name Register

31	30	29	28	27	26	25	24
REV_SCHEME		RESERVED		REV_MODULE			
R		NONE		R			
1h		0h		E82h			
23	22	21	20	19	18	17	16
REV_MODULE							
R							
E82h							
15	14	13	12	11	10	9	8
REV_RTL				REV_MAJOR			
R				R			
15h				1h			
7	6	5	4	3	2	1	0
REV_CUSTOM		REV_MINOR					
R		R					
0h		0h					

Table 4-1664. ICSSM_PR1_ICSS_INTC_INTC_SLV_REVISION_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	REV_SCHEME	R	1h	Scheme
29:28	RESERVED	NONE	0h	Reserved
27:16	REV_MODULE	R	E82h	Module ID
15:11	REV_RTL	R	15h	RTL revisions
10:8	REV_MAJOR	R	1h	Major revision
7:6	REV_CUSTOM	R	0h	Custom revision
5:0	REV_MINOR	R	0h	Minor revision

4.5.2.43 ICSSM_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG Register

4.5.2.43.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG Register (Offset = 4h) [reset = 0h]

Control Register

Return to [Summary Table](#)

Table 4-1665. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0004h
ICSSM1	4862 0004h

Figure 4-808. ICSSM_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			PRIORITY_HOLD_MODE	NEST_MODE		WAKEUP_MODE	RESERVED
NONE			R/W	R/W		R/W	NONE
0h			0h	0h		0h	0h

Table 4-1666. ICSSM_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	PRIORITY_HOLD_MODE	R/W	0h	Priority Holding Mode
3:2	NEST_MODE	R/W	0h	Nesting Mode
1	WAKEUP_MODE	R/W	0h	Wakeup mode enable
0	RESERVED	NONE	0h	Reserved

4.5.2.44 ICSSM_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG Register

4.5.2.44.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG Register (Offset = 10h) [reset = 0h]

Global Host Int Enable Register

Return to [Summary Table](#)**Table 4-1667. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0010h
ICSSM1	4862 0010h

Figure 4-809. ICSSM_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE_HINT_ANY
NONE							R/W
0h							0h

Table 4-1668. ICSSM_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	ENABLE_HINT_ANY	R/W	0h	Global Enable for all Host Ints

4.5.2.45 ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG Register

4.5.2.45.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG Register (Offset = 1Ch) [reset = 100h]

Global Nesting Level Register

Return to [Summary Table](#)

Table 4-1669. Instance Table

Instance Name	Physical Address
ICSSM0	4802 001Ch
ICSSM1	4862 001Ch

Figure 4-810. ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							GLB_NEST_LEVEL
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
GLB_NEST_LEVEL							
R/W							
100h							

Table 4-1670. ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	GLB_NEST_AUTO_OVR	W	0h	Global Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	GLB_NEST_LEVEL	R/W	100h	Global Nesting Level

4.5.2.46 ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG Register

4.5.2.46.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG Register (Offset = 20h) [reset = 0h]

Status Set Index Register

Return to [Summary Table](#)

Table 4-1671. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0020h
ICSSM1	4862 0020h

Figure 4-811. ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						STATUS_SET_INDEX	
NONE						W	
0h						0h	
7	6	5	4	3	2	1	0
STATUS_SET_INDEX							
W							
0h							

Table 4-1672. ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	STATUS_SET_INDEX	W	0h	Status Set Index Register (write index to set status of)

4.5.2.47 ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG Register

4.5.2.47.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG Register (Offset = 24h) [reset = 0h]

Status Clear Index Register

Return to [Summary Table](#)

Table 4-1673. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0024h
ICSSM1	4862 0024h

Figure 4-812. ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						STATUS_CLR_INDEX	
NONE						W	
0h						0h	
7	6	5	4	3	2	1	0
STATUS_CLR_INDEX							
W							
0h							

Table 4-1674. ICSSM_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	STATUS_CLR_INDEX	W	0h	Status Clear Index Register (write index to clear status of)

4.5.2.48 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG Register

4.5.2.48.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG Register (Offset = 28h) [reset = 0h]

Enable Set Index Register

Return to [Summary Table](#)

Table 4-1675. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0028h
ICSSM1	4862 0028h

Figure 4-813. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ENABLE_SET_INDEX	
NONE						W1TS	
0h						0h	
7	6	5	4	3	2	1	0
ENABLE_SET_INDEX							
W1TS							
0h							

Table 4-1676. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ENABLE_SET_INDEX	W1TS	0h	Enable Set Index Register (write index to set enable of)

4.5.2.49 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG Register

4.5.2.49.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG Register (Offset = 2Ch) [reset = 0h]

Enable Clear Index Register

Return to [Summary Table](#)

Table 4-1677. Instance Table

Instance Name	Physical Address
ICSSM0	4802 002Ch
ICSSM1	4862 002Ch

Figure 4-814. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ENABLE_CLR_INDEX	
NONE						W1TC	
0h						0h	
7	6	5	4	3	2	1	0
ENABLE_CLR_INDEX							
W1TC							
0h							

Table 4-1678. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ENABLE_CLR_INDEX	W1TC	0h	Enable Clear Index Register (write index to clear enable of)

4.5.2.50 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG Register

4.5.2.50.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG Register (Offset = 34h) [reset = 0h]

Host Int Enable Set Index Register

Return to [Summary Table](#)**Table 4-1679. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0034h
ICSSM1	4862 0034h

Figure 4-815. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						HINT_ENABLE_SET_INDEX	
NONE						W1TS	
0h						0h	
7	6	5	4	3	2	1	0
HINT_ENABLE_SET_INDEX							
W1TS							
0h							

Table 4-1680. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	HINT_ENABLE_SET_INDEX	W1TS	0h	Enable set for Host Interrupts

4.5.2.51 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG Register

4.5.2.51.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG Register (Offset = 38h) [reset = 0h]

Host Int Enable Clear Index Register

Return to [Summary Table](#)

Table 4-1681. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0038h
ICSSM1	4862 0038h

Figure 4-816. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						HINT_ENABLE_CLR_INDEX	
NONE						W1TC	
0h						0h	
7	6	5	4	3	2	1	0
HINT_ENABLE_CLR_INDEX							
W1TC							
0h							

Table 4-1682. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	HINT_ENABLE_CLR_INDEX	W1TC	0h	Enable clear for Host Interrupts

4.5.2.52 ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG Register

4.5.2.52.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG Register (Offset = 80h) [reset = 80000000h]

Global Prioritized Interrupt Register

Return to [Summary Table](#)

Table 4-1683. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0080h
ICSSM1	4862 0080h

Figure 4-817. ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG Name Register

31	30	29	28	27	26	25	24
GLB_NONE		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						GLB_PRI_INTR	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
GLB_PRI_INTR							
R							
0h							

Table 4-1684. ICSSM_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	GLB_NONE	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	GLB_PRI_INTR	R	0h	Prioritized Interrupt

4.5.2.53 ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0 Register

4.5.2.53.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0 Register (Offset = 200h) [reset = 0h]

Raw Status Register 0

Return to [Summary Table](#)

Table 4-1685. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0200h
ICSSM1	4862 0200h

Figure 4-818. ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RAW_STATUS_31	RAW_STATUS_30	RAW_STATUS_29	RAW_STATUS_28	RAW_STATUS_27	RAW_STATUS_26	RAW_STATUS_25	RAW_STATUS_24
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RAW_STATUS_23	RAW_STATUS_22	RAW_STATUS_21	RAW_STATUS_20	RAW_STATUS_19	RAW_STATUS_18	RAW_STATUS_17	RAW_STATUS_16
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RAW_STATUS_15	RAW_STATUS_14	RAW_STATUS_13	RAW_STATUS_12	RAW_STATUS_11	RAW_STATUS_10	RAW_STATUS_9	RAW_STATUS_8
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RAW_STATUS_7	RAW_STATUS_6	RAW_STATUS_5	RAW_STATUS_4	RAW_STATUS_3	RAW_STATUS_2	RAW_STATUS_1	RAW_STATUS_0
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1686. ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RAW_STATUS_31	W1TS	0h	Raw Status (write 1 to set) for intr_in[31]
30	RAW_STATUS_30	W1TS	0h	Raw Status (write 1 to set) for intr_in[30]
29	RAW_STATUS_29	W1TS	0h	Raw Status (write 1 to set) for intr_in[29]
28	RAW_STATUS_28	W1TS	0h	Raw Status (write 1 to set) for intr_in[28]
27	RAW_STATUS_27	W1TS	0h	Raw Status (write 1 to set) for intr_in[27]
26	RAW_STATUS_26	W1TS	0h	Raw Status (write 1 to set) for intr_in[26]
25	RAW_STATUS_25	W1TS	0h	Raw Status (write 1 to set) for intr_in[25]
24	RAW_STATUS_24	W1TS	0h	Raw Status (write 1 to set) for intr_in[24]
23	RAW_STATUS_23	W1TS	0h	Raw Status (write 1 to set) for intr_in[23]
22	RAW_STATUS_22	W1TS	0h	Raw Status (write 1 to set) for intr_in[22]
21	RAW_STATUS_21	W1TS	0h	Raw Status (write 1 to set) for intr_in[21]
20	RAW_STATUS_20	W1TS	0h	Raw Status (write 1 to set) for intr_in[20]
19	RAW_STATUS_19	W1TS	0h	Raw Status (write 1 to set) for intr_in[19]
18	RAW_STATUS_18	W1TS	0h	Raw Status (write 1 to set) for intr_in[18]
17	RAW_STATUS_17	W1TS	0h	Raw Status (write 1 to set) for intr_in[17]
16	RAW_STATUS_16	W1TS	0h	Raw Status (write 1 to set) for intr_in[16]

**Table 4-1686. ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
15	RAW_STATUS_15	W1TS	0h	Raw Status (write 1 to set) for intr_in[15]
14	RAW_STATUS_14	W1TS	0h	Raw Status (write 1 to set) for intr_in[14]
13	RAW_STATUS_13	W1TS	0h	Raw Status (write 1 to set) for intr_in[13]
12	RAW_STATUS_12	W1TS	0h	Raw Status (write 1 to set) for intr_in[12]
11	RAW_STATUS_11	W1TS	0h	Raw Status (write 1 to set) for intr_in[11]
10	RAW_STATUS_10	W1TS	0h	Raw Status (write 1 to set) for intr_in[10]
9	RAW_STATUS_9	W1TS	0h	Raw Status (write 1 to set) for intr_in[9]
8	RAW_STATUS_8	W1TS	0h	Raw Status (write 1 to set) for intr_in[8]
7	RAW_STATUS_7	W1TS	0h	Raw Status (write 1 to set) for intr_in[7]
6	RAW_STATUS_6	W1TS	0h	Raw Status (write 1 to set) for intr_in[6]
5	RAW_STATUS_5	W1TS	0h	Raw Status (write 1 to set) for intr_in[5]
4	RAW_STATUS_4	W1TS	0h	Raw Status (write 1 to set) for intr_in[4]
3	RAW_STATUS_3	W1TS	0h	Raw Status (write 1 to set) for intr_in[3]
2	RAW_STATUS_2	W1TS	0h	Raw Status (write 1 to set) for intr_in[2]
1	RAW_STATUS_1	W1TS	0h	Raw Status (write 1 to set) for intr_in[1]
0	RAW_STATUS_0	W1TS	0h	Raw Status (write 1 to set) for intr_in[0]

4.5.2.54 ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1 Register

4.5.2.54.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1 Register (Offset = 204h) [reset = 0h]

Raw Status Register 1

Return to [Summary Table](#)

Table 4-1687. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0204h
ICSSM1	4862 0204h

Figure 4-819. ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1 Name Register

31	30	29	28	27	26	25	24
RAW_STATUS_63	RAW_STATUS_62	RAW_STATUS_61	RAW_STATUS_60	RAW_STATUS_59	RAW_STATUS_58	RAW_STATUS_57	RAW_STATUS_56
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RAW_STATUS_55	RAW_STATUS_54	RAW_STATUS_53	RAW_STATUS_52	RAW_STATUS_51	RAW_STATUS_50	RAW_STATUS_49	RAW_STATUS_48
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RAW_STATUS_47	RAW_STATUS_46	RAW_STATUS_45	RAW_STATUS_44	RAW_STATUS_43	RAW_STATUS_42	RAW_STATUS_41	RAW_STATUS_40
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RAW_STATUS_39	RAW_STATUS_38	RAW_STATUS_37	RAW_STATUS_36	RAW_STATUS_35	RAW_STATUS_34	RAW_STATUS_33	RAW_STATUS_32
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1688. ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RAW_STATUS_63	W1TS	0h	Raw Status (write 1 to set) for intr_in[63]
30	RAW_STATUS_62	W1TS	0h	Raw Status (write 1 to set) for intr_in[62]
29	RAW_STATUS_61	W1TS	0h	Raw Status (write 1 to set) for intr_in[61]
28	RAW_STATUS_60	W1TS	0h	Raw Status (write 1 to set) for intr_in[60]
27	RAW_STATUS_59	W1TS	0h	Raw Status (write 1 to set) for intr_in[59]
26	RAW_STATUS_58	W1TS	0h	Raw Status (write 1 to set) for intr_in[58]
25	RAW_STATUS_57	W1TS	0h	Raw Status (write 1 to set) for intr_in[57]
24	RAW_STATUS_56	W1TS	0h	Raw Status (write 1 to set) for intr_in[56]
23	RAW_STATUS_55	W1TS	0h	Raw Status (write 1 to set) for intr_in[55]
22	RAW_STATUS_54	W1TS	0h	Raw Status (write 1 to set) for intr_in[54]
21	RAW_STATUS_53	W1TS	0h	Raw Status (write 1 to set) for intr_in[53]
20	RAW_STATUS_52	W1TS	0h	Raw Status (write 1 to set) for intr_in[52]
19	RAW_STATUS_51	W1TS	0h	Raw Status (write 1 to set) for intr_in[51]
18	RAW_STATUS_50	W1TS	0h	Raw Status (write 1 to set) for intr_in[50]
17	RAW_STATUS_49	W1TS	0h	Raw Status (write 1 to set) for intr_in[49]
16	RAW_STATUS_48	W1TS	0h	Raw Status (write 1 to set) for intr_in[48]

**Table 4-1688. ICSSM_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
15	RAW_STATUS_47	W1TS	0h	Raw Status (write 1 to set) for intr_in[47]
14	RAW_STATUS_46	W1TS	0h	Raw Status (write 1 to set) for intr_in[46]
13	RAW_STATUS_45	W1TS	0h	Raw Status (write 1 to set) for intr_in[45]
12	RAW_STATUS_44	W1TS	0h	Raw Status (write 1 to set) for intr_in[44]
11	RAW_STATUS_43	W1TS	0h	Raw Status (write 1 to set) for intr_in[43]
10	RAW_STATUS_42	W1TS	0h	Raw Status (write 1 to set) for intr_in[42]
9	RAW_STATUS_41	W1TS	0h	Raw Status (write 1 to set) for intr_in[41]
8	RAW_STATUS_40	W1TS	0h	Raw Status (write 1 to set) for intr_in[40]
7	RAW_STATUS_39	W1TS	0h	Raw Status (write 1 to set) for intr_in[39]
6	RAW_STATUS_38	W1TS	0h	Raw Status (write 1 to set) for intr_in[38]
5	RAW_STATUS_37	W1TS	0h	Raw Status (write 1 to set) for intr_in[37]
4	RAW_STATUS_36	W1TS	0h	Raw Status (write 1 to set) for intr_in[36]
3	RAW_STATUS_35	W1TS	0h	Raw Status (write 1 to set) for intr_in[35]
2	RAW_STATUS_34	W1TS	0h	Raw Status (write 1 to set) for intr_in[34]
1	RAW_STATUS_33	W1TS	0h	Raw Status (write 1 to set) for intr_in[33]
0	RAW_STATUS_32	W1TS	0h	Raw Status (write 1 to set) for intr_in[32]

4.5.2.55 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0 Register

4.5.2.55.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0 Register (Offset = 280h) [reset = 0h]

Enabled Status Register 0

Return to [Summary Table](#)

Table 4-1689. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0280h
ICSSM1	4862 0280h

Figure 4-820. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
ENA_STATUS_31	ENA_STATUS_30	ENA_STATUS_29	ENA_STATUS_28	ENA_STATUS_27	ENA_STATUS_26	ENA_STATUS_25	ENA_STATUS_24
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
ENA_STATUS_23	ENA_STATUS_22	ENA_STATUS_21	ENA_STATUS_20	ENA_STATUS_19	ENA_STATUS_18	ENA_STATUS_17	ENA_STATUS_16
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
ENA_STATUS_15	ENA_STATUS_14	ENA_STATUS_13	ENA_STATUS_12	ENA_STATUS_11	ENA_STATUS_10	ENA_STATUS_9	ENA_STATUS_8
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
ENA_STATUS_7	ENA_STATUS_6	ENA_STATUS_5	ENA_STATUS_4	ENA_STATUS_3	ENA_STATUS_2	ENA_STATUS_1	ENA_STATUS_0
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1690. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENA_STATUS_31	W1TC	0h	Enabled Status for intr_in[31]
30	ENA_STATUS_30	W1TC	0h	Enabled Status for intr_in[30]
29	ENA_STATUS_29	W1TC	0h	Enabled Status for intr_in[29]
28	ENA_STATUS_28	W1TC	0h	Enabled Status for intr_in[28]
27	ENA_STATUS_27	W1TC	0h	Enabled Status for intr_in[27]
26	ENA_STATUS_26	W1TC	0h	Enabled Status for intr_in[26]
25	ENA_STATUS_25	W1TC	0h	Enabled Status for intr_in[25]
24	ENA_STATUS_24	W1TC	0h	Enabled Status for intr_in[24]
23	ENA_STATUS_23	W1TC	0h	Enabled Status for intr_in[23]
22	ENA_STATUS_22	W1TC	0h	Enabled Status for intr_in[22]
21	ENA_STATUS_21	W1TC	0h	Enabled Status for intr_in[21]
20	ENA_STATUS_20	W1TC	0h	Enabled Status for intr_in[20]
19	ENA_STATUS_19	W1TC	0h	Enabled Status for intr_in[19]
18	ENA_STATUS_18	W1TC	0h	Enabled Status for intr_in[18]
17	ENA_STATUS_17	W1TC	0h	Enabled Status for intr_in[17]
16	ENA_STATUS_16	W1TC	0h	Enabled Status for intr_in[16]

**Table 4-1690. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
15	ENA_STATUS_15	W1TC	0h	Enabled Status for intr_in[15]
14	ENA_STATUS_14	W1TC	0h	Enabled Status for intr_in[14]
13	ENA_STATUS_13	W1TC	0h	Enabled Status for intr_in[13]
12	ENA_STATUS_12	W1TC	0h	Enabled Status for intr_in[12]
11	ENA_STATUS_11	W1TC	0h	Enabled Status for intr_in[11]
10	ENA_STATUS_10	W1TC	0h	Enabled Status for intr_in[10]
9	ENA_STATUS_9	W1TC	0h	Enabled Status for intr_in[9]
8	ENA_STATUS_8	W1TC	0h	Enabled Status for intr_in[8]
7	ENA_STATUS_7	W1TC	0h	Enabled Status for intr_in[7]
6	ENA_STATUS_6	W1TC	0h	Enabled Status for intr_in[6]
5	ENA_STATUS_5	W1TC	0h	Enabled Status for intr_in[5]
4	ENA_STATUS_4	W1TC	0h	Enabled Status for intr_in[4]
3	ENA_STATUS_3	W1TC	0h	Enabled Status for intr_in[3]
2	ENA_STATUS_2	W1TC	0h	Enabled Status for intr_in[2]
1	ENA_STATUS_1	W1TC	0h	Enabled Status for intr_in[1]
0	ENA_STATUS_0	W1TC	0h	Enabled Status for intr_in[0]

4.5.2.56 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1 Register

4.5.2.56.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1 Register (Offset = 284h) [reset = 0h]

Enabled Status Register 1

Return to [Summary Table](#)

Table 4-1691. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0284h
ICSSM1	4862 0284h

Figure 4-821. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1 Name Register

31		30		29		28		27		26		25		24	
ENA_STATUS_63	ENA_STATUS_62	ENA_STATUS_61	ENA_STATUS_60	ENA_STATUS_59	ENA_STATUS_58	ENA_STATUS_57	ENA_STATUS_56	ENA_STATUS_55	ENA_STATUS_54	ENA_STATUS_53	ENA_STATUS_52	ENA_STATUS_51	ENA_STATUS_50	ENA_STATUS_49	ENA_STATUS_48
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
23		22		21		20		19		18		17		16	
ENA_STATUS_55	ENA_STATUS_54	ENA_STATUS_53	ENA_STATUS_52	ENA_STATUS_51	ENA_STATUS_50	ENA_STATUS_49	ENA_STATUS_48	ENA_STATUS_47	ENA_STATUS_46	ENA_STATUS_45	ENA_STATUS_44	ENA_STATUS_43	ENA_STATUS_42	ENA_STATUS_41	ENA_STATUS_40
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
15		14		13		12		11		10		9		8	
ENA_STATUS_47	ENA_STATUS_46	ENA_STATUS_45	ENA_STATUS_44	ENA_STATUS_43	ENA_STATUS_42	ENA_STATUS_41	ENA_STATUS_40	ENA_STATUS_39	ENA_STATUS_38	ENA_STATUS_37	ENA_STATUS_36	ENA_STATUS_35	ENA_STATUS_34	ENA_STATUS_33	ENA_STATUS_32
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h
7		6		5		4		3		2		1		0	
ENA_STATUS_39	ENA_STATUS_38	ENA_STATUS_37	ENA_STATUS_36	ENA_STATUS_35	ENA_STATUS_34	ENA_STATUS_33	ENA_STATUS_32	ENA_STATUS_31	ENA_STATUS_30	ENA_STATUS_29	ENA_STATUS_28	ENA_STATUS_27	ENA_STATUS_26	ENA_STATUS_25	ENA_STATUS_24
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1692. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENA_STATUS_63	W1TC	0h	Enabled Status for intr_in[63]
30	ENA_STATUS_62	W1TC	0h	Enabled Status for intr_in[62]
29	ENA_STATUS_61	W1TC	0h	Enabled Status for intr_in[61]
28	ENA_STATUS_60	W1TC	0h	Enabled Status for intr_in[60]
27	ENA_STATUS_59	W1TC	0h	Enabled Status for intr_in[59]
26	ENA_STATUS_58	W1TC	0h	Enabled Status for intr_in[58]
25	ENA_STATUS_57	W1TC	0h	Enabled Status for intr_in[57]
24	ENA_STATUS_56	W1TC	0h	Enabled Status for intr_in[56]
23	ENA_STATUS_55	W1TC	0h	Enabled Status for intr_in[55]
22	ENA_STATUS_54	W1TC	0h	Enabled Status for intr_in[54]
21	ENA_STATUS_53	W1TC	0h	Enabled Status for intr_in[53]
20	ENA_STATUS_52	W1TC	0h	Enabled Status for intr_in[52]
19	ENA_STATUS_51	W1TC	0h	Enabled Status for intr_in[51]
18	ENA_STATUS_50	W1TC	0h	Enabled Status for intr_in[50]
17	ENA_STATUS_49	W1TC	0h	Enabled Status for intr_in[49]
16	ENA_STATUS_48	W1TC	0h	Enabled Status for intr_in[48]

**Table 4-1692. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
15	ENA_STATUS_47	W1TC	0h	Enabled Status for intr_in[47]
14	ENA_STATUS_46	W1TC	0h	Enabled Status for intr_in[46]
13	ENA_STATUS_45	W1TC	0h	Enabled Status for intr_in[45]
12	ENA_STATUS_44	W1TC	0h	Enabled Status for intr_in[44]
11	ENA_STATUS_43	W1TC	0h	Enabled Status for intr_in[43]
10	ENA_STATUS_42	W1TC	0h	Enabled Status for intr_in[42]
9	ENA_STATUS_41	W1TC	0h	Enabled Status for intr_in[41]
8	ENA_STATUS_40	W1TC	0h	Enabled Status for intr_in[40]
7	ENA_STATUS_39	W1TC	0h	Enabled Status for intr_in[39]
6	ENA_STATUS_38	W1TC	0h	Enabled Status for intr_in[38]
5	ENA_STATUS_37	W1TC	0h	Enabled Status for intr_in[37]
4	ENA_STATUS_36	W1TC	0h	Enabled Status for intr_in[36]
3	ENA_STATUS_35	W1TC	0h	Enabled Status for intr_in[35]
2	ENA_STATUS_34	W1TC	0h	Enabled Status for intr_in[34]
1	ENA_STATUS_33	W1TC	0h	Enabled Status for intr_in[33]
0	ENA_STATUS_32	W1TC	0h	Enabled Status for intr_in[32]

4.5.2.57 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0 Register

4.5.2.57.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0 Register (Offset = 300h) [reset = 0h]

Enable Register 0

Return to [Summary Table](#)

Table 4-1693. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0300h
ICSSM1	4862 0300h

Figure 4-822. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0 Name Register

31	30	29	28	27	26	25	24
ENABLE_31	ENABLE_30	ENABLE_29	ENABLE_28	ENABLE_27	ENABLE_26	ENABLE_25	ENABLE_24
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
ENABLE_23	ENABLE_22	ENABLE_21	ENABLE_20	ENABLE_19	ENABLE_18	ENABLE_17	ENABLE_16
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
ENABLE_15	ENABLE_14	ENABLE_13	ENABLE_12	ENABLE_11	ENABLE_10	ENABLE_9	ENABLE_8
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
ENABLE_7	ENABLE_6	ENABLE_5	ENABLE_4	ENABLE_3	ENABLE_2	ENABLE_1	ENABLE_0
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1694. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENABLE_31	W1TS	0h	Enable (set) for intr_in[31]
30	ENABLE_30	W1TS	0h	Enable (set) for intr_in[30]
29	ENABLE_29	W1TS	0h	Enable (set) for intr_in[29]
28	ENABLE_28	W1TS	0h	Enable (set) for intr_in[28]
27	ENABLE_27	W1TS	0h	Enable (set) for intr_in[27]
26	ENABLE_26	W1TS	0h	Enable (set) for intr_in[26]
25	ENABLE_25	W1TS	0h	Enable (set) for intr_in[25]
24	ENABLE_24	W1TS	0h	Enable (set) for intr_in[24]
23	ENABLE_23	W1TS	0h	Enable (set) for intr_in[23]
22	ENABLE_22	W1TS	0h	Enable (set) for intr_in[22]
21	ENABLE_21	W1TS	0h	Enable (set) for intr_in[21]
20	ENABLE_20	W1TS	0h	Enable (set) for intr_in[20]
19	ENABLE_19	W1TS	0h	Enable (set) for intr_in[19]
18	ENABLE_18	W1TS	0h	Enable (set) for intr_in[18]
17	ENABLE_17	W1TS	0h	Enable (set) for intr_in[17]
16	ENABLE_16	W1TS	0h	Enable (set) for intr_in[16]
15	ENABLE_15	W1TS	0h	Enable (set) for intr_in[15]
14	ENABLE_14	W1TS	0h	Enable (set) for intr_in[14]
13	ENABLE_13	W1TS	0h	Enable (set) for intr_in[13]

**Table 4-1694. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
12	ENABLE_12	W1TS	0h	Enable (set) for intr_in[12]
11	ENABLE_11	W1TS	0h	Enable (set) for intr_in[11]
10	ENABLE_10	W1TS	0h	Enable (set) for intr_in[10]
9	ENABLE_9	W1TS	0h	Enable (set) for intr_in[9]
8	ENABLE_8	W1TS	0h	Enable (set) for intr_in[8]
7	ENABLE_7	W1TS	0h	Enable (set) for intr_in[7]
6	ENABLE_6	W1TS	0h	Enable (set) for intr_in[6]
5	ENABLE_5	W1TS	0h	Enable (set) for intr_in[5]
4	ENABLE_4	W1TS	0h	Enable (set) for intr_in[4]
3	ENABLE_3	W1TS	0h	Enable (set) for intr_in[3]
2	ENABLE_2	W1TS	0h	Enable (set) for intr_in[2]
1	ENABLE_1	W1TS	0h	Enable (set) for intr_in[1]
0	ENABLE_0	W1TS	0h	Enable (set) for intr_in[0]

4.5.2.58 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1 Register

4.5.2.58.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1 Register (Offset = 304h) [reset = 0h]

Enable Register 1

Return to [Summary Table](#)

Table 4-1695. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0304h
ICSSM1	4862 0304h

Figure 4-823. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1 Name Register

31	30	29	28	27	26	25	24
ENABLE_63	ENABLE_62	ENABLE_61	ENABLE_60	ENABLE_59	ENABLE_58	ENABLE_57	ENABLE_56
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
ENABLE_55	ENABLE_54	ENABLE_53	ENABLE_52	ENABLE_51	ENABLE_50	ENABLE_49	ENABLE_48
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
ENABLE_47	ENABLE_46	ENABLE_45	ENABLE_44	ENABLE_43	ENABLE_42	ENABLE_41	ENABLE_40
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
ENABLE_39	ENABLE_38	ENABLE_37	ENABLE_36	ENABLE_35	ENABLE_34	ENABLE_33	ENABLE_32
W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS	W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1696. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENABLE_63	W1TS	0h	Enable (set) for intr_in[63]
30	ENABLE_62	W1TS	0h	Enable (set) for intr_in[62]
29	ENABLE_61	W1TS	0h	Enable (set) for intr_in[61]
28	ENABLE_60	W1TS	0h	Enable (set) for intr_in[60]
27	ENABLE_59	W1TS	0h	Enable (set) for intr_in[59]
26	ENABLE_58	W1TS	0h	Enable (set) for intr_in[58]
25	ENABLE_57	W1TS	0h	Enable (set) for intr_in[57]
24	ENABLE_56	W1TS	0h	Enable (set) for intr_in[56]
23	ENABLE_55	W1TS	0h	Enable (set) for intr_in[55]
22	ENABLE_54	W1TS	0h	Enable (set) for intr_in[54]
21	ENABLE_53	W1TS	0h	Enable (set) for intr_in[53]
20	ENABLE_52	W1TS	0h	Enable (set) for intr_in[52]
19	ENABLE_51	W1TS	0h	Enable (set) for intr_in[51]
18	ENABLE_50	W1TS	0h	Enable (set) for intr_in[50]
17	ENABLE_49	W1TS	0h	Enable (set) for intr_in[49]
16	ENABLE_48	W1TS	0h	Enable (set) for intr_in[48]
15	ENABLE_47	W1TS	0h	Enable (set) for intr_in[47]
14	ENABLE_46	W1TS	0h	Enable (set) for intr_in[46]
13	ENABLE_45	W1TS	0h	Enable (set) for intr_in[45]

**Table 4-1696. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
12	ENABLE_44	W1TS	0h	Enable (set) for intr_in[44]
11	ENABLE_43	W1TS	0h	Enable (set) for intr_in[43]
10	ENABLE_42	W1TS	0h	Enable (set) for intr_in[42]
9	ENABLE_41	W1TS	0h	Enable (set) for intr_in[41]
8	ENABLE_40	W1TS	0h	Enable (set) for intr_in[40]
7	ENABLE_39	W1TS	0h	Enable (set) for intr_in[39]
6	ENABLE_38	W1TS	0h	Enable (set) for intr_in[38]
5	ENABLE_37	W1TS	0h	Enable (set) for intr_in[37]
4	ENABLE_36	W1TS	0h	Enable (set) for intr_in[36]
3	ENABLE_35	W1TS	0h	Enable (set) for intr_in[35]
2	ENABLE_34	W1TS	0h	Enable (set) for intr_in[34]
1	ENABLE_33	W1TS	0h	Enable (set) for intr_in[33]
0	ENABLE_32	W1TS	0h	Enable (set) for intr_in[32]

4.5.2.59 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0 Register

4.5.2.59.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0 Register (Offset = 380h) [reset = 0h]

Enable Clear Register 0

Return to [Summary Table](#)

Table 4-1697. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0380h
ICSSM1	4862 0380h

Figure 4-824. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
ENABLE_31_C LR	ENABLE_30_C LR	ENABLE_29_C LR	ENABLE_28_C LR	ENABLE_27_C LR	ENABLE_26_C LR	ENABLE_25_C LR	ENABLE_24_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
ENABLE_23_C LR	ENABLE_22_C LR	ENABLE_21_C LR	ENABLE_20_C LR	ENABLE_19_C LR	ENABLE_18_C LR	ENABLE_17_C LR	ENABLE_16_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
ENABLE_15_C LR	ENABLE_14_C LR	ENABLE_13_C LR	ENABLE_12_C LR	ENABLE_11_C LR	ENABLE_10_C LR	ENABLE_9_C LR	ENABLE_8_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
ENABLE_7_C LR	ENABLE_6_C LR	ENABLE_5_C LR	ENABLE_4_C LR	ENABLE_3_C LR	ENABLE_2_C LR	ENABLE_1_C LR	ENABLE_0_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1698. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENABLE_31_CLR	W1TC	0h	Enable clear for intr_in[31]
30	ENABLE_30_CLR	W1TC	0h	Enable clear for intr_in[30]
29	ENABLE_29_CLR	W1TC	0h	Enable clear for intr_in[29]
28	ENABLE_28_CLR	W1TC	0h	Enable clear for intr_in[28]
27	ENABLE_27_CLR	W1TC	0h	Enable clear for intr_in[27]
26	ENABLE_26_CLR	W1TC	0h	Enable clear for intr_in[26]
25	ENABLE_25_CLR	W1TC	0h	Enable clear for intr_in[25]
24	ENABLE_24_CLR	W1TC	0h	Enable clear for intr_in[24]
23	ENABLE_23_CLR	W1TC	0h	Enable clear for intr_in[23]
22	ENABLE_22_CLR	W1TC	0h	Enable clear for intr_in[22]
21	ENABLE_21_CLR	W1TC	0h	Enable clear for intr_in[21]
20	ENABLE_20_CLR	W1TC	0h	Enable clear for intr_in[20]
19	ENABLE_19_CLR	W1TC	0h	Enable clear for intr_in[19]
18	ENABLE_18_CLR	W1TC	0h	Enable clear for intr_in[18]
17	ENABLE_17_CLR	W1TC	0h	Enable clear for intr_in[17]
16	ENABLE_16_CLR	W1TC	0h	Enable clear for intr_in[16]

**Table 4-1698. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
15	ENABLE_15_CLR	W1TC	0h	Enable clear for intr_in[15]
14	ENABLE_14_CLR	W1TC	0h	Enable clear for intr_in[14]
13	ENABLE_13_CLR	W1TC	0h	Enable clear for intr_in[13]
12	ENABLE_12_CLR	W1TC	0h	Enable clear for intr_in[12]
11	ENABLE_11_CLR	W1TC	0h	Enable clear for intr_in[11]
10	ENABLE_10_CLR	W1TC	0h	Enable clear for intr_in[10]
9	ENABLE_9_CLR	W1TC	0h	Enable clear for intr_in[9]
8	ENABLE_8_CLR	W1TC	0h	Enable clear for intr_in[8]
7	ENABLE_7_CLR	W1TC	0h	Enable clear for intr_in[7]
6	ENABLE_6_CLR	W1TC	0h	Enable clear for intr_in[6]
5	ENABLE_5_CLR	W1TC	0h	Enable clear for intr_in[5]
4	ENABLE_4_CLR	W1TC	0h	Enable clear for intr_in[4]
3	ENABLE_3_CLR	W1TC	0h	Enable clear for intr_in[3]
2	ENABLE_2_CLR	W1TC	0h	Enable clear for intr_in[2]
1	ENABLE_1_CLR	W1TC	0h	Enable clear for intr_in[1]
0	ENABLE_0_CLR	W1TC	0h	Enable clear for intr_in[0]

4.5.2.60 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1 Register

4.5.2.60.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1 Register (Offset = 384h) [reset = 0h]

Enable Clear Register 1

Return to [Summary Table](#)

Table 4-1699. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0384h
ICSSM1	4862 0384h

Figure 4-825. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1 Name Register

31	30	29	28	27	26	25	24
ENABLE_63_C LR	ENABLE_62_C LR	ENABLE_61_C LR	ENABLE_60_C LR	ENABLE_59_C LR	ENABLE_58_C LR	ENABLE_57_C LR	ENABLE_56_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
ENABLE_55_C LR	ENABLE_54_C LR	ENABLE_53_C LR	ENABLE_52_C LR	ENABLE_51_C LR	ENABLE_50_C LR	ENABLE_49_C LR	ENABLE_48_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
ENABLE_47_C LR	ENABLE_46_C LR	ENABLE_45_C LR	ENABLE_44_C LR	ENABLE_43_C LR	ENABLE_42_C LR	ENABLE_41_C LR	ENABLE_40_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
ENABLE_39_C LR	ENABLE_38_C LR	ENABLE_37_C LR	ENABLE_36_C LR	ENABLE_35_C LR	ENABLE_34_C LR	ENABLE_33_C LR	ENABLE_32_C LR
W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC	W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1700. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENABLE_63_CLR	W1TC	0h	Enable clear for intr_in[63]
30	ENABLE_62_CLR	W1TC	0h	Enable clear for intr_in[62]
29	ENABLE_61_CLR	W1TC	0h	Enable clear for intr_in[61]
28	ENABLE_60_CLR	W1TC	0h	Enable clear for intr_in[60]
27	ENABLE_59_CLR	W1TC	0h	Enable clear for intr_in[59]
26	ENABLE_58_CLR	W1TC	0h	Enable clear for intr_in[58]
25	ENABLE_57_CLR	W1TC	0h	Enable clear for intr_in[57]
24	ENABLE_56_CLR	W1TC	0h	Enable clear for intr_in[56]
23	ENABLE_55_CLR	W1TC	0h	Enable clear for intr_in[55]
22	ENABLE_54_CLR	W1TC	0h	Enable clear for intr_in[54]
21	ENABLE_53_CLR	W1TC	0h	Enable clear for intr_in[53]
20	ENABLE_52_CLR	W1TC	0h	Enable clear for intr_in[52]
19	ENABLE_51_CLR	W1TC	0h	Enable clear for intr_in[51]
18	ENABLE_50_CLR	W1TC	0h	Enable clear for intr_in[50]
17	ENABLE_49_CLR	W1TC	0h	Enable clear for intr_in[49]
16	ENABLE_48_CLR	W1TC	0h	Enable clear for intr_in[48]

**Table 4-1700. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
15	ENABLE_47_CLR	W1TC	0h	Enable clear for intr_in[47]
14	ENABLE_46_CLR	W1TC	0h	Enable clear for intr_in[46]
13	ENABLE_45_CLR	W1TC	0h	Enable clear for intr_in[45]
12	ENABLE_44_CLR	W1TC	0h	Enable clear for intr_in[44]
11	ENABLE_43_CLR	W1TC	0h	Enable clear for intr_in[43]
10	ENABLE_42_CLR	W1TC	0h	Enable clear for intr_in[42]
9	ENABLE_41_CLR	W1TC	0h	Enable clear for intr_in[41]
8	ENABLE_40_CLR	W1TC	0h	Enable clear for intr_in[40]
7	ENABLE_39_CLR	W1TC	0h	Enable clear for intr_in[39]
6	ENABLE_38_CLR	W1TC	0h	Enable clear for intr_in[38]
5	ENABLE_37_CLR	W1TC	0h	Enable clear for intr_in[37]
4	ENABLE_36_CLR	W1TC	0h	Enable clear for intr_in[36]
3	ENABLE_35_CLR	W1TC	0h	Enable clear for intr_in[35]
2	ENABLE_34_CLR	W1TC	0h	Enable clear for intr_in[34]
1	ENABLE_33_CLR	W1TC	0h	Enable clear for intr_in[33]
0	ENABLE_32_CLR	W1TC	0h	Enable clear for intr_in[32]

4.5.2.61 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0 Register

4.5.2.61.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0 Register (Offset = 400h) [reset = 0h]

Interrupt Channel Map Register for 0 to 0+3

Return to [Summary Table](#)

Table 4-1701. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0400h
ICSSM1	4862 0400h

Figure 4-826. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_3			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_2			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_1			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_0			
NONE				W			
0h				0h			

Table 4-1702. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_3	R/W	0h	Interrupt Channel Map for intr_in[3]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_2	R/W	0h	Interrupt Channel Map for intr_in[2]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_1	R/W	0h	Interrupt Channel Map for intr_in[1]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_0	W	0h	Interrupt Channel Map for intr_in[0]

4.5.2.62 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1 Register

4.5.2.62.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1 Register (Offset = 404h) [reset = 0h]

Interrupt Channel Map Register for 4 to 4+3

Return to [Summary Table](#)

Table 4-1703. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0404h
ICSSM1	4862 0404h

Figure 4-827. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_7			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_6			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_5			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_4			
NONE				R/W			
0h				0h			

Table 4-1704. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_7	R/W	0h	Interrupt Channel Map for intr_in[7]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_6	R/W	0h	Interrupt Channel Map for intr_in[6]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_5	R/W	0h	Interrupt Channel Map for intr_in[5]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_4	R/W	0h	Interrupt Channel Map for intr_in[4]

4.5.2.63 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2 Register

4.5.2.63.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2 Register (Offset = 408h) [reset = 0h]

Interrupt Channel Map Register for 8 to 8+3

Return to [Summary Table](#)

Table 4-1705. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0408h
ICSSM1	4862 0408h

Figure 4-828. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_11			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_10			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_9			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_8			
NONE				R/W			
0h				0h			

Table 4-1706. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_11	R/W	0h	Interrupt Channel Map for intr_in[11]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_10	R/W	0h	Interrupt Channel Map for intr_in[10]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_9	R/W	0h	Interrupt Channel Map for intr_in[9]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_8	R/W	0h	Interrupt Channel Map for intr_in[8]

4.5.2.64 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3 Register

4.5.2.64.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3 Register (Offset = 40Ch) [reset = 0h]

Interrupt Channel Map Register for 12 to 12+3

Return to [Summary Table](#)

Table 4-1707. Instance Table

Instance Name	Physical Address
ICSSM0	4802 040Ch
ICSSM1	4862 040Ch

Figure 4-829. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_15			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_14			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_13			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_12			
NONE				R/W			
0h				0h			

Table 4-1708. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_15	R/W	0h	Interrupt Channel Map for intr_in[15]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_14	R/W	0h	Interrupt Channel Map for intr_in[14]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_13	R/W	0h	Interrupt Channel Map for intr_in[13]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_12	R/W	0h	Interrupt Channel Map for intr_in[12]

4.5.2.65 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4 Register

4.5.2.65.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4 Register (Offset = 410h) [reset = 0h]

Interrupt Channel Map Register for 16 to 16+3

Return to [Summary Table](#)

Table 4-1709. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0410h
ICSSM1	4862 0410h

Figure 4-830. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_19			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_18			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_17			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_16			
NONE				R/W			
0h				0h			

Table 4-1710. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_19	R/W	0h	Interrupt Channel Map for intr_in[19]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_18	R/W	0h	Interrupt Channel Map for intr_in[18]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_17	R/W	0h	Interrupt Channel Map for intr_in[17]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_16	R/W	0h	Interrupt Channel Map for intr_in[16]

4.5.2.66 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5 Register

4.5.2.66.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5 Register (Offset = 414h) [reset = 0h]

Interrupt Channel Map Register for 20 to 20+3

Return to [Summary Table](#)

Table 4-1711. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0414h
ICSSM1	4862 0414h

Figure 4-831. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_23			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_22			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_21			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_20			
NONE				R/W			
0h				0h			

Table 4-1712. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_23	R/W	0h	Interrupt Channel Map for intr_in[23]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_22	R/W	0h	Interrupt Channel Map for intr_in[22]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_21	R/W	0h	Interrupt Channel Map for intr_in[21]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_20	R/W	0h	Interrupt Channel Map for intr_in[20]

4.5.2.67 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6 Register

4.5.2.67.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6 Register (Offset = 418h) [reset = 0h]

Interrupt Channel Map Register for 24 to 24+3

Return to [Summary Table](#)

Table 4-1713. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0418h
ICSSM1	4862 0418h

Figure 4-832. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_27			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_26			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_25			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_24			
NONE				R/W			
0h				0h			

Table 4-1714. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_27	R/W	0h	Interrupt Channel Map for intr_in[27]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_26	R/W	0h	Interrupt Channel Map for intr_in[26]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_25	R/W	0h	Interrupt Channel Map for intr_in[25]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_24	R/W	0h	Interrupt Channel Map for intr_in[24]

4.5.2.68 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7 Register

4.5.2.68.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7 Register (Offset = 41Ch) [reset = 0h]

Interrupt Channel Map Register for 28 to 28+3

Return to [Summary Table](#)

Table 4-1715. Instance Table

Instance Name	Physical Address
ICSSM0	4802 041Ch
ICSSM1	4862 041Ch

Figure 4-833. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_31			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_30			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_29			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_28			
NONE				R/W			
0h				0h			

Table 4-1716. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_31	R/W	0h	Interrupt Channel Map for intr_in[31]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_30	R/W	0h	Interrupt Channel Map for intr_in[30]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_29	R/W	0h	Interrupt Channel Map for intr_in[29]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_28	R/W	0h	Interrupt Channel Map for intr_in[28]

4.5.2.69 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8 Register

4.5.2.69.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8 Register (Offset = 420h) [reset = 0h]

Interrupt Channel Map Register for 32 to 32+3

Return to [Summary Table](#)

Table 4-1717. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0420h
ICSSM1	4862 0420h

Figure 4-834. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_35			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_34			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_33			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_32			
NONE				R/W			
0h				0h			

Table 4-1718. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_35	R/W	0h	Interrupt Channel Map for intr_in[35]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_34	R/W	0h	Interrupt Channel Map for intr_in[34]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_33	R/W	0h	Interrupt Channel Map for intr_in[33]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_32	R/W	0h	Interrupt Channel Map for intr_in[32]

4.5.2.70 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9 Register

4.5.2.70.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9 Register (Offset = 424h) [reset = 0h]

Interrupt Channel Map Register for 36 to 36+3

Return to [Summary Table](#)

Table 4-1719. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0424h
ICSSM1	4862 0424h

Figure 4-835. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_39			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_38			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_37			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_36			
NONE				R/W			
0h				0h			

Table 4-1720. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_39	R/W	0h	Interrupt Channel Map for intr_in[39]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_38	R/W	0h	Interrupt Channel Map for intr_in[38]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_37	R/W	0h	Interrupt Channel Map for intr_in[37]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_36	R/W	0h	Interrupt Channel Map for intr_in[36]

4.5.2.71 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10 Register

4.5.2.71.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10 Register (Offset = 428h) [reset = 0h]

Interrupt Channel Map Register for 40 to 40+3

Return to [Summary Table](#)

Table 4-1721. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0428h
ICSSM1	4862 0428h

Figure 4-836. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_43			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_42			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_41			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_40			
NONE				R/W			
0h				0h			

Table 4-1722. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_43	R/W	0h	Interrupt Channel Map for intr_in[43]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_42	R/W	0h	Interrupt Channel Map for intr_in[42]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_41	R/W	0h	Interrupt Channel Map for intr_in[41]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_40	R/W	0h	Interrupt Channel Map for intr_in[40]

4.5.2.72 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11 Register

4.5.2.72.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11 Register (Offset = 42Ch) [reset = 0h]

Interrupt Channel Map Register for 44 to 44+3

Return to [Summary Table](#)

Table 4-1723. Instance Table

Instance Name	Physical Address
ICSSM0	4802 042Ch
ICSSM1	4862 042Ch

Figure 4-837. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_47			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_46			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_45			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_44			
NONE				R/W			
0h				0h			

Table 4-1724. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_47	R/W	0h	Interrupt Channel Map for intr_in[47]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_46	R/W	0h	Interrupt Channel Map for intr_in[46]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_45	R/W	0h	Interrupt Channel Map for intr_in[45]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_44	R/W	0h	Interrupt Channel Map for intr_in[44]

4.5.2.73 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12 Register

4.5.2.73.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12 Register (Offset = 430h) [reset = 0h]

Interrupt Channel Map Register for 48 to 48+3

Return to [Summary Table](#)

Table 4-1725. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0430h
ICSSM1	4862 0430h

Figure 4-838. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_51			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_50			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_49			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_48			
NONE				R/W			
0h				0h			

Table 4-1726. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_51	R/W	0h	Interrupt Channel Map for intr_in[51]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_50	R/W	0h	Interrupt Channel Map for intr_in[50]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_49	R/W	0h	Interrupt Channel Map for intr_in[49]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_48	R/W	0h	Interrupt Channel Map for intr_in[48]

4.5.2.74 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13 Register

4.5.2.74.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13 Register (Offset = 434h) [reset = 0h]

Interrupt Channel Map Register for 52 to 52+3

Return to [Summary Table](#)

Table 4-1727. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0434h
ICSSM1	4862 0434h

Figure 4-839. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_55			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_54			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_53			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_52			
NONE				R/W			
0h				0h			

Table 4-1728. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_55	R/W	0h	Interrupt Channel Map for intr_in[55]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_54	R/W	0h	Interrupt Channel Map for intr_in[54]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_53	R/W	0h	Interrupt Channel Map for intr_in[53]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_52	R/W	0h	Interrupt Channel Map for intr_in[52]

4.5.2.75 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14 Register

4.5.2.75.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14 Register (Offset = 438h) [reset = 0h]

Interrupt Channel Map Register for 56 to 56+3

Return to [Summary Table](#)

Table 4-1729. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0438h
ICSSM1	4862 0438h

Figure 4-840. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_59			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_58			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_57			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_56			
NONE				R/W			
0h				0h			

Table 4-1730. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_59	R/W	0h	Interrupt Channel Map for intr_in[59]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_58	R/W	0h	Interrupt Channel Map for intr_in[58]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_57	R/W	0h	Interrupt Channel Map for intr_in[57]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_56	R/W	0h	Interrupt Channel Map for intr_in[56]

4.5.2.76 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15 Register

4.5.2.76.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15 Register (Offset = 43Ch) [reset = 0h]

Interrupt Channel Map Register for 60 to 60+3

Return to [Summary Table](#)

Table 4-1731. Instance Table

Instance Name	Physical Address
ICSSM0	4802 043Ch
ICSSM1	4862 043Ch

Figure 4-841. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15 Name Register

31	30	29	28	27	26	25	24
RESERVED				CH_MAP_63			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				CH_MAP_62			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				CH_MAP_61			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CH_MAP_60			
NONE				R/W			
0h				0h			

Table 4-1732. ICSSM_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	CH_MAP_63	R/W	0h	Interrupt Channel Map for intr_in[63]
23:20	RESERVED	NONE	0h	Reserved
19:16	CH_MAP_62	R/W	0h	Interrupt Channel Map for intr_in[62]
15:12	RESERVED	NONE	0h	Reserved
11:8	CH_MAP_61	R/W	0h	Interrupt Channel Map for intr_in[61]
7:4	RESERVED	NONE	0h	Reserved
3:0	CH_MAP_60	R/W	0h	Interrupt Channel Map for intr_in[60]

4.5.2.77 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0 Register

4.5.2.77.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0 Register (Offset = 800h) [reset = 0h]

Host Interrupt Map Register for 0 to 0+3

Return to [Summary Table](#)

Table 4-1733. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0800h
ICSSM1	4862 0800h

Figure 4-842. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED				HINT_MAP_3			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				HINT_MAP_2			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				HINT_MAP_1			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				HINT_MAP_0			
NONE				R/W			
0h				0h			

Table 4-1734. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	HINT_MAP_3	R/W	0h	Host Interrupt Map for Channel 3
23:20	RESERVED	NONE	0h	Reserved
19:16	HINT_MAP_2	R/W	0h	Host Interrupt Map for Channel 2
15:12	RESERVED	NONE	0h	Reserved
11:8	HINT_MAP_1	R/W	0h	Host Interrupt Map for Channel 1
7:4	RESERVED	NONE	0h	Reserved
3:0	HINT_MAP_0	R/W	0h	Host Interrupt Map for Channel 0

4.5.2.78 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1 Register

4.5.2.78.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1 Register (Offset = 804h) [reset = 0h]

Host Interrupt Map Register for 4 to 4+3

Return to [Summary Table](#)

Table 4-1735. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0804h
ICSSM1	4862 0804h

Figure 4-843. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED				HINT_MAP_7			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				HINT_MAP_6			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				HINT_MAP_5			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				HINT_MAP_4			
NONE				R/W			
0h				0h			

Table 4-1736. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:24	HINT_MAP_7	R/W	0h	Host Interrupt Map for Channel 7
23:20	RESERVED	NONE	0h	Reserved
19:16	HINT_MAP_6	R/W	0h	Host Interrupt Map for Channel 6
15:12	RESERVED	NONE	0h	Reserved
11:8	HINT_MAP_5	R/W	0h	Host Interrupt Map for Channel 5
7:4	RESERVED	NONE	0h	Reserved
3:0	HINT_MAP_4	R/W	0h	Host Interrupt Map for Channel 4

4.5.2.79 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2 Register

4.5.2.79.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2 Register (Offset = 808h) [reset = 0h]

Host Interrupt Map Register for 8 to 8+3

Return to [Summary Table](#)

Table 4-1737. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0808h
ICSSM1	4862 0808h

Figure 4-844. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				HINT_MAP_9			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				HINT_MAP_8			
NONE				R/W			
0h				0h			

Table 4-1738. ICSSM_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:8	HINT_MAP_9	R/W	0h	Host Interrupt Map for Channel 9
7:4	RESERVED	NONE	0h	Reserved
3:0	HINT_MAP_8	R/W	0h	Host Interrupt Map for Channel 8

4.5.2.80 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0 Register

4.5.2.80.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0 Register (Offset = 900h) [reset = 80000000h]

Host Int 0 Prioritized Interrupt Register

Return to [Summary Table](#)**Table 4-1739. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0900h
ICSSM1	4862 0900h

Figure 4-845. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_0		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_0	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_0							
R							
0h							

Table 4-1740. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_0	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_0	R	0h	Host Int 0 Prioritized Interrupt

4.5.2.81 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1 Register

4.5.2.81.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1 Register (Offset = 904h) [reset = 8000000h]

Host Int 1 Prioritized Interrupt Register

Return to [Summary Table](#)

Table 4-1741. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0904h
ICSSM1	4862 0904h

Figure 4-846. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_1		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_1	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_1							
R							
0h							

Table 4-1742. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_1	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_1	R	0h	Host Int 1 Prioritized Interrupt

4.5.2.82 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2 Register

4.5.2.82.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2 Register (Offset = 908h) [reset = 8000000h]

Host Int 2 Prioritized Interrupt Register

Return to [Summary Table](#)**Table 4-1743. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0908h
ICSSM1	4862 0908h

Figure 4-847. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_2		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_2	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_2							
R							
0h							

Table 4-1744. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_2	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_2	R	0h	Host Int 2 Prioritized Interrupt

4.5.2.83 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3 Register

4.5.2.83.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3 Register (Offset = 90Ch) [reset = 8000000h]

Host Int 3 Prioritized Interrupt Register

Return to [Summary Table](#)

Table 4-1745. Instance Table

Instance Name	Physical Address
ICSSM0	4802 090Ch
ICSSM1	4862 090Ch

Figure 4-848. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_3		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_3	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_3							
R							
0h							

Table 4-1746. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_3	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_3	R	0h	Host Int 3 Prioritized Interrupt

4.5.2.84 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4 Register

4.5.2.84.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4 Register (Offset = 910h) [reset = 8000000h]

Host Int 4 Prioritized Interrupt Register

Return to [Summary Table](#)**Table 4-1747. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0910h
ICSSM1	4862 0910h

Figure 4-849. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_4		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_4	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_4							
R							
0h							

Table 4-1748. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_4	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_4	R	0h	Host Int 4 Prioritized Interrupt

4.5.2.85 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5 Register

4.5.2.85.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5 Register (Offset = 914h) [reset = 8000000h]

Host Int 5 Prioritized Interrupt Register

Return to [Summary Table](#)

Table 4-1749. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0914h
ICSSM1	4862 0914h

Figure 4-850. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_5		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_5	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_5							
R							
0h							

Table 4-1750. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_5	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_5	R	0h	Host Int 5 Prioritized Interrupt

4.5.2.86 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6 Register

4.5.2.86.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6 Register (Offset = 918h) [reset = 8000000h]

Host Int 6 Prioritized Interrupt Register

Return to [Summary Table](#)**Table 4-1751. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0918h
ICSSM1	4862 0918h

Figure 4-851. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_6		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_6	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_6							
R							
0h							

Table 4-1752. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_6	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_6	R	0h	Host Int 6 Prioritized Interrupt

4.5.2.87 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7 Register

4.5.2.87.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7 Register (Offset = 91Ch) [reset = 8000000h]

Host Int 7 Prioritized Interrupt Register

Return to [Summary Table](#)

Table 4-1753. Instance Table

Instance Name	Physical Address
ICSSM0	4802 091Ch
ICSSM1	4862 091Ch

Figure 4-852. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_7		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_7	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_7							
R							
0h							

Table 4-1754. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_7	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_7	R	0h	Host Int 7 Prioritized Interrupt

4.5.2.88 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8 Register

4.5.2.88.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8 Register (Offset = 920h) [reset = 80000000h]

Host Int 8 Prioritized Interrupt Register

Return to [Summary Table](#)**Table 4-1755. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 0920h
ICSSM1	4862 0920h

Figure 4-853. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_8		RESERVED					
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_8	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_8							
R							
0h							

Table 4-1756. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_8	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_8	R	0h	Host Int 8 Prioritized Interrupt

4.5.2.89 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9 Register

4.5.2.89.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9 Register (Offset = 924h) [reset = 80000000h]

Host Int 9 Prioritized Interrupt Register

Return to [Summary Table](#)

Table 4-1757. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0924h
ICSSM1	4862 0924h

Figure 4-854. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9 Name Register

31	30	29	28	27	26	25	24
NONE_HINT_9							
RESERVED							
R							
1h							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PRI_HINT_9	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
PRI_HINT_9							
R							
0h							

Table 4-1758. ICSSM_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NONE_HINT_9	R	1h	No interrupt pending flag
30:10	RESERVED	NONE	0h	Reserved
9:0	PRI_HINT_9	R	0h	Host Int 9 Prioritized Interrupt

4.5.2.90 ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0 Register

4.5.2.90.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0 Register (Offset = D00h) [reset = FFFFFFFFh]

Polarity Register 0

Return to [Summary Table](#)

Table 4-1759. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0D00h
ICSSM1	4862 0D00h

Figure 4-855. ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0 Name Register

31	30	29	28	27	26	25	24
POLARITY_31	POLARITY_30	POLARITY_29	POLARITY_28	POLARITY_27	POLARITY_26	POLARITY_25	POLARITY_24
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h
23	22	21	20	19	18	17	16
POLARITY_23	POLARITY_22	POLARITY_21	POLARITY_20	POLARITY_19	POLARITY_18	POLARITY_17	POLARITY_16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h
15	14	13	12	11	10	9	8
POLARITY_15	POLARITY_14	POLARITY_13	POLARITY_12	POLARITY_11	POLARITY_10	POLARITY_9	POLARITY_8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h
7	6	5	4	3	2	1	0
POLARITY_7	POLARITY_6	POLARITY_5	POLARITY_4	POLARITY_3	POLARITY_2	POLARITY_1	POLARITY_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h

Table 4-1760. ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	POLARITY_31	R/W	1h	Polarity for intr_in[31] 0=low
30	POLARITY_30	R/W	1h	Polarity for intr_in[30] 0=low
29	POLARITY_29	R/W	1h	Polarity for intr_in[29] 0=low
28	POLARITY_28	R/W	1h	Polarity for intr_in[28] 0=low
27	POLARITY_27	R/W	1h	Polarity for intr_in[27] 0=low
26	POLARITY_26	R/W	1h	Polarity for intr_in[26] 0=low
25	POLARITY_25	R/W	1h	Polarity for intr_in[25] 0=low
24	POLARITY_24	R/W	1h	Polarity for intr_in[24] 0=low
23	POLARITY_23	R/W	1h	Polarity for intr_in[23] 0=low
22	POLARITY_22	R/W	1h	Polarity for intr_in[22] 0=low
21	POLARITY_21	R/W	1h	Polarity for intr_in[21] 0=low
20	POLARITY_20	R/W	1h	Polarity for intr_in[20] 0=low
19	POLARITY_19	R/W	1h	Polarity for intr_in[19] 0=low
18	POLARITY_18	R/W	1h	Polarity for intr_in[18] 0=low
17	POLARITY_17	R/W	1h	Polarity for intr_in[17] 0=low
16	POLARITY_16	R/W	1h	Polarity for intr_in[16] 0=low
15	POLARITY_15	R/W	1h	Polarity for intr_in[15] 0=low
14	POLARITY_14	R/W	1h	Polarity for intr_in[14] 0=low

**Table 4-1760. ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
13	POLARITY_13	R/W	1h	Polarity for intr_in[13] 0=low
12	POLARITY_12	R/W	1h	Polarity for intr_in[12] 0=low
11	POLARITY_11	R/W	1h	Polarity for intr_in[11] 0=low
10	POLARITY_10	R/W	1h	Polarity for intr_in[10] 0=low
9	POLARITY_9	R/W	1h	Polarity for intr_in[9] 0=low
8	POLARITY_8	R/W	1h	Polarity for intr_in[8] 0=low
7	POLARITY_7	R/W	1h	Polarity for intr_in[7] 0=low
6	POLARITY_6	R/W	1h	Polarity for intr_in[6] 0=low
5	POLARITY_5	R/W	1h	Polarity for intr_in[5] 0=low
4	POLARITY_4	R/W	1h	Polarity for intr_in[4] 0=low
3	POLARITY_3	R/W	1h	Polarity for intr_in[3] 0=low
2	POLARITY_2	R/W	1h	Polarity for intr_in[2] 0=low
1	POLARITY_1	R/W	1h	Polarity for intr_in[1] 0=low
0	POLARITY_0	R/W	1h	Polarity for intr_in[0] 0=low

4.5.2.91 ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1 Register

4.5.2.91.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1 Register (Offset = D04h) [reset = FFFFFFFFh]

Polarity Register 1

Return to [Summary Table](#)

Table 4-1761. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0D04h
ICSSM1	4862 0D04h

Figure 4-856. ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1 Name Register

31	30	29	28	27	26	25	24
POLARITY_63	POLARITY_62	POLARITY_61	POLARITY_60	POLARITY_59	POLARITY_58	POLARITY_57	POLARITY_56
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h
23	22	21	20	19	18	17	16
POLARITY_55	POLARITY_54	POLARITY_53	POLARITY_52	POLARITY_51	POLARITY_50	POLARITY_49	POLARITY_48
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h
15	14	13	12	11	10	9	8
POLARITY_47	POLARITY_46	POLARITY_45	POLARITY_44	POLARITY_43	POLARITY_42	POLARITY_41	POLARITY_40
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h
7	6	5	4	3	2	1	0
POLARITY_39	POLARITY_38	POLARITY_37	POLARITY_36	POLARITY_35	POLARITY_34	POLARITY_33	POLARITY_32
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h

Table 4-1762. ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	POLARITY_63	R/W	1h	Polarity for intr_in[63] 0=low
30	POLARITY_62	R/W	1h	Polarity for intr_in[62] 0=low
29	POLARITY_61	R/W	1h	Polarity for intr_in[61] 0=low
28	POLARITY_60	R/W	1h	Polarity for intr_in[60] 0=low
27	POLARITY_59	R/W	1h	Polarity for intr_in[59] 0=low
26	POLARITY_58	R/W	1h	Polarity for intr_in[58] 0=low
25	POLARITY_57	R/W	1h	Polarity for intr_in[57] 0=low
24	POLARITY_56	R/W	1h	Polarity for intr_in[56] 0=low
23	POLARITY_55	R/W	1h	Polarity for intr_in[55] 0=low
22	POLARITY_54	R/W	1h	Polarity for intr_in[54] 0=low
21	POLARITY_53	R/W	1h	Polarity for intr_in[53] 0=low
20	POLARITY_52	R/W	1h	Polarity for intr_in[52] 0=low
19	POLARITY_51	R/W	1h	Polarity for intr_in[51] 0=low
18	POLARITY_50	R/W	1h	Polarity for intr_in[50] 0=low
17	POLARITY_49	R/W	1h	Polarity for intr_in[49] 0=low
16	POLARITY_48	R/W	1h	Polarity for intr_in[48] 0=low
15	POLARITY_47	R/W	1h	Polarity for intr_in[47] 0=low
14	POLARITY_46	R/W	1h	Polarity for intr_in[46] 0=low

**Table 4-1762. ICSSM_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
13	POLARITY_45	R/W	1h	Polarity for intr_in[45] 0=low
12	POLARITY_44	R/W	1h	Polarity for intr_in[44] 0=low
11	POLARITY_43	R/W	1h	Polarity for intr_in[43] 0=low
10	POLARITY_42	R/W	1h	Polarity for intr_in[42] 0=low
9	POLARITY_41	R/W	1h	Polarity for intr_in[41] 0=low
8	POLARITY_40	R/W	1h	Polarity for intr_in[40] 0=low
7	POLARITY_39	R/W	1h	Polarity for intr_in[39] 0=low
6	POLARITY_38	R/W	1h	Polarity for intr_in[38] 0=low
5	POLARITY_37	R/W	1h	Polarity for intr_in[37] 0=low
4	POLARITY_36	R/W	1h	Polarity for intr_in[36] 0=low
3	POLARITY_35	R/W	1h	Polarity for intr_in[35] 0=low
2	POLARITY_34	R/W	1h	Polarity for intr_in[34] 0=low
1	POLARITY_33	R/W	1h	Polarity for intr_in[33] 0=low
0	POLARITY_32	R/W	1h	Polarity for intr_in[32] 0=low

4.5.2.92 ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0 Register

4.5.2.92.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0 Register (Offset = D80h) [reset = 0h]

Type Register 0

Return to [Summary Table](#)

Table 4-1763. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0D80h
ICSSM1	4862 0D80h

Figure 4-857. ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0 Name Register

31	30	29	28	27	26	25	24
TYPE_31	TYPE_30	TYPE_29	TYPE_28	TYPE_27	TYPE_26	TYPE_25	TYPE_24
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
TYPE_23	TYPE_22	TYPE_21	TYPE_20	TYPE_19	TYPE_18	TYPE_17	TYPE_16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
TYPE_15	TYPE_14	TYPE_13	TYPE_12	TYPE_11	TYPE_10	TYPE_9	TYPE_8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TYPE_7	TYPE_6	TYPE_5	TYPE_4	TYPE_3	TYPE_2	TYPE_1	TYPE_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1764. ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	TYPE_31	R/W	0h	Type for intr_in[31] 0=level
30	TYPE_30	R/W	0h	Type for intr_in[30] 0=level
29	TYPE_29	R/W	0h	Type for intr_in[29] 0=level
28	TYPE_28	R/W	0h	Type for intr_in[28] 0=level
27	TYPE_27	R/W	0h	Type for intr_in[27] 0=level
26	TYPE_26	R/W	0h	Type for intr_in[26] 0=level
25	TYPE_25	R/W	0h	Type for intr_in[25] 0=level
24	TYPE_24	R/W	0h	Type for intr_in[24] 0=level
23	TYPE_23	R/W	0h	Type for intr_in[23] 0=level
22	TYPE_22	R/W	0h	Type for intr_in[22] 0=level
21	TYPE_21	R/W	0h	Type for intr_in[21] 0=level
20	TYPE_20	R/W	0h	Type for intr_in[20] 0=level
19	TYPE_19	R/W	0h	Type for intr_in[19] 0=level
18	TYPE_18	R/W	0h	Type for intr_in[18] 0=level
17	TYPE_17	R/W	0h	Type for intr_in[17] 0=level
16	TYPE_16	R/W	0h	Type for intr_in[16] 0=level
15	TYPE_15	R/W	0h	Type for intr_in[15] 0=level
14	TYPE_14	R/W	0h	Type for intr_in[14] 0=level
13	TYPE_13	R/W	0h	Type for intr_in[13] 0=level

Table 4-1764. ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	TYPE_12	R/W	0h	Type for intr_in[12] 0=level
11	TYPE_11	R/W	0h	Type for intr_in[11] 0=level
10	TYPE_10	R/W	0h	Type for intr_in[10] 0=level
9	TYPE_9	R/W	0h	Type for intr_in[9] 0=level
8	TYPE_8	R/W	0h	Type for intr_in[8] 0=level
7	TYPE_7	R/W	0h	Type for intr_in[7] 0=level
6	TYPE_6	R/W	0h	Type for intr_in[6] 0=level
5	TYPE_5	R/W	0h	Type for intr_in[5] 0=level
4	TYPE_4	R/W	0h	Type for intr_in[4] 0=level
3	TYPE_3	R/W	0h	Type for intr_in[3] 0=level
2	TYPE_2	R/W	0h	Type for intr_in[2] 0=level
1	TYPE_1	R/W	0h	Type for intr_in[1] 0=level
0	TYPE_0	R/W	0h	Type for intr_in[0] 0=level

4.5.2.93 ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1 Register

4.5.2.93.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1 Register (Offset = D84h) [reset = 0h]

Type Register 1

Return to [Summary Table](#)

Table 4-1765. Instance Table

Instance Name	Physical Address
ICSSM0	4802 0D84h
ICSSM1	4862 0D84h

Figure 4-858. ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1 Name Register

31	30	29	28	27	26	25	24
TYPE_63	TYPE_62	TYPE_61	TYPE_60	TYPE_59	TYPE_58	TYPE_57	TYPE_56
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
TYPE_55	TYPE_54	TYPE_53	TYPE_52	TYPE_51	TYPE_50	TYPE_49	TYPE_48
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
TYPE_47	TYPE_46	TYPE_45	TYPE_44	TYPE_43	TYPE_42	TYPE_41	TYPE_40
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TYPE_39	TYPE_38	TYPE_37	TYPE_36	TYPE_35	TYPE_34	TYPE_33	TYPE_32
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1766. ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	TYPE_63	R/W	0h	Type for intr_in[63] 0=level
30	TYPE_62	R/W	0h	Type for intr_in[62] 0=level
29	TYPE_61	R/W	0h	Type for intr_in[61] 0=level
28	TYPE_60	R/W	0h	Type for intr_in[60] 0=level
27	TYPE_59	R/W	0h	Type for intr_in[59] 0=level
26	TYPE_58	R/W	0h	Type for intr_in[58] 0=level
25	TYPE_57	R/W	0h	Type for intr_in[57] 0=level
24	TYPE_56	R/W	0h	Type for intr_in[56] 0=level
23	TYPE_55	R/W	0h	Type for intr_in[55] 0=level
22	TYPE_54	R/W	0h	Type for intr_in[54] 0=level
21	TYPE_53	R/W	0h	Type for intr_in[53] 0=level
20	TYPE_52	R/W	0h	Type for intr_in[52] 0=level
19	TYPE_51	R/W	0h	Type for intr_in[51] 0=level
18	TYPE_50	R/W	0h	Type for intr_in[50] 0=level
17	TYPE_49	R/W	0h	Type for intr_in[49] 0=level
16	TYPE_48	R/W	0h	Type for intr_in[48] 0=level
15	TYPE_47	R/W	0h	Type for intr_in[47] 0=level
14	TYPE_46	R/W	0h	Type for intr_in[46] 0=level
13	TYPE_45	R/W	0h	Type for intr_in[45] 0=level

Table 4-1766. ICSSM_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	TYPE_44	R/W	0h	Type for intr_in[44] 0=level
11	TYPE_43	R/W	0h	Type for intr_in[43] 0=level
10	TYPE_42	R/W	0h	Type for intr_in[42] 0=level
9	TYPE_41	R/W	0h	Type for intr_in[41] 0=level
8	TYPE_40	R/W	0h	Type for intr_in[40] 0=level
7	TYPE_39	R/W	0h	Type for intr_in[39] 0=level
6	TYPE_38	R/W	0h	Type for intr_in[38] 0=level
5	TYPE_37	R/W	0h	Type for intr_in[37] 0=level
4	TYPE_36	R/W	0h	Type for intr_in[36] 0=level
3	TYPE_35	R/W	0h	Type for intr_in[35] 0=level
2	TYPE_34	R/W	0h	Type for intr_in[34] 0=level
1	TYPE_33	R/W	0h	Type for intr_in[33] 0=level
0	TYPE_32	R/W	0h	Type for intr_in[32] 0=level

4.5.2.94 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0 Register

4.5.2.94.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0 Register (Offset = 1100h) [reset = 100h]

Host Int 0 Nesting Level Register

Return to [Summary Table](#)**Table 4-1767. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 1100h
ICSSM1	4862 1100h

Figure 4-859. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR							
RESERVED							
W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_0
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_0							
R/W							
100h							

Table 4-1768. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_0	R/W	100h	Host Int 0 Nesting Level

4.5.2.95 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1 Register

4.5.2.95.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1 Register (Offset = 1104h) [reset = 100h]

Host Int 1 Nesting Level Register

Return to [Summary Table](#)

Table 4-1769. Instance Table

Instance Name	Physical Address
ICSSM0	4802 1104h
ICSSM1	4862 1104h

Figure 4-860. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR		RESERVED					
W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_1
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_1							
R/W							
100h							

Table 4-1770. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_1	R/W	100h	Host Int 1 Nesting Level

4.5.2.96 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2 Register

4.5.2.96.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2 Register (Offset = 1108h) [reset = 100h]

Host Int 2 Nesting Level Register

Return to [Summary Table](#)**Table 4-1771. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 1108h
ICSSM1	4862 1108h

Figure 4-861. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR							
RESERVED							
W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_2
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_2							
R/W							
100h							

Table 4-1772. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_2	R/W	100h	Host Int 2 Nesting Level

4.5.2.97 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3 Register

4.5.2.97.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3 Register (Offset = 110Ch) [reset = 100h]

Host Int 3 Nesting Level Register

Return to [Summary Table](#)

Table 4-1773. Instance Table

Instance Name	Physical Address
ICSSM0	4802 110Ch
ICSSM1	4862 110Ch

Figure 4-862. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR		RESERVED					
W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_3
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_3							
R/W							
100h							

Table 4-1774. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_3	R/W	100h	Host Int 3 Nesting Level

4.5.2.98 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4 Register

4.5.2.98.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4 Register (Offset = 1110h) [reset = 100h]

Host Int 4 Nesting Level Register

Return to [Summary Table](#)**Table 4-1775. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 1110h
ICSSM1	4862 1110h

Figure 4-863. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR							
RESERVED							
W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_4
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_4							
R/W							
100h							

Table 4-1776. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_4	R/W	100h	Host Int 4 Nesting Level

4.5.2.99 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5 Register

4.5.2.99.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5 Register (Offset = 1114h) [reset = 100h]

Host Int 5 Nesting Level Register

Return to [Summary Table](#)

Table 4-1777. Instance Table

Instance Name	Physical Address
ICSSM0	4802 1114h
ICSSM1	4862 1114h

Figure 4-864. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR		RESERVED					
W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_5
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_5							
R/W							
100h							

Table 4-1778. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_5	R/W	100h	Host Int 5 Nesting Level

4.5.2.100 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6 Register

4.5.2.100.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6 Register (Offset = 1118h) [reset = 100h]

Host Int 6 Nesting Level Register

Return to [Summary Table](#)**Table 4-1779. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 1118h
ICSSM1	4862 1118h

Figure 4-865. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR							
RESERVED							
W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_6
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_6							
R/W							
100h							

Table 4-1780. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_6	R/W	100h	Host Int 6 Nesting Level

4.5.2.101 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7 Register

4.5.2.101.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7 Register (Offset = 111Ch) [reset = 100h]

Host Int 7 Nesting Level Register

Return to [Summary Table](#)

Table 4-1781. Instance Table

Instance Name	Physical Address
ICSSM0	4802 111Ch
ICSSM1	4862 111Ch

Figure 4-866. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR		RESERVED					
W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_7
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_7							
R/W							
100h							

Table 4-1782. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_7	R/W	100h	Host Int 7 Nesting Level

4.5.2.102 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8 Register

4.5.2.102.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8 Register (Offset = 1120h) [reset = 100h]

Host Int 8 Nesting Level Register

Return to [Summary Table](#)**Table 4-1783. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 1120h
ICSSM1	4862 1120h

Figure 4-867. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR							
RESERVED							
W							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_8
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_8							
R/W							
100h							

Table 4-1784. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_8	R/W	100h	Host Int 8 Nesting Level

4.5.2.103 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9 Register

4.5.2.103.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9 Register (Offset = 1124h) [reset = 100h]

Host Int 9 Nesting Level Register

Return to [Summary Table](#)

Table 4-1785. Instance Table

Instance Name	Physical Address
ICSSM0	4802 1124h
ICSSM1	4862 1124h

Figure 4-868. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9 Name Register

31	30	29	28	27	26	25	24
NEST_AUTO_OVR		RESERVED					
W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							NEST_HINT_9
NONE							R/W
0h							100h
7	6	5	4	3	2	1	0
NEST_HINT_9							
R/W							
100h							

Table 4-1786. ICSSM_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NEST_AUTO_OVR	W	0h	Nesting Level Override Automatic
30:9	RESERVED	NONE	0h	Reserved
8:0	NEST_HINT_9	R/W	100h	Host Int 9 Nesting Level

4.5.2.104 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0 Register

4.5.2.104.1 ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0 Register (Offset = 1500h) [reset = 0h]

Host Int Enable Register 0

Return to [Summary Table](#)**Table 4-1787. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 1500h
ICSSM1	4862 1500h

Figure 4-869. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ENABLE_HINT_9	ENABLE_HINT_8
NONE						R/W	R/W
0h						0h	0h
7	6	5	4	3	2	1	0
ENABLE_HINT_7	ENABLE_HINT_6	ENABLE_HINT_5	ENABLE_HINT_4	ENABLE_HINT_3	ENABLE_HINT_2	ENABLE_HINT_1	ENABLE_HINT_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1788. ICSSM_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	ENABLE_HINT_9	R/W	0h	Enable for Host Int 9
8	ENABLE_HINT_8	R/W	0h	Enable for Host Int 8
7	ENABLE_HINT_7	R/W	0h	Enable for Host Int 7
6	ENABLE_HINT_6	R/W	0h	Enable for Host Int 6
5	ENABLE_HINT_5	R/W	0h	Enable for Host Int 5
4	ENABLE_HINT_4	R/W	0h	Enable for Host Int 4
3	ENABLE_HINT_3	R/W	0h	Enable for Host Int 3
2	ENABLE_HINT_2	R/W	0h	Enable for Host Int 2
1	ENABLE_HINT_1	R/W	0h	Enable for Host Int 1
0	ENABLE_HINT_0	R/W	0h	Enable for Host Int 0

4.5.2.105 ICSSM_PR1_PDSP0_IRAM_CONTROL Register

4.5.2.105.1 ICSSM_PR1_PDSP0_IRAM_CONTROL Register (Offset = 0h) [reset = 1h]

CONTROL

Return to [Summary Table](#)

Table 4-1789. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2000h
ICSSM1	4862 2000h

Figure 4-870. ICSSM_PR1_PDSP0_IRAM_CONTROL Name Register

31	30	29	28	27	26	25	24	
PCOUNTER_RST_VAL								
R/W								
0h								
23	22	21	20	19	18	17	16	
PCOUNTER_RST_VAL								
R/W								
0h								
15	14	13	12	11	10	9	8	
PDSP_STATE	BIG_ENDIAN	RESERVED					SINGLE_STEP	
R	R	NONE					R/W	
0h	0h	0h					0h	
7	6	5	4	3	2	1	0	
RESERVED			RESTART	COUNTER_ENABLE	PDSP_SLEEPING	PDSP_ENABLE	SOFT_RST_N	
NONE			R/W	R/W	R/W	R/W	R	
0h			0h	0h	0h	0h	1h	

Table 4-1790. ICSSM_PR1_PDSP0_IRAM_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PCOUNTER_RST_VAL	R/W	0h	Program counter reset value
15	PDSP_STATE	R	0h	PDSP run state: 0=PDSP is halted, 1=PDSP is running
14	BIG_ENDIAN	R	0h	Big-endian input state
13:9	RESERVED	NONE	0h	Reserved
8	SINGLE_STEP	R/W	0h	Single step enable: 0=PDSP will free run when enabled, 1=PDSP will execute a single instruction and then the pdsp_enable bit will be cleared
7:5	RESERVED	NONE	0h	Reserved
4	RESTART	R/W	0h	Causes PDSP to stop current operation gracefully and return to the PC reset value
3	COUNTER_ENABLE	R/W	0h	PDSP cycle counter enable: 0=Counters not enabled, 1=Counters enabled
2	PDSP_SLEEPING	R/W	0h	PDSP sleep indicator: 0=PDSP is not asleep, 1=PDSP is asleep
1	PDSP_ENABLE	R/W	0h	PDSP enable: 0=PDSP is disabled, 1=PDSP is enabled
0	SOFT_RST_N	R	1h	Soft reset. When this bit is cleared, the PDSP will be reset. This bit is set back to 1 on the next cycle after it has been cleared.

4.5.2.106 ICSSM_PR1_PDSP0_IRAM_STATUS Register

4.5.2.106.1 ICSSM_PR1_PDSP0_IRAM_STATUS Register (Offset = 4h) [reset = 0h]

STATUS

Return to [Summary Table](#)
Table 4-1791. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2004h
ICSSM1	4862 2004h

Figure 4-871. ICSSM_PR1_PDSP0_IRAM_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PCOUNTER							
R							
0h							
7	6	5	4	3	2	1	0
PCOUNTER							
R							
0h							

Table 4-1792. ICSSM_PR1_PDSP0_IRAM_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	PCOUNTER	R	0h	Current PDSP program counter

4.5.2.107 ICSSM_PR1_PDSP0_IRAM_WAKEUP_ENABLE Register

4.5.2.107.1 ICSSM_PR1_PDSP0_IRAM_WAKEUP_ENABLE Register (Offset = 8h) [reset = 0h]

WAKEUP_ENABLE

Return to [Summary Table](#)

Table 4-1793. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2008h
ICSSM1	4862 2008h

Figure 4-872. ICSSM_PR1_PDSP0_IRAM_WAKEUP_ENABLE Name Register

31	30	29	28	27	26	25	24
BITWISE_ENABLES							
R/W							
0h							
23	22	21	20	19	18	17	16
BITWISE_ENABLES							
R/W							
0h							
15	14	13	12	11	10	9	8
BITWISE_ENABLES							
R/W							
0h							
7	6	5	4	3	2	1	0
BITWISE_ENABLES							
R/W							
0h							

Table 4-1794. ICSSM_PR1_PDSP0_IRAM_WAKEUP_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BITWISE_ENABLES	R/W	0h	Wakeup enables

4.5.2.108 ICSSM_PR1_PDSP0_IRAM_CYCLE_COUNT Register

4.5.2.108.1 ICSSM_PR1_PDSP0_IRAM_CYCLE_COUNT Register (Offset = Ch) [reset = 0h]

CYCLE_COUNT

Return to [Summary Table](#)

Table 4-1795. Instance Table

Instance Name	Physical Address
ICSSM0	4802 200Ch
ICSSM1	4862 200Ch

Figure 4-873. ICSSM_PR1_PDSP0_IRAM_CYCLE_COUNT Name Register

31	30	29	28	27	26	25	24
CYCLECOUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
CYCLECOUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
CYCLECOUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
CYCLECOUNT							
R/W							
0h							

Table 4-1796. ICSSM_PR1_PDSP0_IRAM_CYCLE_COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CYCLECOUNT	R/W	0h	This value is incremented by 1 for every clock cycle during which the PDSP is enabled and the counter is enabled.

4.5.2.109 ICSSM_PR1_PDSP0_IRAM_STALL_COUNT Register

4.5.2.109.1 ICSSM_PR1_PDSP0_IRAM_STALL_COUNT Register (Offset = 10h) [reset = 0h]

STALL_COUNT

Return to [Summary Table](#)

Table 4-1797. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2010h
ICSSM1	4862 2010h

Figure 4-874. ICSSM_PR1_PDSP0_IRAM_STALL_COUNT Name Register

31	30	29	28	27	26	25	24
STALLCOUNT							
R							
0h							
23	22	21	20	19	18	17	16
STALLCOUNT							
R							
0h							
15	14	13	12	11	10	9	8
STALLCOUNT							
R							
0h							
7	6	5	4	3	2	1	0
STALLCOUNT							
R							
0h							

Table 4-1798. ICSSM_PR1_PDSP0_IRAM_STALL_COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STALLCOUNT	R	0h	This value is incremented by 1 for every clock cycle during which the PDSP is enabled, the counter is enabled, and the PDSP was unable to fetch a new instruction for any reason.

4.5.2.110 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Register

4.5.2.110.1 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Register (Offset = 20h) [reset = 0h]

CONSTANT_TABLE_BLOCK_INDEX_0

Return to [Summary Table](#)

Table 4-1799. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2020h
ICSSM1	4862 2020h

Figure 4-875. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
C25_BLK_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
C24_BLK_INDEX							
R/W							
0h							

Table 4-1800. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	C25_BLK_INDEX	R/W	0h	PDSP constant entry 25 block index
15:8	RESERVED	NONE	0h	Reserved
7:0	C24_BLK_INDEX	R/W	0h	PDSP constant entry 24 block index

4.5.2.111 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Register

4.5.2.111.1 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Register (Offset = 24h) [reset = 0h]

CONSTANT_TABLE_BLOCK_INDEX_1

Return to [Summary Table](#)

Table 4-1801. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2024h
ICSSM1	4862 2024h

Figure 4-876. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
C27_BLK_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
C26_BLK_INDEX							
R/W							
0h							

Table 4-1802. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	C27_BLK_INDEX	R/W	0h	PDSP constant entry 27 block index
15:8	RESERVED	NONE	0h	Reserved
7:0	C26_BLK_INDEX	R/W	0h	PDSP constant entry 26 block index

4.5.2.112 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0 Register

4.5.2.112.1 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0 Register (Offset = 28h) [reset = 0h]

CONSTANT_TABLE_PROG_PTR_0

Return to [Summary Table](#)

Table 4-1803. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2028h
ICSSM1	4862 2028h

Figure 4-877. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0 Name Register

31	30	29	28	27	26	25	24
C29_POINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
C29_POINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
C28_POINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
C28_POINTER							
R/W							
0h							

Table 4-1804. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	C29_POINTER	R/W	0h	PDSP constant entry 29 pointer
15:0	C28_POINTER	R/W	0h	PDSP constant entry 28 pointer

4.5.2.113 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1 Register

4.5.2.113.1 ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1 Register (Offset = 2Ch) [reset = 0h]

CONSTANT_TABLE_PROG_PTR_1

Return to [Summary Table](#)

Table 4-1805. Instance Table

Instance Name	Physical Address
ICSSM0	4802 202Ch
ICSSM1	4862 202Ch

Figure 4-878. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1 Name Register

31	30	29	28	27	26	25	24
C31_POINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
C31_POINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
C30_POINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
C30_POINTER							
R/W							
0h							

Table 4-1806. ICSSM_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	C31_POINTER	R/W	0h	PDSP constant entry 31 pointer
15:0	C30_POINTER	R/W	0h	PDSP constant entry 30 pointer

4.5.2.114 ICSSM_PR1_PDSP0_IRAM_DEBUG_IGP_J Register

4.5.2.114.1 ICSSM_PR1_PDSP0_IRAM_DEBUG_IGP_J Register (Offset = 0h) [reset = 0h]

PDSP Internal General Purpose Register.

Return to [Summary Table](#)

Table 4-1807. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2400h + formula
ICSSM1	4862 2400h + formula

Figure 4-879. ICSSM_PR1_PDSP0_IRAM_DEBUG_IGP_J Name Register

31	30	29	28	27	26	25	24
REGN							
R/W							
0h							
23	22	21	20	19	18	17	16
REGN							
R/W							
0h							
15	14	13	12	11	10	9	8
REGN							
R/W							
0h							
7	6	5	4	3	2	1	0
REGN							
R/W							
0h							

Table 4-1808. ICSSM_PR1_PDSP0_IRAM_DEBUG_IGP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	REGN	R/W	0h	PDSP Internal GP Register N

4.5.2.115 ICSSM_PR1_PDSP0_IRAM_DEBUG_ICTE_J Register

4.5.2.115.1 ICSSM_PR1_PDSP0_IRAM_DEBUG_ICTE_J Register (Offset = 80h) [reset = 0h]

PDSP Internal Constants Table Entry Register.

Return to [Summary Table](#)

Table 4-1809. Instance Table

Instance Name	Physical Address
ICSSM0	4802 2480h + formula
ICSSM1	4862 2480h + formula

Figure 4-880. ICSSM_PR1_PDSP0_IRAM_DEBUG_ICTE_J Name Register

31	30	29	28	27	26	25	24
CT_ENTRYN							
R							
0h							
23	22	21	20	19	18	17	16
CT_ENTRYN							
R							
0h							
15	14	13	12	11	10	9	8
CT_ENTRYN							
R							
0h							
7	6	5	4	3	2	1	0
CT_ENTRYN							
R							
0h							

Table 4-1810. ICSSM_PR1_PDSP0_IRAM_DEBUG_ICTE_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CT_ENTRYN	R	0h	PDSP Internal Constants Table Entry N

4.5.2.116 ICSSM_PR1_PDSP1_IRAM_CONTROL Register

4.5.2.116.1 ICSSM_PR1_PDSP1_IRAM_CONTROL Register (Offset = 0h) [reset = 1h]

CONTROL

Return to [Summary Table](#)

Table 4-1811. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4000h
ICSSM1	4862 4000h

Figure 4-881. ICSSM_PR1_PDSP1_IRAM_CONTROL Name Register

31	30	29	28	27	26	25	24	
PCOUNTER_RST_VAL								
R/W								
0h								
23	22	21	20	19	18	17	16	
PCOUNTER_RST_VAL								
R/W								
0h								
15	14	13	12	11	10	9	8	
PDSP_STATE	BIG_ENDIAN	RESERVED					SINGLE_STEP	
R	R	NONE					R/W	
0h	0h	0h					0h	
7	6	5	4	3	2	1	0	
RESERVED			RESTART	COUNTER_ENABLE	PDSP_SLEEPING	PDSP_ENABLE	SOFT_RST_N	
NONE			R/W	R/W	R/W	R/W	R	
0h			0h	0h	0h	0h	1h	

Table 4-1812. ICSSM_PR1_PDSP1_IRAM_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PCOUNTER_RST_VAL	R/W	0h	Program counter reset value
15	PDSP_STATE	R	0h	PDSP run state: 0=PDSP is halted, 1=PDSP is running
14	BIG_ENDIAN	R	0h	Big-endian input state
13:9	RESERVED	NONE	0h	Reserved
8	SINGLE_STEP	R/W	0h	Single step enable: 0=PDSP will free run when enabled, 1=PDSP will execute a single instruction and then the pdsp_enable bit will be cleared
7:5	RESERVED	NONE	0h	Reserved
4	RESTART	R/W	0h	Causes PDSP to stop current operation gracefully and return to the PC reset value
3	COUNTER_ENABLE	R/W	0h	PDSP cycle counter enable: 0=Counters not enabled, 1=Counters enabled
2	PDSP_SLEEPING	R/W	0h	PDSP sleep indicator: 0=PDSP is not asleep, 1=PDSP is asleep
1	PDSP_ENABLE	R/W	0h	PDSP enable: 0=PDSP is disabled, 1=PDSP is enabled
0	SOFT_RST_N	R	1h	Soft reset. When this bit is cleared, the PDSP will be reset. This bit is set back to 1 on the next cycle after it has been cleared.

4.5.2.117 ICSSM_PR1_PDSP1_IRAM_STATUS Register

4.5.2.117.1 ICSSM_PR1_PDSP1_IRAM_STATUS Register (Offset = 4h) [reset = 0h]

STATUS

Return to [Summary Table](#)
Table 4-1813. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4004h
ICSSM1	4862 4004h

Figure 4-882. ICSSM_PR1_PDSP1_IRAM_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PCOUNTER							
R							
0h							
7	6	5	4	3	2	1	0
PCOUNTER							
R							
0h							

Table 4-1814. ICSSM_PR1_PDSP1_IRAM_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	PCOUNTER	R	0h	Current PDSP program counter

4.5.2.118 ICSSM_PR1_PDSP1_IRAM_WAKEUP_ENABLE Register

4.5.2.118.1 ICSSM_PR1_PDSP1_IRAM_WAKEUP_ENABLE Register (Offset = 8h) [reset = 0h]

WAKEUP_ENABLE

Return to [Summary Table](#)**Table 4-1815. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 4008h
ICSSM1	4862 4008h

Figure 4-883. ICSSM_PR1_PDSP1_IRAM_WAKEUP_ENABLE Name Register

31	30	29	28	27	26	25	24
BITWISE_ENABLES							
R/W							
0h							
23	22	21	20	19	18	17	16
BITWISE_ENABLES							
R/W							
0h							
15	14	13	12	11	10	9	8
BITWISE_ENABLES							
R/W							
0h							
7	6	5	4	3	2	1	0
BITWISE_ENABLES							
R/W							
0h							

Table 4-1816. ICSSM_PR1_PDSP1_IRAM_WAKEUP_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BITWISE_ENABLES	R/W	0h	Wakeup enables

4.5.2.119 ICSSM_PR1_PDSP1_IRAM_CYCLE_COUNT Register

4.5.2.119.1 ICSSM_PR1_PDSP1_IRAM_CYCLE_COUNT Register (Offset = Ch) [reset = 0h]

CYCLE_COUNT

Return to [Summary Table](#)

Table 4-1817. Instance Table

Instance Name	Physical Address
ICSSM0	4802 400Ch
ICSSM1	4862 400Ch

Figure 4-884. ICSSM_PR1_PDSP1_IRAM_CYCLE_COUNT Name Register

31	30	29	28	27	26	25	24
CYCLECOUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
CYCLECOUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
CYCLECOUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
CYCLECOUNT							
R/W							
0h							

Table 4-1818. ICSSM_PR1_PDSP1_IRAM_CYCLE_COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CYCLECOUNT	R/W	0h	This value is incremented by 1 for every clock cycle during which the PDSP is enabled and the counter is enabled.

4.5.2.120 ICSSM_PR1_PDSP1_IRAM_STALL_COUNT Register

4.5.2.120.1 ICSSM_PR1_PDSP1_IRAM_STALL_COUNT Register (Offset = 10h) [reset = 0h]

STALL_COUNT

Return to [Summary Table](#)

Table 4-1819. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4010h
ICSSM1	4862 4010h

Figure 4-885. ICSSM_PR1_PDSP1_IRAM_STALL_COUNT Name Register

31	30	29	28	27	26	25	24
STALLCOUNT							
R							
0h							
23	22	21	20	19	18	17	16
STALLCOUNT							
R							
0h							
15	14	13	12	11	10	9	8
STALLCOUNT							
R							
0h							
7	6	5	4	3	2	1	0
STALLCOUNT							
R							
0h							

Table 4-1820. ICSSM_PR1_PDSP1_IRAM_STALL_COUNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STALLCOUNT	R	0h	This value is incremented by 1 for every clock cycle during which the PDSP is enabled, the counter is enabled, and the PDSP was unable to fetch a new instruction for any reason.

4.5.2.121 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Register

4.5.2.121.1 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Register (Offset = 20h)
[reset = 0h]

CONSTANT_TABLE_BLOCK_INDEX_0

Return to [Summary Table](#)

Table 4-1821. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4020h
ICSSM1	4862 4020h

Figure 4-886. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
C25_BLK_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
C24_BLK_INDEX							
R/W							
0h							

Table 4-1822. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	C25_BLK_INDEX	R/W	0h	PDSP constant entry 25 block index
15:8	RESERVED	NONE	0h	Reserved
7:0	C24_BLK_INDEX	R/W	0h	PDSP constant entry 24 block index

4.5.2.122 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Register

4.5.2.122.1 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Register (Offset = 24h) [reset = 0h]

CONSTANT_TABLE_BLOCK_INDEX_1

Return to [Summary Table](#)

Table 4-1823. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4024h
ICSSM1	4862 4024h

Figure 4-887. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
C27_BLK_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
C26_BLK_INDEX							
R/W							
0h							

Table 4-1824. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	C27_BLK_INDEX	R/W	0h	PDSP constant entry 27 block index
15:8	RESERVED	NONE	0h	Reserved
7:0	C26_BLK_INDEX	R/W	0h	PDSP constant entry 26 block index

4.5.2.123 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0 Register

4.5.2.123.1 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0 Register (Offset = 28h) [reset = 0h]

CONSTANT_TABLE_PROG_PTR_0

Return to [Summary Table](#)

Table 4-1825. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4028h
ICSSM1	4862 4028h

Figure 4-888. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0 Name Register

31	30	29	28	27	26	25	24
C29_POINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
C29_POINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
C28_POINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
C28_POINTER							
R/W							
0h							

Table 4-1826. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	C29_POINTER	R/W	0h	PDSP constant entry 29 pointer
15:0	C28_POINTER	R/W	0h	PDSP constant entry 28 pointer

4.5.2.124 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1 Register

4.5.2.124.1 ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1 Register (Offset = 2Ch) [reset = 0h]

CONSTANT_TABLE_PROG_PTR_1

Return to [Summary Table](#)

Table 4-1827. Instance Table

Instance Name	Physical Address
ICSSM0	4802 402Ch
ICSSM1	4862 402Ch

Figure 4-889. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1 Name Register

31	30	29	28	27	26	25	24
C31_POINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
C31_POINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
C30_POINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
C30_POINTER							
R/W							
0h							

Table 4-1828. ICSSM_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	C31_POINTER	R/W	0h	PDSP constant entry 31 pointer
15:0	C30_POINTER	R/W	0h	PDSP constant entry 30 pointer

4.5.2.125 ICSSM_PR1_PDSP1_IRAM_DEBUG_IGP_J Register

4.5.2.125.1 ICSSM_PR1_PDSP1_IRAM_DEBUG_IGP_J Register (Offset = 0h) [reset = 0h]

PDSP Internal General Purpose Register.

Return to [Summary Table](#)

Table 4-1829. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4400h + formula
ICSSM1	4862 4400h + formula

Figure 4-890. ICSSM_PR1_PDSP1_IRAM_DEBUG_IGP_J Name Register

31	30	29	28	27	26	25	24
REGN							
R/W							
0h							
23	22	21	20	19	18	17	16
REGN							
R/W							
0h							
15	14	13	12	11	10	9	8
REGN							
R/W							
0h							
7	6	5	4	3	2	1	0
REGN							
R/W							
0h							

Table 4-1830. ICSSM_PR1_PDSP1_IRAM_DEBUG_IGP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	REGN	R/W	0h	PDSP Internal GP Register N

4.5.2.126 ICSSM_PR1_PDSP1_IRAM_DEBUG_ICTE_J Register

4.5.2.126.1 ICSSM_PR1_PDSP1_IRAM_DEBUG_ICTE_J Register (Offset = 80h) [reset = 0h]

PDSP Internal Constants Table Entry Register.

Return to [Summary Table](#)

Table 4-1831. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4480h + formula
ICSSM1	4862 4480h + formula

Figure 4-891. ICSSM_PR1_PDSP1_IRAM_DEBUG_ICTE_J Name Register

31	30	29	28	27	26	25	24
CT_ENTRYN							
R							
0h							
23	22	21	20	19	18	17	16
CT_ENTRYN							
R							
0h							
15	14	13	12	11	10	9	8
CT_ENTRYN							
R							
0h							
7	6	5	4	3	2	1	0
CT_ENTRYN							
R							
0h							

Table 4-1832. ICSSM_PR1_PDSP1_IRAM_DEBUG_ICTE_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CT_ENTRYN	R	0h	PDSP Internal Constants Table Entry N

4.5.2.127 ICSSM_PR1_PROTECT_SLV_UNLOCK_KEY Register

4.5.2.127.1 ICSSM_PR1_PROTECT_SLV_UNLOCK_KEY Register (Offset = 0h) [reset = 0h]

LOCK KEY

Return to [Summary Table](#)

Table 4-1833. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4C00h
ICSSM1	4862 4C00h

Figure 4-892. ICSSM_PR1_PROTECT_SLV_UNLOCK_KEY Name Register

31	30	29	28	27	26	25	24
UNLOCK_KEY							
R/W							
0h							
23	22	21	20	19	18	17	16
UNLOCK_KEY							
R/W							
0h							
15	14	13	12	11	10	9	8
UNLOCK_KEY							
R/W							
0h							
7	6	5	4	3	2	1	0
UNLOCK_KEY							
R/W							
0h							

Table 4-1834. ICSSM_PR1_PROTECT_SLV_UNLOCK_KEY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UNLOCK_KEY	R/W	0h	UnLock Key Pattern 0x83E7_0B13 to UnLock 0x0000_0000 to Lock Must unlock to update MMRs

4.5.2.128 ICSSM_PR1_PROTECT_SLV_CFG Register

4.5.2.128.1 ICSSM_PR1_PROTECT_SLV_CFG Register (Offset = 4h) [reset = 0h]

Config.

Return to [Summary Table](#)
Table 4-1835. Instance Table

Instance Name	Physical Address
ICSSM0	4802 4C04h
ICSSM1	4862 4C04h

Figure 4-893. ICSSM_PR1_PROTECT_SLV_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	PRU1_DMEN1_LOCK_EN	PRU0_DMEN0_LOCK_EN	ICSS_CFG_WP_EN	RTU1_PRU_WP_EN	RTU0_PRU_WP_EN	PRU1_WP_EN	PRU0_WP_EN
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-1836. ICSSM_PR1_PROTECT_SLV_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	PRU1_DMEN1_LOCK_EN	R/W	0h	Write Protect DMEM1 0:disable 1:enable When enabled only PRU1 can write to DMEM1
5	PRU0_DMEN0_LOCK_EN	R/W	0h	Write Protect DMEM0 0:disable 1:enable When enabled only PRU0 can write to DMEM0
4	ICSS_CFG_WP_EN	R/W	0h	Write Protect ICSS_CFG 0:disable 1:enable
3	RTU1_PRU_WP_EN	R/W	0h	Write Protect RTU1_PRU access Debug IMEM 0:disable 1:enable
2	RTU0_PRU_WP_EN	R/W	0h	Write Protect RTU0_PRU access Debug IMEM 0:disable 1:enable
1	PRU1_WP_EN	R/W	0h	Write Protect PRU1 access Debug IMEM 0:disable 1:enable
0	PRU0_WP_EN	R/W	0h	Write Protect PRU0 access Debug IMEM 0:disable 1:enable

4.5.2.129 ICSSM_PR1_CFG_SLV_PID_REG Register

4.5.2.129.1 ICSSM_PR1_CFG_SLV_PID_REG Register (Offset = 0h) [reset = 6B080203h]

PID Register

Return to [Summary Table](#)

Table 4-1837. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6000h
ICSSM1	4862 6000h

Figure 4-894. ICSSM_PR1_CFG_SLV_PID_REG Name Register

31	30	29	28	27	26	25	24
ICSS_IDVER							
R							
6B080203h							
23	22	21	20	19	18	17	16
ICSS_IDVER							
R							
6B080203h							
15	14	13	12	11	10	9	8
ICSS_IDVER							
R							
6B080203h							
7	6	5	4	3	2	1	0
ICSS_IDVER							
R							
6B080203h							

Table 4-1838. ICSSM_PR1_CFG_SLV_PID_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ICSS_IDVER	R	6B080203h	Module ID field

4.5.2.130 ICSSM_PR1_CFG_SLV_HWDIS_REG Register

4.5.2.130.1 ICSSM_PR1_CFG_SLV_HWDIS_REG Register (Offset = 4h) [reset = 0h]

HW DIS Register

Return to [Summary Table](#)

Table 4-1839. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6004h
ICSSM1	4862 6004h

Figure 4-895. ICSSM_PR1_CFG_SLV_HWDIS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
HWDIS							
R							
0h							

Table 4-1840. ICSSM_PR1_CFG_SLV_HWDIS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	HWDIS	R	0h	HW Disable Observation

4.5.2.131 ICSSM_PR1_CFG_SLV_GPCFG0_REG Register

4.5.2.131.1 ICSSM_PR1_CFG_SLV_GPCFG0_REG Register (Offset = 8h) [reset = 0h]

gpcfg0 Register

Return to [Summary Table](#)

Table 4-1841. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6008h
ICSSM1	4862 6008h

Figure 4-896. ICSSM_PR1_CFG_SLV_GPCFG0_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		PR1_PRU0_GP_MUX_SEL				PRU0_GPO_SH1_SEL	PRU0_GPO_DIV1
NONE		R/W				R	R/W
0h		0h				0h	0h
23	22	21	20	19	18	17	16
PRU0_GPO_DIV1				PRU0_GPO_DIV0			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRU0_GPO_DIV0	PRU0_GPO_MODE	PRU0_GPI_SB	PRU0_GPI_DIV1				
R/W	R/W	R/W1TC	R/W				
0h	0h	0h	0h				
7	6	5	4	3	2	1	0
PRU0_GPI_DIV0					PRU0_GPI_CLK_MODE	PRU0_GPI_MODE	
R/W					R/W	R/W	
0h					0h	0h	

Table 4-1842. ICSSM_PR1_CFG_SLV_GPCFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:26	PR1_PRU0_GP_MUX_SEL	R/W	0h	
25	PRU0_GPO_SH1_SEL	R	0h	
24:20	PRU0_GPO_DIV1	R/W	0h	
19:15	PRU0_GPO_DIV0	R/W	0h	
14	PRU0_GPO_MODE	R/W	0h	
13	PRU0_GPI_SB	R/W1TC	0h	
12:8	PRU0_GPI_DIV1	R/W	0h	
7:3	PRU0_GPI_DIV0	R/W	0h	
2	PRU0_GPI_CLK_MODE	R/W	0h	
1:0	PRU0_GPI_MODE	R/W	0h	

4.5.2.132 ICSSM_PR1_CFG_SLV_GPCFG1_REG Register

4.5.2.132.1 ICSSM_PR1_CFG_SLV_GPCFG1_REG Register (Offset = Ch) [reset = 0h]

gpcfg1 Register

Return to [Summary Table](#)**Table 4-1843. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 600Ch
ICSSM1	4862 600Ch

Figure 4-897. ICSSM_PR1_CFG_SLV_GPCFG1_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		PR1_PRU1_GP_MUX_SEL				PRU1_GPO_SH1_SEL	PRU1_GPO_DIV1
NONE		R/W				R	R/W
0h		0h				0h	0h
23	22	21	20	19	18	17	16
PRU1_GPO_DIV1				PRU1_GPO_DIV0			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRU1_GPO_DIV0	PRU1_GPO_MODE	PRU1_GPI_SB	PRU1_GPI_DIV1				
R/W	R/W	R/W1TC	R/W				
0h	0h	0h	0h				
7	6	5	4	3	2	1	0
PRU1_GPI_DIV0					PRU1_GPI_CLK_MODE	PRU1_GPI_MODE	
R/W					R/W	R/W	
0h					0h	0h	

Table 4-1844. ICSSM_PR1_CFG_SLV_GPCFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:26	PR1_PRU1_GP_MUX_SEL	R/W	0h	
25	PRU1_GPO_SH1_SEL	R	0h	
24:20	PRU1_GPO_DIV1	R/W	0h	
19:15	PRU1_GPO_DIV0	R/W	0h	
14	PRU1_GPO_MODE	R/W	0h	
13	PRU1_GPI_SB	R/W1TC	0h	
12:8	PRU1_GPI_DIV1	R/W	0h	
7:3	PRU1_GPI_DIV0	R/W	0h	
2	PRU1_GPI_CLK_MODE	R/W	0h	
1:0	PRU1_GPI_MODE	R/W	0h	

4.5.2.133 ICSSM_PR1_CFG_SLV_CGR_REG Register

4.5.2.133.1 ICSSM_PR1_CFG_SLV_CGR_REG Register (Offset = 10h) [reset = A0324900h]

cgr Register

Return to [Summary Table](#)

Table 4-1845. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6010h
ICSSM1	4862 6010h

Figure 4-898. ICSSM_PR1_CFG_SLV_CGR_REG Name Register

31	30	29	28	27	26	25	24	
ICSS_STOP_A CK	ICSS_STOP_R EQ	ICSS_PWR_ID LE	RESERVED					
R/W	R	R/W	NONE					
1h	0h	1h	0h					
23	22	21	20	19	18	17	16	
RESERVED		BOTTOM_HAL F_CLK_GATE_ EN	TOP_HALF_CL K_GATE_EN	AUTO_SLICE1 _CLK_GATE_ EN	AUTO_SLICE0 _CLK_GATE_ EN	IEP_CLK_EN	IEP_CLK_STO P_ACK	
NONE		R/W	R/W	R/W	R/W	R/W	R	
0h		1h	1h	0h	0h	1h	0h	
15	14	13	12	11	10	9	8	
IEP_CLK_STO P_REQ	ECAP_CLK_EN	ECAP_CLK_ST OP_ACK	ECAP_CLK_ST OP_REQ	UART_CLK_EN	UART_CLK_ST OP_ACK	UART_CLK_ST OP_REQ	INTC_CLK_EN	
R/W	R/W	R	R/W	R/W	R	R/W	R/W	
0h	1h	0h	0h	1h	0h	0h	1h	
7	6	5	4	3	2	1	0	
INTC_CLK_ST OP_ACK	INTC_CLK_ST OP_REQ	RESERVED						
R	R/W	NONE						
0h	0h	0h						

Table 4-1846. ICSSM_PR1_CFG_SLV_CGR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ICSS_STOP_ACK	R/W	1h	
30	ICSS_STOP_REQ	R	0h	
29	ICSS_PWR_IDLE	R/W	1h	
28:22	RESERVED	NONE	0h	Reserved
21	BOTTOM_HALF_CLK_GA TE_EN	R/W	1h	
20	TOP_HALF_CLK_GATE_ EN	R/W	1h	
19	AUTO_SLICE1_CLK_GAT E_EN	R/W	0h	
18	AUTO_SLICE0_CLK_GAT E_EN	R/W	0h	
17	IEP_CLK_EN	R/W	1h	
16	IEP_CLK_STOP_ACK	R	0h	
15	IEP_CLK_STOP_REQ	R/W	0h	
14	ECAP_CLK_EN	R/W	1h	

Table 4-1846. ICSSM_PR1_CFG_SLV_CGR_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	ECAP_CLK_STOP_ACK	R	0h	
12	ECAP_CLK_STOP_REQ	R/W	0h	
11	UART_CLK_EN	R/W	1h	
10	UART_CLK_STOP_ACK	R	0h	
9	UART_CLK_STOP_REQ	R/W	0h	
8	INTC_CLK_EN	R/W	1h	
7	INTC_CLK_STOP_ACK	R	0h	
6	INTC_CLK_STOP_REQ	R/W	0h	
5:0	RESERVED	NONE	0h	Reserved

4.5.2.134 ICSSM_PR1_CFG_SLV_GPECFG0_REG Register

4.5.2.134.1 ICSSM_PR1_CFG_SLV_GPECFG0_REG Register (Offset = 14h) [reset = 23h]

gpecfg0 Register

Return to [Summary Table](#)

Table 4-1847. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6014h
ICSSM1	4862 6014h

Figure 4-899. ICSSM_PR1_CFG_SLV_GPECFG0_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PRU0_GPO_S HIFT_CLK_DO NE	PRU0_GPO_S HIFT_CLK_HIG H
NONE						R/W1C	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
PRU0_GPO_SHIFT_CNT							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED	PRU0_GPO_S HIFT_GP_EN	PRU0_GPO_S HIFT_CLK_FR EE	PRU0_GPO_S HIFT_SWAP	RESERVED		PRU0_GPI_SHI FT_EN	PRU0_GPI_SB _P
NONE	R/W	R/W	R/W	NONE		R/W	R/W
0h	0h	1h	0h	0h		1h	1h

Table 4-1848. ICSSM_PR1_CFG_SLV_GPECFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	PRU0_GPO_SHIFT_CLK_DONE	R/W1C	0h	
16	PRU0_GPO_SHIFT_CLK_HIGH	R/W	0h	
15:8	PRU0_GPO_SHIFT_CNT	R/W	0h	
7	RESERVED	NONE	0h	Reserved
6	PRU0_GPO_SHIFT_GP_EN	R/W	0h	
5	PRU0_GPO_SHIFT_CLK_FREE	R/W	1h	
4	PRU0_GPO_SHIFT_SWAP	R/W	0h	
3:2	RESERVED	NONE	0h	Reserved
1	PRU0_GPI_SHIFT_EN	R/W	1h	
0	PRU0_GPI_SB_P	R/W	1h	

4.5.2.135 ICSSM_PR1_CFG_SLV_GPECFG1_REG Register

4.5.2.135.1 ICSSM_PR1_CFG_SLV_GPECFG1_REG Register (Offset = 18h) [reset = 23h]

gpecfg1 Register

Return to [Summary Table](#)**Table 4-1849. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6018h
ICSSM1	4862 6018h

Figure 4-900. ICSSM_PR1_CFG_SLV_GPECFG1_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						PRU1_GPO_S HIFT_CLK_DO NE	PRU1_GPO_S HIFT_CLK_HIG H
NONE						R/W1C	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
PRU1_GPO_SHIFT_CNT							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED	PRU1_GPO_S HIFT_GP_EN	PRU1_GPO_S HIFT_CLK_FR EE	PRU1_GPO_S HIFT_SWAP	RESERVED		PRU1_GPI_SHI FT_EN	PRU1_GPI_SB _P
NONE	R/W	R/W	R/W	NONE		R/W	R/W
0h	0h	1h	0h	0h		1h	1h

Table 4-1850. ICSSM_PR1_CFG_SLV_GPECFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	PRU1_GPO_SHIFT_CLK_DONE	R/W1C	0h	
16	PRU1_GPO_SHIFT_CLK_HIGH	R/W	0h	
15:8	PRU1_GPO_SHIFT_CNT	R/W	0h	
7	RESERVED	NONE	0h	Reserved
6	PRU1_GPO_SHIFT_GP_EN	R/W	0h	
5	PRU1_GPO_SHIFT_CLK_FREE	R/W	1h	
4	PRU1_GPO_SHIFT_SWAP	R/W	0h	
3:2	RESERVED	NONE	0h	Reserved
1	PRU1_GPI_SHIFT_EN	R/W	1h	
0	PRU1_GPI_SB_P	R/W	1h	

4.5.2.136 ICSSM_PR1_CFG_SLV_RESET_ISO_REG Register

4.5.2.136.1 ICSSM_PR1_CFG_SLV_RESET_ISO_REG Register (Offset = 1Ch) [reset = 0h]

Reset ISO Register

Return to [Summary Table](#)

Table 4-1851. Instance Table

Instance Name	Physical Address
ICSSM0	4802 601Ch
ICSSM1	4862 601Ch

Figure 4-901. ICSSM_PR1_CFG_SLV_RESET_ISO_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					RESET_ISO_EDGE	RESET_ISO_ACK	RESET_ISO_REQ
NONE					W	W	R/W1C
0h					0h	0h	0h

Table 4-1852. ICSSM_PR1_CFG_SLV_RESET_ISO_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	RESET_ISO_EDGE	W	0h	
1	RESET_ISO_ACK	W	0h	
0	RESET_ISO_REQ	R/W1C	0h	

4.5.2.137 ICSSM_PR1_CFG_SLV_MII_RT_REG Register

4.5.2.137.1 ICSSM_PR1_CFG_SLV_MII_RT_REG Register (Offset = 2Ch) [reset = 1h]

mii_rt Register

Return to [Summary Table](#)

Table 4-1853. Instance Table

Instance Name	Physical Address
ICSSM0	4802 602Ch
ICSSM1	4862 602Ch

Figure 4-902. ICSSM_PR1_CFG_SLV_MII_RT_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							MII_RT_EVENT_EN
NONE							R/W
0h							1h

Table 4-1854. ICSSM_PR1_CFG_SLV_MII_RT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	MII_RT_EVENT_EN	R/W	1h	

4.5.2.138 ICSSM_PR1_CFG_SLV_IEPCLK_REG Register

4.5.2.138.1 ICSSM_PR1_CFG_SLV_IEPCLK_REG Register (Offset = 30h) [reset = 0h]

iepclk Register

Return to [Summary Table](#)

Table 4-1855. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6030h
ICSSM1	4862 6030h

Figure 4-903. ICSSM_PR1_CFG_SLV_IEPCLK_REG Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED						IEP1_SLV_EN	IEP_OCP_CLK_EN		
NONE						R/W	R/W		
0h						0h	0h		

Table 4-1856. ICSSM_PR1_CFG_SLV_IEPCLK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	IEP1_SLV_EN	R/W	0h	
0	IEP_OCP_CLK_EN	R/W	0h	

4.5.2.139 ICSSM_PR1_CFG_SLV_SPP_REG Register

4.5.2.139.1 ICSSM_PR1_CFG_SLV_SPP_REG Register (Offset = 34h) [reset = 0h]

spp Register

Return to [Summary Table](#)

Table 4-1857. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6034h
ICSSM1	4862 6034h

Figure 4-904. ICSSM_PR1_CFG_SLV_SPP_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RTU_XFR_SHI FT_EN	XFR_BYTE_SH IFT_EN	XFR_SHIFT_E N	PRU1_PAD_HP _EN
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 4-1858. ICSSM_PR1_CFG_SLV_SPP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	RTU_XFR_SHIFT_EN	R/W	0h	
2	XFR_BYTE_SHIFT_EN	R/W	0h	
1	XFR_SHIFT_EN	R/W	0h	
0	PRU1_PAD_HP_EN	R/W	0h	

4.5.2.140 ICSSM_PR1_CFG_SLV_SPIN_CFG_REG Register

4.5.2.140.1 ICSSM_PR1_CFG_SLV_SPIN_CFG_REG Register (Offset = 38h) [reset = 0h]

Spin Lock CFG Register

Return to [Summary Table](#)

Table 4-1859. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6038h
ICSSM1	4862 6038h

Figure 4-905. ICSSM_PR1_CFG_SLV_SPIN_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SPIN_CLOCK_TX_PRU_EN
NONE							R/W
0h							0h

Table 4-1860. ICSSM_PR1_CFG_SLV_SPIN_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SPIN_CLOCK_TX_PRU_EN	R/W	0h	

4.5.2.141 ICSSM_PR1_CFG_SLV_CORE_SYNC_REG Register

4.5.2.141.1 ICSSM_PR1_CFG_SLV_CORE_SYNC_REG Register (Offset = 3Ch) [reset = 0h]

Core Sync Register

Return to [Summary Table](#)

Table 4-1861. Instance Table

Instance Name	Physical Address
ICSSM0	4802 603Ch
ICSSM1	4862 603Ch

Figure 4-906. ICSSM_PR1_CFG_SLV_CORE_SYNC_REG Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
NONE								CORE_VBUSP_SYNC_EN	
0h								R/W	
0h								0h	

Table 4-1862. ICSSM_PR1_CFG_SLV_CORE_SYNC_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	CORE_VBUSP_SYNC_EN	R/W	0h	

4.5.2.142 ICSSM_PR1_CFG_SLV_SA_MX_REG Register

4.5.2.142.1 ICSSM_PR1_CFG_SLV_SA_MX_REG Register (Offset = 40h) [reset = 0h]

sa_mx Register

Return to [Summary Table](#)

Table 4-1863. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6040h
ICSSM1	4862 6040h

Figure 4-907. ICSSM_PR1_CFG_SLV_SA_MX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							PWM_EFC_EN
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED				PWM3_REMAP_EN		PWM0_REMAP_EN	
NONE				R/W		R/W	
0h				0h		0h	
7	6	5	4	3	2	1	0
SA_MUX_SEL							
R/W							
0h							

Table 4-1864. ICSSM_PR1_CFG_SLV_SA_MX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	PWM_EFC_EN	R/W	0h	
15:12	RESERVED	NONE	0h	Reserved
11:10	PWM3_REMAP_EN	R/W	0h	
9:8	PWM0_REMAP_EN	R/W	0h	
7:0	SA_MUX_SEL	R/W	0h	

4.5.2.143 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG Register

4.5.2.143.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG Register (Offset = 44h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1865. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6044h
ICSSM1	4862 6044h

Figure 4-908. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG Name Register

31	30	29	28	27	26	25	24
PRU0_SD_MAN_REC_CLK_PERIOD							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							PRU0_SD_MA N_CLK_CAL_D ONE
NONE							R
0h							0h
15	14	13	12	11	10	9	8
PRU0_SD_MA N_STATUS	PRU0_SD_CH_SEL				PRU0_SD_MA N_NV_DATA_E N	PRU0_SD_MA N_EN	PRU0_SD_SHA RE_EN
R	R/W				R/W	R/W	R/W
0h	0h				0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1866. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PRU0_SD_MAN_REC_CLK_PERIOD	R	0h	
23:17	RESERVED	NONE	0h	Reserved
16	PRU0_SD_MAN_CLK_CAL_DONE	R	0h	
15	PRU0_SD_MAN_STATUS	R	0h	
14:11	PRU0_SD_CH_SEL	R/W	0h	
10	PRU0_SD_MAN_NV_DATA_EN	R/W	0h	
9	PRU0_SD_MAN_EN	R/W	0h	
8	PRU0_SD_SHARE_EN	R/W	0h	
7:0	RESERVED	NONE	0h	Reserved

4.5.2.144 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0 Register

4.5.2.144.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0 Register (Offset = 48h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1867. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6048h
ICSSM1	4862 6048h

Figure 4-909. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU0_FD_ZERO_MAX_0	PRU0_FD_ZERO_MAX_LIMIT_0				PRU0_FD_ZERO_MIN_0		PRU0_FD_ZERO_MIN_0
NONE	R/W1C	R/W				R/W1C		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU0_FD_ZERO_MIN_LIMIT_0				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU0_SD_ACC_SEL0		RESERVED	PRU0_SD_CLK_INV0	PRU0_SD_CLK_SEL0		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1868. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_0	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_LIMIT_0	R/W	0h	
16	PRU0_FD_ZERO_MIN_0	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LIMIT_0	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL0	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV0	R/W	0h	
1:0	PRU0_SD_CLK_SEL0	R/W	0h	

4.5.2.145 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0 Register

4.5.2.145.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0 Register (Offset = 4Ch) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1869. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 604Ch
ICSSM1	4862 604Ch

Figure 4-910. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_0	PRU0_FD_ON_E_MAX_0	PRU0_FD_ONE_MAX_LIMIT_0				PRU0_FD_ON_E_MIN_0	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_0				PRU0_FD_WINDOW_SIZE_0			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE0							
R/W							
0h							

Table 4-1870. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_0	R/W	0h	
22	PRU0_FD_ONE_MAX_0	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LI MIT_0	R/W	0h	
16	PRU0_FD_ONE_MIN_0	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIM IT_0	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZ E_0	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZ E0	R/W	0h	

4.5.2.146 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1 Register

4.5.2.146.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1 Register (Offset = 50h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1871. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6050h
ICSSM1	4862 6050h

Figure 4-911. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU0_FD_ZERO_MAX_1	PRU0_FD_ZERO_MAX_LIMIT_1				PRU0_FD_ZERO_MIN_LIMIT_1		PRU0_FD_ZERO_MIN_1
NONE	R/W1C	R/W				R/W		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU0_FD_ZERO_MIN_LIMIT_1				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU0_SD_ACC_SEL1		RESERVED	PRU0_SD_CLK_INV1	PRU0_SD_CLK_SEL1		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1872. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_1	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_LIMIT_1	R/W	0h	
16	PRU0_FD_ZERO_MIN_1	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LIMIT_1	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL1	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV1	R/W	0h	
1:0	PRU0_SD_CLK_SEL1	R/W	0h	

4.5.2.147 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1 Register

4.5.2.147.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1 Register (Offset = 54h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1873. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6054h
ICSSM1	4862 6054h

Figure 4-912. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_1	PRU0_FD_ON_E_MAX_1	PRU0_FD_ONE_MAX_LIMIT_1				PRU0_FD_ON_E_MIN_1	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_1				PRU0_FD_WINDOW_SIZE_1			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE1							
R/W							
0h							

Table 4-1874. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_1	R/W	0h	
22	PRU0_FD_ONE_MAX_1	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LI MIT_1	R/W	0h	
16	PRU0_FD_ONE_MIN_1	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIM IT_1	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZ E_1	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZ E1	R/W	0h	

4.5.2.148 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2 Register

4.5.2.148.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2 Register (Offset = 58h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1875. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6058h
ICSSM1	4862 6058h

Figure 4-913. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU0_FD_ZERO_MAX_2	PRU0_FD_ZERO_MAX_LIMIT_2				PRU0_FD_ZERO_MIN_LIMIT_2		PRU0_FD_ZERO_MIN_2
NONE	R/W1C	R/W				R/W		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU0_FD_ZERO_MIN_LIMIT_2				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU0_SD_ACC_SEL2		RESERVED	PRU0_SD_CLK_INV2	PRU0_SD_CLK_SEL2		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1876. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_2	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_LIMIT_2	R/W	0h	
16	PRU0_FD_ZERO_MIN_2	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LIMIT_2	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL2	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV2	R/W	0h	
1:0	PRU0_SD_CLK_SEL2	R/W	0h	

4.5.2.149 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2 Register

4.5.2.149.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2 Register (Offset = 5Ch) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1877. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 605Ch
ICSSM1	4862 605Ch

Figure 4-914. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_2	PRU0_FD_ON_E_MAX_2	PRU0_FD_ONE_MAX_LIMIT_2				PRU0_FD_ON_E_MIN_2	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_2				PRU0_FD_WINDOW_SIZE_2			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE2							
R/W							
0h							

Table 4-1878. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_2	R/W	0h	
22	PRU0_FD_ONE_MAX_2	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LI MIT_2	R/W	0h	
16	PRU0_FD_ONE_MIN_2	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIM IT_2	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZ E_2	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZ E2	R/W	0h	

4.5.2.150 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3 Register

4.5.2.150.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3 Register (Offset = 60h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1879. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6060h
ICSSM1	4862 6060h

Figure 4-915. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU0_FD_ZER O_MAX_3	PRU0_FD_ZERO_MAX_LIMIT_3					PRU0_FD_ZER O_MIN_3	
NONE	R/W1C	R/W					R/W1C	
0h	0h	0h					0h	
15	14	13	12	11	10	9	8	
PRU0_FD_ZERO_MIN_LIMIT_3					RESERVED			
R/W					NONE			
0h					0h			
7	6	5	4	3	2	1	0	
RESERVED		PRU0_SD_ACC_SEL3		RESERVED	PRU0_SD_CLK _INV3	PRU0_SD_CLK_SEL3		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1880. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_3	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_L IMIT_3	R/W	0h	
16	PRU0_FD_ZERO_MIN_3	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LI MIT_3	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL3	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV3	R/W	0h	
1:0	PRU0_SD_CLK_SEL3	R/W	0h	

4.5.2.151 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3 Register

4.5.2.151.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3 Register (Offset = 64h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1881. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6064h
ICSSM1	4862 6064h

Figure 4-916. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_3	PRU0_FD_ON_E_MAX_3	PRU0_FD_ONE_MAX_LIMIT_3				PRU0_FD_ON_E_MIN_3	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_3				PRU0_FD_WINDOW_SIZE_3			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE3							
R/W							
0h							

Table 4-1882. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_3	R/W	0h	
22	PRU0_FD_ONE_MAX_3	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LIMIT_3	R/W	0h	
16	PRU0_FD_ONE_MIN_3	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIMIT_3	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZE_3	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZE3	R/W	0h	

4.5.2.152 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4 Register

4.5.2.152.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4 Register (Offset = 68h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1883. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6068h
ICSSM1	4862 6068h

Figure 4-917. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PRU0_FD_ZER O_MAX_4	PRU0_FD_ZERO_MAX_LIMIT_4				PRU0_FD_ZER O_MIN_4	
NONE	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ZERO_MIN_LIMIT_4				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED		PRU0_SD_ACC_SEL4		RESERVED	PRU0_SD_CLK _INV4	PRU0_SD_CLK_SEL4	
NONE		R/W		NONE	R/W	R/W	
0h		0h		0h	0h	0h	

Table 4-1884. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_4	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_L IMIT_4	R/W	0h	
16	PRU0_FD_ZERO_MIN_4	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LI MIT_4	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL4	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV4	R/W	0h	
1:0	PRU0_SD_CLK_SEL4	R/W	0h	

4.5.2.153 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4 Register

4.5.2.153.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4 Register (Offset = 6Ch) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1885. Instance Table

Instance Name	Physical Address
ICSSM0	4802 606Ch
ICSSM1	4862 606Ch

Figure 4-918. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_4	PRU0_FD_ON_E_MAX_4	PRU0_FD_ONE_MAX_LIMIT_4				PRU0_FD_ON_E_MIN_4	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_4				PRU0_FD_WINDOW_SIZE_4			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE4							
R/W							
0h							

Table 4-1886. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_4	R/W	0h	
22	PRU0_FD_ONE_MAX_4	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LIMIT_4	R/W	0h	
16	PRU0_FD_ONE_MIN_4	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIMIT_4	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZE_4	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZE4	R/W	0h	

4.5.2.154 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5 Register

4.5.2.154.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5 Register (Offset = 70h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1887. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6070h
ICSSM1	4862 6070h

Figure 4-919. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PRU0_FD_ZER O_MAX_5	PRU0_FD_ZERO_MAX_LIMIT_5				PRU0_FD_ZER O_MIN_5	
NONE	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ZERO_MIN_LIMIT_5				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED		PRU0_SD_ACC_SEL5		RESERVED	PRU0_SD_CLK _INV5	PRU0_SD_CLK_SEL5	
NONE		R/W		NONE	R/W	R/W	
0h		0h		0h	0h	0h	

Table 4-1888. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_5	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_L IMIT_5	R/W	0h	
16	PRU0_FD_ZERO_MIN_5	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LI MIT_5	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL5	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV5	R/W	0h	
1:0	PRU0_SD_CLK_SEL5	R/W	0h	

4.5.2.155 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5 Register

4.5.2.155.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5 Register (Offset = 74h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1889. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6074h
ICSSM1	4862 6074h

Figure 4-920. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_5	PRU0_FD_ON_E_MAX_5	PRU0_FD_ONE_MAX_LIMIT_5				PRU0_FD_ON_E_MIN_5	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_5				PRU0_FD_WINDOW_SIZE_5			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZES5							
R/W							
0h							

Table 4-1890. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_5	R/W	0h	
22	PRU0_FD_ONE_MAX_5	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LIMIT_5	R/W	0h	
16	PRU0_FD_ONE_MIN_5	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIMIT_5	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZE_5	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZES5	R/W	0h	

4.5.2.156 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6 Register

4.5.2.156.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6 Register (Offset = 78h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1891. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6078h
ICSSM1	4862 6078h

Figure 4-921. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU0_FD_ZER O_MAX_6	PRU0_FD_ZERO_MAX_LIMIT_6					PRU0_FD_ZER O_MIN_6	
NONE	R/W1C	R/W					R/W1C	
0h	0h	0h					0h	
15	14	13	12	11	10	9	8	
PRU0_FD_ZERO_MIN_LIMIT_6					RESERVED			
R/W					NONE			
0h					0h			
7	6	5	4	3	2	1	0	
RESERVED		PRU0_SD_ACC_SEL6		RESERVED	PRU0_SD_CLK _INV6	PRU0_SD_CLK_SEL6		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1892. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_6	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_L IMIT_6	R/W	0h	
16	PRU0_FD_ZERO_MIN_6	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LI MIT_6	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL6	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV6	R/W	0h	
1:0	PRU0_SD_CLK_SEL6	R/W	0h	

4.5.2.157 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6 Register

4.5.2.157.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6 Register (Offset = 7Ch) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1893. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 607Ch
ICSSM1	4862 607Ch

Figure 4-922. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_6	PRU0_FD_ON_E_MAX_6	PRU0_FD_ONE_MAX_LIMIT_6				PRU0_FD_ON_E_MIN_6	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_6				PRU0_FD_WINDOW_SIZE_6			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE6							
R/W							
0h							

Table 4-1894. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_6	R/W	0h	
22	PRU0_FD_ONE_MAX_6	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LI MIT_6	R/W	0h	
16	PRU0_FD_ONE_MIN_6	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIM IT_6	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZ E_6	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZ E6	R/W	0h	

4.5.2.158 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7 Register

4.5.2.158.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7 Register (Offset = 80h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1895. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6080h
ICSSM1	4862 6080h

Figure 4-923. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU0_FD_ZER O_MAX_7	PRU0_FD_ZERO_MAX_LIMIT_7					PRU0_FD_ZER O_MIN_7	
NONE	R/W1C	R/W					R/W1C	
0h	0h	0h					0h	
15	14	13	12	11	10	9	8	
PRU0_FD_ZERO_MIN_LIMIT_7					RESERVED			
R/W					NONE			
0h					0h			
7	6	5	4	3	2	1	0	
RESERVED		PRU0_SD_ACC_SEL7		RESERVED	PRU0_SD_CLK _INV7	PRU0_SD_CLK_SEL7		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1896. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_7	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_L IMIT_7	R/W	0h	
16	PRU0_FD_ZERO_MIN_7	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LI MIT_7	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL7	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV7	R/W	0h	
1:0	PRU0_SD_CLK_SEL7	R/W	0h	

4.5.2.159 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7 Register

4.5.2.159.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7 Register (Offset = 84h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1897. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6084h
ICSSM1	4862 6084h

Figure 4-924. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_7	PRU0_FD_ON_E_MAX_7	PRU0_FD_ONE_MAX_LIMIT_7				PRU0_FD_ON_E_MIN_7	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_7				PRU0_FD_WINDOW_SIZE_7			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE7							
R/W							
0h							

Table 4-1898. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_7	R/W	0h	
22	PRU0_FD_ONE_MAX_7	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LI MIT_7	R/W	0h	
16	PRU0_FD_ONE_MIN_7	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIM IT_7	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZ E_7	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZ E7	R/W	0h	

4.5.2.160 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8 Register

4.5.2.160.1 ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8 Register (Offset = 88h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1899. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6088h
ICSSM1	4862 6088h

Figure 4-925. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU0_FD_ZER O_MAX_8	PRU0_FD_ZERO_MAX_LIMIT_8					PRU0_FD_ZER O_MIN_8	
NONE	R/W1C	R/W					R/W1C	
0h	0h	0h					0h	
15	14	13	12	11	10	9	8	
PRU0_FD_ZERO_MIN_LIMIT_8					RESERVED			
R/W					NONE			
0h					0h			
7	6	5	4	3	2	1	0	
RESERVED		PRU0_SD_ACC_SEL8		RESERVED	PRU0_SD_CLK _INV8	PRU0_SD_CLK_SEL8		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1900. ICSSM_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU0_FD_ZERO_MAX_8	R/W1C	0h	
21:17	PRU0_FD_ZERO_MAX_L IMIT_8	R/W	0h	
16	PRU0_FD_ZERO_MIN_8	R/W1C	0h	
15:11	PRU0_FD_ZERO_MIN_LI MIT_8	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU0_SD_ACC_SEL8	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU0_SD_CLK_INV8	R/W	0h	
1:0	PRU0_SD_CLK_SEL8	R/W	0h	

4.5.2.161 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8 Register

4.5.2.161.1 ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8 Register (Offset = 8Ch) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1901. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 608Ch
ICSSM1	4862 608Ch

Figure 4-926. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU0_FD_EN_8	PRU0_FD_ON_E_MAX_8	PRU0_FD_ONE_MAX_LIMIT_8				PRU0_FD_ON_E_MIN_8	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU0_FD_ONE_MIN_LIMIT_8				PRU0_FD_WINDOW_SIZE_8			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU0_SD_SAMPLE_SIZE8							
R/W							
0h							

Table 4-1902. ICSSM_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU0_FD_EN_8	R/W	0h	
22	PRU0_FD_ONE_MAX_8	R/W1C	0h	
21:17	PRU0_FD_ONE_MAX_LI MIT_8	R/W	0h	
16	PRU0_FD_ONE_MIN_8	R/W1C	0h	
15:11	PRU0_FD_ONE_MIN_LIM IT_8	R/W	0h	
10:8	PRU0_FD_WINDOW_SIZ E_8	R/W	0h	
7:0	PRU0_SD_SAMPLE_SIZ E8	R/W	0h	

4.5.2.162 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG Register

4.5.2.162.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG Register (Offset = 90h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1903. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6090h
ICSSM1	4862 6090h

Figure 4-927. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG Name Register

31	30	29	28	27	26	25	24
PRU1_SD_MAN_REC_CLK_PERIOD							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							PRU1_SD_MA N_CLK_CAL_D ONE
NONE							R
0h							0h
15	14	13	12	11	10	9	8
PRU1_SD_MA N_STATUS	PRU1_SD_CH_SEL				PRU1_SD_MA N_NV_DATA_E N	PRU1_SD_MA N_EN	PRU1_SD_SHA RE_EN
R	R/W				R/W	R/W	R/W
0h	0h				0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1904. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PRU1_SD_MAN_REC_CLK_PERIOD	R	0h	
23:17	RESERVED	NONE	0h	Reserved
16	PRU1_SD_MAN_CLK_CAL_DONE	R	0h	
15	PRU1_SD_MAN_STATUS	R	0h	
14:11	PRU1_SD_CH_SEL	R/W	0h	
10	PRU1_SD_MAN_NV_DATA_EN	R/W	0h	
9	PRU1_SD_MAN_EN	R/W	0h	
8	PRU1_SD_SHARE_EN	R/W	0h	
7:0	RESERVED	NONE	0h	Reserved

4.5.2.163 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0 Register

4.5.2.163.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0 Register (Offset = 94h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1905. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6094h
ICSSM1	4862 6094h

Figure 4-928. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU1_FD_ZERO_MAX_0	PRU1_FD_ZERO_MAX_LIMIT_0				PRU1_FD_ZERO_MIN_0		PRU1_FD_ZERO_MIN_0
NONE	R/W1C	R/W				R/W1C		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU1_FD_ZERO_MIN_LIMIT_0				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU1_SD_ACC_SEL0		RESERVED	PRU1_SD_CLK_INV0	PRU1_SD_CLK_SEL0		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1906. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_0	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_LIMIT_0	R/W	0h	
16	PRU1_FD_ZERO_MIN_0	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LIMIT_0	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL0	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV0	R/W	0h	
1:0	PRU1_SD_CLK_SEL0	R/W	0h	

4.5.2.164 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0 Register

4.5.2.164.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0 Register (Offset = 98h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1907. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6098h
ICSSM1	4862 6098h

Figure 4-929. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU1_FD_EN_0	PRU1_FD_ON_E_MAX_0	PRU1_FD_ONE_MAX_LIMIT_0				PRU1_FD_ON_E_MIN_0	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ONE_MIN_LIMIT_0				PRU1_FD_WINDOW_SIZE_0			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU1_SD_SAMPLE_SIZE0							
R/W							
0h							

Table 4-1908. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_0	R/W	0h	
22	PRU1_FD_ONE_MAX_0	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LI MIT_0	R/W	0h	
16	PRU1_FD_ONE_MIN_0	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIM IT_0	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZ E_0	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZ E0	R/W	0h	

4.5.2.165 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1 Register

4.5.2.165.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1 Register (Offset = 9Ch) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1909. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 609Ch
ICSSM1	4862 609Ch

Figure 4-930. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PRU1_FD_ZER O_MAX_1	PRU1_FD_ZERO_MAX_LIMIT_1				PRU1_FD_ZER O_MIN_1	
NONE	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ZERO_MIN_LIMIT_1				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED		PRU1_SD_ACC_SEL1		RESERVED	PRU1_SD_CLK _INV1	PRU1_SD_CLK_SEL1	
NONE		R/W		NONE	R/W	R/W	
0h		0h		0h	0h	0h	

Table 4-1910. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_1	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_L IMIT_1	R/W	0h	
16	PRU1_FD_ZERO_MIN_1	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LI MIT_1	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL1	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV1	R/W	0h	
1:0	PRU1_SD_CLK_SEL1	R/W	0h	

4.5.2.166 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1 Register

4.5.2.166.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1 Register (Offset = A0h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1911. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60A0h
ICSSM1	4862 60A0h

Figure 4-931. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU1_FD_EN_1	PRU1_FD_ON_E_MAX_1	PRU1_FD_ONE_MAX_LIMIT_1				PRU1_FD_ON_E_MIN_1	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ONE_MIN_LIMIT_1				PRU1_FD_WINDOW_SIZE_1			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU1_SD_SAMPLE_SIZE1							
R/W							
0h							

Table 4-1912. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_1	R/W	0h	
22	PRU1_FD_ONE_MAX_1	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LI MIT_1	R/W	0h	
16	PRU1_FD_ONE_MIN_1	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIM IT_1	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZ E_1	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZ E1	R/W	0h	

4.5.2.167 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2 Register

4.5.2.167.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2 Register (Offset = A4h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1913. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 60A4h
ICSSM1	4862 60A4h

Figure 4-932. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU1_FD_ZERO_MAX_2	PRU1_FD_ZERO_MAX_LIMIT_2				PRU1_FD_ZERO_MIN_LIMIT_2		PRU1_FD_ZERO_MIN_2
NONE	R/W1C	R/W				R/W		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU1_FD_ZERO_MIN_LIMIT_2				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU1_SD_ACC_SEL2		RESERVED	PRU1_SD_CLK_INV2	PRU1_SD_CLK_SEL2		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1914. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_2	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_LIMIT_2	R/W	0h	
16	PRU1_FD_ZERO_MIN_2	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LIMIT_2	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL2	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV2	R/W	0h	
1:0	PRU1_SD_CLK_SEL2	R/W	0h	

4.5.2.168 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2 Register

4.5.2.168.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2 Register (Offset = A8h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1915. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60A8h
ICSSM1	4862 60A8h

Figure 4-933. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
PRU1_FD_EN_2	PRU1_FD_ON_E_MAX_2	PRU1_FD_ONE_MAX_LIMIT_2					PRU1_FD_ON_E_MIN_2	
R/W	R/W1C	R/W					R/W1C	
0h	0h	0h					0h	
15	14	13	12	11	10	9	8	
PRU1_FD_ONE_MIN_LIMIT_2				PRU1_FD_WINDOW_SIZE_2				
R/W				R/W				
0h				0h				
7	6	5	4	3	2	1	0	
PRU1_SD_SAMPLE_SIZE2								
R/W								
0h								

Table 4-1916. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_2	R/W	0h	
22	PRU1_FD_ONE_MAX_2	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LI MIT_2	R/W	0h	
16	PRU1_FD_ONE_MIN_2	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIM IT_2	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZ E_2	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZ E2	R/W	0h	

4.5.2.169 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3 Register

4.5.2.169.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3 Register (Offset = ACh) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1917. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60ACh
ICSSM1	4862 60ACh

Figure 4-934. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PRU1_FD_ZER O_MAX_3	PRU1_FD_ZERO_MAX_LIMIT_3				PRU1_FD_ZER O_MIN_3	
NONE	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ZERO_MIN_LIMIT_3				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED		PRU1_SD_ACC_SEL3		RESERVED	PRU1_SD_CLK _INV3	PRU1_SD_CLK_SEL3	
NONE		R/W		NONE	R/W	R/W	
0h		0h		0h	0h	0h	

Table 4-1918. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_3	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_L IMIT_3	R/W	0h	
16	PRU1_FD_ZERO_MIN_3	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LI MIT_3	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL3	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV3	R/W	0h	
1:0	PRU1_SD_CLK_SEL3	R/W	0h	

4.5.2.170 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3 Register

4.5.2.170.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3 Register (Offset = B0h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1919. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60B0h
ICSSM1	4862 60B0h

Figure 4-935. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU1_FD_EN_3	PRU1_FD_ON_E_MAX_3	PRU1_FD_ONE_MAX_LIMIT_3				PRU1_FD_ON_E_MIN_3	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ONE_MIN_LIMIT_3				PRU1_FD_WINDOW_SIZE_3			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU1_SD_SAMPLE_SIZE3							
R/W							
0h							

Table 4-1920. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_3	R/W	0h	
22	PRU1_FD_ONE_MAX_3	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LIMIT_3	R/W	0h	
16	PRU1_FD_ONE_MIN_3	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIMIT_3	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZE_3	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZE3	R/W	0h	

4.5.2.171 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4 Register

4.5.2.171.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4 Register (Offset = B4h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1921. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 60B4h
ICSSM1	4862 60B4h

Figure 4-936. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PRU1_FD_ZER O_MAX_4	PRU1_FD_ZERO_MAX_LIMIT_4				PRU1_FD_ZER O_MIN_4	
NONE	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ZERO_MIN_LIMIT_4				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED		PRU1_SD_ACC_SEL4		RESERVED	PRU1_SD_CLK _INV4	PRU1_SD_CLK_SEL4	
NONE		R/W		NONE	R/W	R/W	
0h		0h		0h	0h	0h	

Table 4-1922. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_4	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_L IMIT_4	R/W	0h	
16	PRU1_FD_ZERO_MIN_4	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LI MIT_4	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL4	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV4	R/W	0h	
1:0	PRU1_SD_CLK_SEL4	R/W	0h	

4.5.2.172 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4 Register

4.5.2.172.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4 Register (Offset = B8h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1923. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60B8h
ICSSM1	4862 60B8h

Figure 4-937. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU1_FD_EN_4	PRU1_FD_ON_E_MAX_4	PRU1_FD_ONE_MAX_LIMIT_4				PRU1_FD_ON_E_MIN_4	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ONE_MIN_LIMIT_4				PRU1_FD_WINDOW_SIZE_4			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU1_SD_SAMPLE_SIZE4							
R/W							
0h							

Table 4-1924. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_4	R/W	0h	
22	PRU1_FD_ONE_MAX_4	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LIMIT_4	R/W	0h	
16	PRU1_FD_ONE_MIN_4	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIMIT_4	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZE_4	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZE4	R/W	0h	

4.5.2.173 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5 Register

4.5.2.173.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5 Register (Offset = BCh) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1925. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60BCh
ICSSM1	4862 60BCh

Figure 4-938. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU1_FD_ZERO_MAX_5	PRU1_FD_ZERO_MAX_LIMIT_5				PRU1_FD_ZERO_MIN_5		PRU1_FD_ZERO_MIN_5
NONE	R/W1C	R/W				R/W1C		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU1_FD_ZERO_MIN_LIMIT_5				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU1_SD_ACC_SEL5		RESERVED	PRU1_SD_CLK_INV5	PRU1_SD_CLK_SEL5		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1926. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_5	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_LIMIT_5	R/W	0h	
16	PRU1_FD_ZERO_MIN_5	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LIMIT_5	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL5	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV5	R/W	0h	
1:0	PRU1_SD_CLK_SEL5	R/W	0h	

4.5.2.174 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5 Register

4.5.2.174.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5 Register (Offset = C0h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1927. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60C0h
ICSSM1	4862 60C0h

Figure 4-939. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
PRU1_FD_EN_5	PRU1_FD_ON_E_MAX_5	PRU1_FD_ONE_MAX_LIMIT_5					PRU1_FD_ON_E_MIN_5	
R/W	R/W1C	R/W					R/W1C	
0h	0h	0h					0h	
15	14	13	12	11	10	9	8	
PRU1_FD_ONE_MIN_LIMIT_5				PRU1_FD_WINDOW_SIZE_5				
R/W				R/W				
0h				0h				
7	6	5	4	3	2	1	0	
PRU1_SD_SAMPLE_SIZE5								
R/W								
0h								

Table 4-1928. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_5	R/W	0h	
22	PRU1_FD_ONE_MAX_5	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LIMIT_5	R/W	0h	
16	PRU1_FD_ONE_MIN_5	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIMIT_5	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZE_5	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZE5	R/W	0h	

4.5.2.175 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6 Register

4.5.2.175.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6 Register (Offset = C4h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1929. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 60C4h
ICSSM1	4862 60C4h

Figure 4-940. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU1_FD_ZERO_MAX_6	PRU1_FD_ZERO_MAX_LIMIT_6				PRU1_FD_ZERO_MIN_LIMIT_6		PRU1_FD_ZERO_MIN_6
NONE	R/W1C	R/W				R/W		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU1_FD_ZERO_MIN_LIMIT_6				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU1_SD_ACC_SEL6		RESERVED	PRU1_SD_CLK_INV6	PRU1_SD_CLK_SEL6		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1930. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_6	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_LIMIT_6	R/W	0h	
16	PRU1_FD_ZERO_MIN_6	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LIMIT_6	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL6	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV6	R/W	0h	
1:0	PRU1_SD_CLK_SEL6	R/W	0h	

4.5.2.176 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6 Register

4.5.2.176.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6 Register (Offset = C8h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1931. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60C8h
ICSSM1	4862 60C8h

Figure 4-941. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU1_FD_EN_6	PRU1_FD_ON_E_MAX_6	PRU1_FD_ONE_MAX_LIMIT_6				PRU1_FD_ON_E_MIN_6	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ONE_MIN_LIMIT_6				PRU1_FD_WINDOW_SIZE_6			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU1_SD_SAMPLE_SIZE6							
R/W							
0h							

Table 4-1932. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_6	R/W	0h	
22	PRU1_FD_ONE_MAX_6	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LI MIT_6	R/W	0h	
16	PRU1_FD_ONE_MIN_6	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIM IT_6	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZ E_6	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZ E6	R/W	0h	

4.5.2.177 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7 Register

4.5.2.177.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7 Register (Offset = CCh) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1933. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60CCh
ICSSM1	4862 60CCh

Figure 4-942. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	PRU1_FD_ZER O_MAX_7	PRU1_FD_ZERO_MAX_LIMIT_7					PRU1_FD_ZER O_MIN_7
NONE	R/W1C	R/W					R/W1C
0h	0h	0h					0h
15	14	13	12	11	10	9	8
PRU1_FD_ZERO_MIN_LIMIT_7					RESERVED		
R/W					NONE		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED	PRU1_SD_ACC_SEL7			RESERVED	PRU1_SD_CLK _INV7	PRU1_SD_CLK_SEL7	
NONE	R/W			NONE	R/W	R/W	
0h	0h			0h	0h	0h	

Table 4-1934. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_7	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_L IMIT_7	R/W	0h	
16	PRU1_FD_ZERO_MIN_7	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LI MIT_7	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL7	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV7	R/W	0h	
1:0	PRU1_SD_CLK_SEL7	R/W	0h	

4.5.2.178 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7 Register

4.5.2.178.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7 Register (Offset = D0h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1935. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60D0h
ICSSM1	4862 60D0h

Figure 4-943. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
PRU1_FD_EN_7	PRU1_FD_ON_E_MAX_7	PRU1_FD_ONE_MAX_LIMIT_7					PRU1_FD_ON_E_MIN_7	
R/W	R/W1C	R/W					R/W1C	
0h	0h	0h					0h	
15	14	13	12	11	10	9	8	
PRU1_FD_ONE_MIN_LIMIT_7				PRU1_FD_WINDOW_SIZE_7				
R/W				R/W				
0h				0h				
7	6	5	4	3	2	1	0	
PRU1_SD_SAMPLE_SIZE7								
R/W								
0h								

Table 4-1936. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_7	R/W	0h	
22	PRU1_FD_ONE_MAX_7	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LIMIT_7	R/W	0h	
16	PRU1_FD_ONE_MIN_7	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIMIT_7	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZE_7	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZE7	R/W	0h	

4.5.2.179 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8 Register

4.5.2.179.1 ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8 Register (Offset = D4h) [reset = 0h]

SD Register

Return to [Summary Table](#)**Table 4-1937. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 60D4h
ICSSM1	4862 60D4h

Figure 4-944. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8 Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED	PRU1_FD_ZERO_MAX_8	PRU1_FD_ZERO_MAX_LIMIT_8				PRU1_FD_ZERO_MIN_LIMIT_8		PRU1_FD_ZERO_MIN_8
NONE	R/W1C	R/W				R/W1C		R/W1C
0h	0h	0h				0h		0h
15	14	13	12	11	10	9	8	
PRU1_FD_ZERO_MIN_LIMIT_8				RESERVED				
R/W				NONE				
0h				0h				
7	6	5	4	3	2	1	0	
RESERVED		PRU1_SD_ACC_SEL8		RESERVED	PRU1_SD_CLK_INV8	PRU1_SD_CLK_SEL8		
NONE		R/W		NONE	R/W	R/W		
0h		0h		0h	0h	0h		

Table 4-1938. ICSSM_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22	PRU1_FD_ZERO_MAX_8	R/W1C	0h	
21:17	PRU1_FD_ZERO_MAX_LIMIT_8	R/W	0h	
16	PRU1_FD_ZERO_MIN_8	R/W1C	0h	
15:11	PRU1_FD_ZERO_MIN_LIMIT_8	R/W	0h	
10:6	RESERVED	NONE	0h	Reserved
5:4	PRU1_SD_ACC_SEL8	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	PRU1_SD_CLK_INV8	R/W	0h	
1:0	PRU1_SD_CLK_SEL8	R/W	0h	

4.5.2.180 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8 Register

4.5.2.180.1 ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8 Register (Offset = D8h) [reset = 0h]

SD Register

Return to [Summary Table](#)

Table 4-1939. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60D8h
ICSSM1	4862 60D8h

Figure 4-945. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
PRU1_FD_EN_8	PRU1_FD_ON_E_MAX_8	PRU1_FD_ONE_MAX_LIMIT_8				PRU1_FD_ON_E_MIN_8	
R/W	R/W1C	R/W				R/W1C	
0h	0h	0h				0h	
15	14	13	12	11	10	9	8
PRU1_FD_ONE_MIN_LIMIT_8				PRU1_FD_WINDOW_SIZE_8			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRU1_SD_SAMPLE_SIZE8							
R/W							
0h							

Table 4-1940. ICSSM_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23	PRU1_FD_EN_8	R/W	0h	
22	PRU1_FD_ONE_MAX_8	R/W1C	0h	
21:17	PRU1_FD_ONE_MAX_LI MIT_8	R/W	0h	
16	PRU1_FD_ONE_MIN_8	R/W1C	0h	
15:11	PRU1_FD_ONE_MIN_LIM IT_8	R/W	0h	
10:8	PRU1_FD_WINDOW_SIZ E_8	R/W	0h	
7:0	PRU1_SD_SAMPLE_SIZ E8	R/W	0h	

4.5.2.181 ICSSM_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG Register

4.5.2.181.1 ICSSM_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG Register (Offset = E0h) [reset = Fh]

ED Register

Return to [Summary Table](#)**Table 4-1941. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 60E0h
ICSSM1	4862 60E0h

Figure 4-946. ICSSM_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_RX_DIV_FACTOR							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU0_ED_RX_DIV_FACTOR							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_RX_DIV_FACTOR_FRAC	RESERVED						
R/W	NONE						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED			PRU0_ED_RX_CLK_SEL	PRU0_ED_RX_SB_POL	PRU0_ED_RX_SAMPLE_SIZE		
NONE			R/W	R/W	R/W		
0h			0h	1h	7h		

Table 4-1942. ICSSM_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU0_ED_RX_DIV_FACTOR	R/W	0h	
15	PRU0_ED_RX_DIV_FACTOR_FRAC	R/W	0h	
14:5	RESERVED	NONE	0h	Reserved
4	PRU0_ED_RX_CLK_SEL	R/W	0h	
3	PRU0_ED_RX_SB_POL	R/W	1h	
2:0	PRU0_ED_RX_SAMPLE_SIZE	R/W	7h	

4.5.2.182 ICSSM_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG Register

4.5.2.182.1 ICSSM_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG Register (Offset = E4h) [reset = 700h]

Register

Return to [Summary Table](#)

Table 4-1943. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60E4h
ICSSM1	4862 60E4h

Figure 4-947. ICSSM_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_TX_DIV_FACTOR							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU0_ED_TX_DIV_FACTOR							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_TX_DIV_FACTOR_FRAC	RESERVED			PRU0_ENDAT_SHARE_EN	PRU0_ENDAT2_CLK_SYNC	PRU0_ENDAT1_CLK_SYNC	PRU0_ENDAT0_CLK_SYNC
R/W	NONE			R/W	R	R	R
0h	0h			0h	1h	1h	1h
7	6	5	4	3	2	1	0
PRU0_ED_BUS_Y_2	PRU0_ED_BUS_Y_1	PRU0_ED_BUS_Y_0	PRU0_ED_TX_CLK_SEL	RESERVED			
R	R	R	R/W	NONE			
0h	0h	0h	0h	0h			

Table 4-1944. ICSSM_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU0_ED_TX_DIV_FACTOR	R/W	0h	
15	PRU0_ED_TX_DIV_FACTOR_FRAC	R/W	0h	
14:12	RESERVED	NONE	0h	Reserved
11	PRU0_ENDAT_SHARE_EN	R/W	0h	
10	PRU0_ENDAT2_CLK_SYNC	R	1h	
9	PRU0_ENDAT1_CLK_SYNC	R	1h	
8	PRU0_ENDAT0_CLK_SYNC	R	1h	
7	PRU0_ED_BUSY_2	R	0h	
6	PRU0_ED_BUSY_1	R	0h	
5	PRU0_ED_BUSY_0	R	0h	
4	PRU0_ED_TX_CLK_SEL	R/W	0h	
3:0	RESERVED	NONE	0h	Reserved

4.5.2.183 ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG Register

4.5.2.183.1 ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG Register (Offset = E8h) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1945. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60E8h
ICSSM1	4862 60E8h

Figure 4-948. ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_TX_FIFO_SWAP_BITS0	PRU0_ED_SW_CLK_OUT0	PRU0_ED_CLK_OUT_OVR_EN0	PRU0_ED_RX_SNOOP0	PRU0_ED_RX_FRAME_SIZE0			
R/W	R/W	R/W	R	R/W			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
PRU0_ED_RX_FRAME_SIZE0							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_TX_FRAME_SIZE0					PRU0_ED_TX_WDLY0		
R/W					R/W		
0h					0h		
7	6	5	4	3	2	1	0
PRU0_ED_TX_WDLY0							
R/W							
0h							

Table 4-1946. ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRU0_ED_TX_FIFO_SWAP_BITS0	R/W	0h	
30	PRU0_ED_SW_CLK_OUT0	R/W	0h	
29	PRU0_ED_CLK_OUT_OVR_EN0	R/W	0h	
28	PRU0_ED_RX_SNOOP0	R	0h	
27:16	PRU0_ED_RX_FRAME_SIZE0	R/W	0h	
15:11	PRU0_ED_TX_FRAME_SIZE0	R/W	0h	
10:0	PRU0_ED_TX_WDLY0	R/W	0h	

4.5.2.184 ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG Register

4.5.2.184.1 ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG Register (Offset = ECh) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1947. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60ECh
ICSSM1	4862 60ECh

Figure 4-949. ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_RX_EN_COUNTER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU0_ED_RX_EN_COUNTER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_TST_DELAY_COUNTER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PRU0_ED_TST_DELAY_COUNTER0							
R/W							
0h							

Table 4-1948. ICSSM_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU0_ED_RX_EN_COUNTER0	R/W	0h	
15:0	PRU0_ED_TST_DELAY_COUNTER0	R/W	0h	

4.5.2.185 ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG Register

4.5.2.185.1 ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG Register (Offset = F0h) [reset = 0h]

ED Register

Return to [Summary Table](#)**Table 4-1949. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 60F0h
ICSSM1	4862 60F0h

Figure 4-950. ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_TX_FIFO_SWAP_BITS1	PRU0_ED_SW_CLK_OUT1	PRU0_ED_CLK_OUT_OVR_EN1	PRU0_ED_RX_SNOOP1	PRU0_ED_RX_FRAME_SIZE1			
R/W	R/W	R/W	R	R/W			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
PRU0_ED_RX_FRAME_SIZE1							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_TX_FRAME_SIZE1					PRU0_ED_TX_WDLY1		
R/W					R/W		
0h					0h		
7	6	5	4	3	2	1	0
PRU0_ED_TX_WDLY1							
R/W							
0h							

Table 4-1950. ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRU0_ED_TX_FIFO_SWAP_BITS1	R/W	0h	
30	PRU0_ED_SW_CLK_OUT1	R/W	0h	
29	PRU0_ED_CLK_OUT_OVR_EN1	R/W	0h	
28	PRU0_ED_RX_SNOOP1	R	0h	
27:16	PRU0_ED_RX_FRAME_SIZE1	R/W	0h	
15:11	PRU0_ED_TX_FRAME_SIZE1	R/W	0h	
10:0	PRU0_ED_TX_WDLY1	R/W	0h	

4.5.2.186 ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG Register

4.5.2.186.1 ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG Register (Offset = F4h) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1951. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60F4h
ICSSM1	4862 60F4h

Figure 4-951. ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_RX_EN_COUNTER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU0_ED_RX_EN_COUNTER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_TST_DELAY_COUNTER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PRU0_ED_TST_DELAY_COUNTER1							
R/W							
0h							

Table 4-1952. ICSSM_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU0_ED_RX_EN_COUNTER1	R/W	0h	
15:0	PRU0_ED_TST_DELAY_COUNTER1	R/W	0h	

4.5.2.187 ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG Register

4.5.2.187.1 ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG Register (Offset = F8h) [reset = 0h]

ED Register

Return to [Summary Table](#)**Table 4-1953. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 60F8h
ICSSM1	4862 60F8h

Figure 4-952. ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_TX_FIFO_SWAP_BITS2	PRU0_ED_SW_CLK_OUT2	PRU0_ED_CLK_OUT_OVR_EN2	PRU0_ED_RX_SNOOP2	PRU0_ED_RX_FRAME_SIZE2			
R/W	R/W	R/W	R	R/W			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
PRU0_ED_RX_FRAME_SIZE2							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_TX_FRAME_SIZE2					PRU0_ED_TX_WDLY2		
R/W					R/W		
0h					0h		
7	6	5	4	3	2	1	0
PRU0_ED_TX_WDLY2							
R/W							
0h							

Table 4-1954. ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRU0_ED_TX_FIFO_SWAP_BITS2	R/W	0h	
30	PRU0_ED_SW_CLK_OUT2	R/W	0h	
29	PRU0_ED_CLK_OUT_OVR_EN2	R/W	0h	
28	PRU0_ED_RX_SNOOP2	R	0h	
27:16	PRU0_ED_RX_FRAME_SIZE2	R/W	0h	
15:11	PRU0_ED_TX_FRAME_SIZE2	R/W	0h	
10:0	PRU0_ED_TX_WDLY2	R/W	0h	

4.5.2.188 ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG Register

4.5.2.188.1 ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG Register (Offset = FCh) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1955. Instance Table

Instance Name	Physical Address
ICSSM0	4802 60FCh
ICSSM1	4862 60FCh

Figure 4-953. ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG Name Register

31	30	29	28	27	26	25	24
PRU0_ED_RX_EN_COUNTER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU0_ED_RX_EN_COUNTER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU0_ED_TST_DELAY_COUNTER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PRU0_ED_TST_DELAY_COUNTER2							
R/W							
0h							

Table 4-1956. ICSSM_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU0_ED_RX_EN_COUNTER2	R/W	0h	
15:0	PRU0_ED_TST_DELAY_COUNTER2	R/W	0h	

4.5.2.189 ICSSM_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG Register

4.5.2.189.1 ICSSM_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG Register (Offset = 100h) [reset = Fh]

ED Register

Return to [Summary Table](#)

Table 4-1957. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6100h
ICSSM1	4862 6100h

Figure 4-954. ICSSM_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_RX_DIV_FACTOR							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU1_ED_RX_DIV_FACTOR							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_RX_DIV_FACTOR_FRAC	RESERVED						
R/W	NONE						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED			PRU1_ED_RX_CLK_SEL	PRU1_ED_RX_SB_POL	PRU1_ED_RX_SAMPLE_SIZE		
NONE			R/W	R/W	R/W		
0h			0h	1h	7h		

Table 4-1958. ICSSM_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU1_ED_RX_DIV_FACTOR	R/W	0h	
15	PRU1_ED_RX_DIV_FACTOR_FRAC	R/W	0h	
14:5	RESERVED	NONE	0h	Reserved
4	PRU1_ED_RX_CLK_SEL	R/W	0h	
3	PRU1_ED_RX_SB_POL	R/W	1h	
2:0	PRU1_ED_RX_SAMPLE_SIZE	R/W	7h	

4.5.2.190 ICSSM_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG Register

4.5.2.190.1 ICSSM_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG Register (Offset = 104h) [reset = 700h]

ED Register

Return to [Summary Table](#)

Table 4-1959. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6104h
ICSSM1	4862 6104h

Figure 4-955. ICSSM_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_TX_DIV_FACTOR							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU1_ED_TX_DIV_FACTOR							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_TX_DIV_FACTOR_FRAC	RESERVED			PRU1_ENDAT_SHARE_EN	PRU1_ENDAT2_CLK_SYNC	PRU1_ENDAT1_CLK_SYNC	PRU1_ENDAT0_CLK_SYNC
R/W	NONE			R/W	R	R	R
0h	0h			0h	1h	1h	1h
7	6	5	4	3	2	1	0
PRU1_ED_BUS_Y_2	PRU1_ED_BUS_Y_1	PRU1_ED_BUS_Y_0	PRU1_ED_TX_CLK_SEL	RESERVED			
R	R	R	R/W	NONE			
0h	0h	0h	0h	0h			

Table 4-1960. ICSSM_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU1_ED_TX_DIV_FACTOR	R/W	0h	
15	PRU1_ED_TX_DIV_FACTOR_FRAC	R/W	0h	
14:12	RESERVED	NONE	0h	Reserved
11	PRU1_ENDAT_SHARE_EN	R/W	0h	
10	PRU1_ENDAT2_CLK_SYNC	R	1h	
9	PRU1_ENDAT1_CLK_SYNC	R	1h	
8	PRU1_ENDAT0_CLK_SYNC	R	1h	
7	PRU1_ED_BUSY_2	R	0h	
6	PRU1_ED_BUSY_1	R	0h	
5	PRU1_ED_BUSY_0	R	0h	
4	PRU1_ED_TX_CLK_SEL	R/W	0h	
3:0	RESERVED	NONE	0h	Reserved

4.5.2.191 ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG Register

4.5.2.191.1 ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG Register (Offset = 108h) [reset = 0h]

ED Register

Return to [Summary Table](#)**Table 4-1961. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6108h
ICSSM1	4862 6108h

Figure 4-956. ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_TX_FIFO_SWAP_BITS0	PRU1_ED_SW_CLK_OUT0	PRU1_ED_CLK_OUT_OVR_EN0	PRU1_ED_RX_SNOOP0	PRU1_ED_RX_FRAME_SIZE0			
R/W	R/W	R/W	R	R/W			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
PRU1_ED_RX_FRAME_SIZE0							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_TX_FRAME_SIZE0					PRU1_ED_TX_WDLY0		
R/W					R/W		
0h					0h		
7	6	5	4	3	2	1	0
PRU1_ED_TX_WDLY0							
R/W							
0h							

Table 4-1962. ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRU1_ED_TX_FIFO_SWAP_BITS0	R/W	0h	
30	PRU1_ED_SW_CLK_OUT0	R/W	0h	
29	PRU1_ED_CLK_OUT_OVR_EN0	R/W	0h	
28	PRU1_ED_RX_SNOOP0	R	0h	
27:16	PRU1_ED_RX_FRAME_SIZE0	R/W	0h	
15:11	PRU1_ED_TX_FRAME_SIZE0	R/W	0h	
10:0	PRU1_ED_TX_WDLY0	R/W	0h	

4.5.2.192 ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG Register

4.5.2.192.1 ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG Register (Offset = 10Ch) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1963. Instance Table

Instance Name	Physical Address
ICSSM0	4802 610Ch
ICSSM1	4862 610Ch

Figure 4-957. ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_RX_EN_COUNTER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU1_ED_RX_EN_COUNTER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_TST_DELAY_COUNTER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PRU1_ED_TST_DELAY_COUNTER0							
R/W							
0h							

Table 4-1964. ICSSM_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU1_ED_RX_EN_COUNTER0	R/W	0h	
15:0	PRU1_ED_TST_DELAY_COUNTER0	R/W	0h	

4.5.2.193 ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG Register

4.5.2.193.1 ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG Register (Offset = 110h) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1965. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6110h
ICSSM1	4862 6110h

Figure 4-958. ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_TX_FIFO_SWAP_BITS1	PRU1_ED_SW_CLK_OUT1	PRU1_ED_CLK_OUT_OVR_EN1	PRU1_ED_RX_SNOOP1	PRU1_ED_RX_FRAME_SIZE1			
R/W	R/W	R/W	R	R/W			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
PRU1_ED_RX_FRAME_SIZE1							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_TX_FRAME_SIZE1					PRU1_ED_TX_WDLY1		
R/W					R/W		
0h					0h		
7	6	5	4	3	2	1	0
PRU1_ED_TX_WDLY1							
R/W							
0h							

Table 4-1966. ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRU1_ED_TX_FIFO_SWAP_BITS1	R/W	0h	
30	PRU1_ED_SW_CLK_OUT1	R/W	0h	
29	PRU1_ED_CLK_OUT_OVR_EN1	R/W	0h	
28	PRU1_ED_RX_SNOOP1	R	0h	
27:16	PRU1_ED_RX_FRAME_SIZE1	R/W	0h	
15:11	PRU1_ED_TX_FRAME_SIZE1	R/W	0h	
10:0	PRU1_ED_TX_WDLY1	R/W	0h	

4.5.2.194 ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG Register

4.5.2.194.1 ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG Register (Offset = 114h) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1967. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6114h
ICSSM1	4862 6114h

Figure 4-959. ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_RX_EN_COUNTER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU1_ED_RX_EN_COUNTER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_TST_DELAY_COUNTER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PRU1_ED_TST_DELAY_COUNTER1							
R/W							
0h							

Table 4-1968. ICSSM_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU1_ED_RX_EN_COUNTER1	R/W	0h	
15:0	PRU1_ED_TST_DELAY_COUNTER1	R/W	0h	

4.5.2.195 ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG Register

4.5.2.195.1 ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG Register (Offset = 118h) [reset = 0h]

ED Register

Return to [Summary Table](#)**Table 4-1969. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6118h
ICSSM1	4862 6118h

Figure 4-960. ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_TX_FIFO_SWAP_BITS2	PRU1_ED_SW_CLK_OUT2	PRU1_ED_CLK_OUT_OVR_EN2	PRU1_ED_RX_SNOOP2	PRU1_ED_RX_FRAME_SIZE2			
R/W	R/W	R/W	R	R/W			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
PRU1_ED_RX_FRAME_SIZE2							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_TX_FRAME_SIZE2					PRU1_ED_TX_WDLY2		
R/W					R/W		
0h					0h		
7	6	5	4	3	2	1	0
PRU1_ED_TX_WDLY2							
R/W							
0h							

Table 4-1970. ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRU1_ED_TX_FIFO_SWAP_BITS2	R/W	0h	
30	PRU1_ED_SW_CLK_OUT2	R/W	0h	
29	PRU1_ED_CLK_OUT_OVR_EN2	R/W	0h	
28	PRU1_ED_RX_SNOOP2	R	0h	
27:16	PRU1_ED_RX_FRAME_SIZE2	R/W	0h	
15:11	PRU1_ED_TX_FRAME_SIZE2	R/W	0h	
10:0	PRU1_ED_TX_WDLY2	R/W	0h	

4.5.2.196 ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG Register

4.5.2.196.1 ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG Register (Offset = 11Ch) [reset = 0h]

ED Register

Return to [Summary Table](#)

Table 4-1971. Instance Table

Instance Name	Physical Address
ICSSM0	4802 611Ch
ICSSM1	4862 611Ch

Figure 4-961. ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG Name Register

31	30	29	28	27	26	25	24
PRU1_ED_RX_EN_COUNTER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PRU1_ED_RX_EN_COUNTER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PRU1_ED_TST_DELAY_COUNTER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PRU1_ED_TST_DELAY_COUNTER2							
R/W							
0h							

Table 4-1972. ICSSM_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PRU1_ED_RX_EN_COUNTER2	R/W	0h	
15:0	PRU1_ED_TST_DELAY_COUNTER2	R/W	0h	

4.5.2.197 ICSSM_PR1_CFG_SLV_RTU0_POKE_EN0_REG Register

4.5.2.197.1 ICSSM_PR1_CFG_SLV_RTU0_POKE_EN0_REG Register (Offset = 124h) [reset = 0h]

RTU PRU Poke Enable

Return to [Summary Table](#)

Table 4-1973. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6124h
ICSSM1	4862 6124h

Figure 4-962. ICSSM_PR1_CFG_SLV_RTU0_POKE_EN0_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1974. ICSSM_PR1_CFG_SLV_RTU0_POKE_EN0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.198 ICSSM_PR1_CFG_SLV_RTU1_POKE_EN0_REG Register

4.5.2.198.1 ICSSM_PR1_CFG_SLV_RTU1_POKE_EN0_REG Register (Offset = 12Ch) [reset = 0h]

RTU PRU Poke Enable

Return to [Summary Table](#)

Table 4-1975. Instance Table

Instance Name	Physical Address
ICSSM0	4802 612Ch
ICSSM1	4862 612Ch

Figure 4-963. ICSSM_PR1_CFG_SLV_RTU1_POKE_EN0_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1976. ICSSM_PR1_CFG_SLV_RTU1_POKE_EN0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.199 ICSSM_PR1_CFG_SLV_PWM0 Register

4.5.2.199.1 ICSSM_PR1_CFG_SLV_PWM0 Register (Offset = 130h) [reset = 0h]

PWM0 Safety Config

Return to [Summary Table](#)

Table 4-1977. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6130h
ICSSM1	4862 6130h

Figure 4-964. ICSSM_PR1_CFG_SLV_PWM0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1978. ICSSM_PR1_CFG_SLV_PWM0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.200 ICSSM_PR1_CFG_SLV_PWM1 Register

4.5.2.200.1 ICSSM_PR1_CFG_SLV_PWM1 Register (Offset = 134h) [reset = 0h]

PWM1 Safety Config

Return to [Summary Table](#)

Table 4-1979. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6134h
ICSSM1	4862 6134h

Figure 4-965. ICSSM_PR1_CFG_SLV_PWM1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1980. ICSSM_PR1_CFG_SLV_PWM1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.201 ICSSM_PR1_CFG_SLV_PWM2 Register

4.5.2.201.1 ICSSM_PR1_CFG_SLV_PWM2 Register (Offset = 138h) [reset = 0h]

PWM2 Safety Config

Return to [Summary Table](#)

Table 4-1981. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6138h
ICSSM1	4862 6138h

Figure 4-966. ICSSM_PR1_CFG_SLV_PWM2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1982. ICSSM_PR1_CFG_SLV_PWM2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.202 ICSSM_PR1_CFG_SLV_PWM3 Register

4.5.2.202.1 ICSSM_PR1_CFG_SLV_PWM3 Register (Offset = 13Ch) [reset = 0h]

PWM3 Safety Config

Return to [Summary Table](#)

Table 4-1983. Instance Table

Instance Name	Physical Address
ICSSM0	4802 613Ch
ICSSM1	4862 613Ch

Figure 4-967. ICSSM_PR1_CFG_SLV_PWM3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1984. ICSSM_PR1_CFG_SLV_PWM3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.203 ICSSM_PR1_CFG_SLV_PWM0_0 Register

4.5.2.203.1 ICSSM_PR1_CFG_SLV_PWM0_0 Register (Offset = 140h) [reset = 0h]

PWM0 State Config0

Return to [Summary Table](#)**Table 4-1985. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6140h
ICSSM1	4862 6140h

Figure 4-968. ICSSM_PR1_CFG_SLV_PWM0_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1986. ICSSM_PR1_CFG_SLV_PWM0_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.204 ICSSM_PR1_CFG_SLV_PWM0_1 Register

4.5.2.204.1 ICSSM_PR1_CFG_SLV_PWM0_1 Register (Offset = 144h) [reset = 0h]

PWM0 State Config1

Return to [Summary Table](#)

Table 4-1987. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6144h
ICSSM1	4862 6144h

Figure 4-969. ICSSM_PR1_CFG_SLV_PWM0_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1988. ICSSM_PR1_CFG_SLV_PWM0_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.205 ICSSM_PR1_CFG_SLV_PWM0_2 Register

4.5.2.205.1 ICSSM_PR1_CFG_SLV_PWM0_2 Register (Offset = 148h) [reset = 0h]

PWM0 State Config2

Return to [Summary Table](#)**Table 4-1989. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6148h
ICSSM1	4862 6148h

Figure 4-970. ICSSM_PR1_CFG_SLV_PWM0_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1990. ICSSM_PR1_CFG_SLV_PWM0_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.206 ICSSM_PR1_CFG_SLV_PWM1_0 Register

4.5.2.206.1 ICSSM_PR1_CFG_SLV_PWM1_0 Register (Offset = 14Ch) [reset = 0h]

PWM1 State Config0

Return to [Summary Table](#)

Table 4-1991. Instance Table

Instance Name	Physical Address
ICSSM0	4802 614Ch
ICSSM1	4862 614Ch

Figure 4-971. ICSSM_PR1_CFG_SLV_PWM1_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1992. ICSSM_PR1_CFG_SLV_PWM1_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.207 ICSSM_PR1_CFG_SLV_PWM1_1 Register

4.5.2.207.1 ICSSM_PR1_CFG_SLV_PWM1_1 Register (Offset = 150h) [reset = 0h]

PWM1 State Config1

Return to [Summary Table](#)

Table 4-1993. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6150h
ICSSM1	4862 6150h

Figure 4-972. ICSSM_PR1_CFG_SLV_PWM1_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1994. ICSSM_PR1_CFG_SLV_PWM1_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.208 ICSSM_PR1_CFG_SLV_PWM1_2 Register

4.5.2.208.1 ICSSM_PR1_CFG_SLV_PWM1_2 Register (Offset = 154h) [reset = 0h]

PWM1 State Config2

Return to [Summary Table](#)

Table 4-1995. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6154h
ICSSM1	4862 6154h

Figure 4-973. ICSSM_PR1_CFG_SLV_PWM1_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1996. ICSSM_PR1_CFG_SLV_PWM1_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.209 ICSSM_PR1_CFG_SLV_PWM2_0 Register

4.5.2.209.1 ICSSM_PR1_CFG_SLV_PWM2_0 Register (Offset = 158h) [reset = 0h]

PWM2 State Config0

Return to [Summary Table](#)

Table 4-1997. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6158h
ICSSM1	4862 6158h

Figure 4-974. ICSSM_PR1_CFG_SLV_PWM2_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-1998. ICSSM_PR1_CFG_SLV_PWM2_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.210 ICSSM_PR1_CFG_SLV_PWM2_1 Register

4.5.2.210.1 ICSSM_PR1_CFG_SLV_PWM2_1 Register (Offset = 15Ch) [reset = 0h]

PWM2 State Config1

Return to [Summary Table](#)

Table 4-1999. Instance Table

Instance Name	Physical Address
ICSSM0	4802 615Ch
ICSSM1	4862 615Ch

Figure 4-975. ICSSM_PR1_CFG_SLV_PWM2_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2000. ICSSM_PR1_CFG_SLV_PWM2_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.211 ICSSM_PR1_CFG_SLV_PWM2_2 Register

4.5.2.211.1 ICSSM_PR1_CFG_SLV_PWM2_2 Register (Offset = 160h) [reset = 0h]

PWM2 State Config2

Return to [Summary Table](#)**Table 4-2001. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6160h
ICSSM1	4862 6160h

Figure 4-976. ICSSM_PR1_CFG_SLV_PWM2_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2002. ICSSM_PR1_CFG_SLV_PWM2_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.212 ICSSM_PR1_CFG_SLV_PWM3_0 Register

4.5.2.212.1 ICSSM_PR1_CFG_SLV_PWM3_0 Register (Offset = 164h) [reset = 0h]

PWM3 State Config0

Return to [Summary Table](#)

Table 4-2003. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6164h
ICSSM1	4862 6164h

Figure 4-977. ICSSM_PR1_CFG_SLV_PWM3_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2004. ICSSM_PR1_CFG_SLV_PWM3_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.213 ICSSM_PR1_CFG_SLV_PWM3_1 Register

4.5.2.213.1 ICSSM_PR1_CFG_SLV_PWM3_1 Register (Offset = 168h) [reset = 0h]

PWM3 State Config1

Return to [Summary Table](#)

Table 4-2005. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6168h
ICSSM1	4862 6168h

Figure 4-978. ICSSM_PR1_CFG_SLV_PWM3_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2006. ICSSM_PR1_CFG_SLV_PWM3_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.214 ICSSM_PR1_CFG_SLV_PWM3_2 Register

4.5.2.214.1 ICSSM_PR1_CFG_SLV_PWM3_2 Register (Offset = 16Ch) [reset = 0h]

PWM3 State Config2

Return to [Summary Table](#)
Table 4-2007. Instance Table

Instance Name	Physical Address
ICSSM0	4802 616Ch
ICSSM1	4862 616Ch

Figure 4-979. ICSSM_PR1_CFG_SLV_PWM3_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2008. ICSSM_PR1_CFG_SLV_PWM3_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.215 ICSSM_PR1_CFG_SLV_SPIN_LOCK0 Register

4.5.2.215.1 ICSSM_PR1_CFG_SLV_SPIN_LOCK0 Register (Offset = 170h) [reset = 0h]

Spin Lock

Return to [Summary Table](#)

Table 4-2009. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6170h
ICSSM1	4862 6170h

Figure 4-980. ICSSM_PR1_CFG_SLV_SPIN_LOCK0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2010. ICSSM_PR1_CFG_SLV_SPIN_LOCK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.216 ICSSM_PR1_CFG_SLV_SPIN_LOCK1 Register

4.5.2.216.1 ICSSM_PR1_CFG_SLV_SPIN_LOCK1 Register (Offset = 174h) [reset = 0h]

Spin Lock

Return to [Summary Table](#)

Table 4-2011. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6174h
ICSSM1	4862 6174h

Figure 4-981. ICSSM_PR1_CFG_SLV_SPIN_LOCK1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2012. ICSSM_PR1_CFG_SLV_SPIN_LOCK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.217 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG0 Register

4.5.2.217.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG0 Register (Offset = 178h) [reset = 0h]

PA STATS PDSP0 Vector

Return to [Summary Table](#)**Table 4-2013. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6178h
ICSSM1	4862 6178h

Figure 4-982. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2014. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.218 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT0 Register

4.5.2.218.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT0 Register (Offset = 17Ch) [reset = 0h]

PA STATS PDSP0 Status

Return to [Summary Table](#)

Table 4-2015. Instance Table

Instance Name	Physical Address
ICSSM0	4802 617Ch
ICSSM1	4862 617Ch

Figure 4-983. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2016. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.219 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG1 Register

4.5.2.219.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG1 Register (Offset = 180h) [reset = 0h]

PA STATS PDSP1 Vector

Return to [Summary Table](#)**Table 4-2017. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6180h
ICSSM1	4862 6180h

Figure 4-984. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2018. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.220 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT1 Register

4.5.2.220.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT1 Register (Offset = 184h) [reset = 0h]

PA STATS PDSP1 Status

Return to [Summary Table](#)

Table 4-2019. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6184h
ICSSM1	4862 6184h

Figure 4-985. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2020. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.221 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG2 Register

4.5.2.221.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG2 Register (Offset = 188h) [reset = 0h]

PA STATS PDSP2 Vector

Return to [Summary Table](#)**Table 4-2021. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6188h
ICSSM1	4862 6188h

Figure 4-986. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2022. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.222 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT2 Register

4.5.2.222.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT2 Register (Offset = 18Ch) [reset = 0h]

PA STATS PDSP2 Status

Return to [Summary Table](#)

Table 4-2023. Instance Table

Instance Name	Physical Address
ICSSM0	4802 618Ch
ICSSM1	4862 618Ch

Figure 4-987. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2024. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.223 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG3 Register

4.5.2.223.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG3 Register (Offset = 190h) [reset = 0h]

PA STATS PDSP3 Vector

Return to [Summary Table](#)**Table 4-2025. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 6190h
ICSSM1	4862 6190h

Figure 4-988. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2026. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_CFG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.224 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT3 Register

4.5.2.224.1 ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT3 Register (Offset = 194h) [reset = 0h]

PA STATS PDSP3 Status

Return to [Summary Table](#)
Table 4-2027. Instance Table

Instance Name	Physical Address
ICSSM0	4802 6194h
ICSSM1	4862 6194h

Figure 4-989. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2028. ICSSM_PR1_CFG_SLV_PA_STAT_PDSP_STAT3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.225 ICSSM_PR1_ICSSS_UART_UART_SLV_RBR Register

4.5.2.225.1 ICSSM_PR1_ICSSS_UART_UART_SLV_RBR Register (Offset = 0h) [reset = 0h]

Receiver Buffer Register (read only)

The UART receiver section consists of a receiver shift register (RSR) and a receiver buffer register (RBR). When the UART is in the FIFO mode, RBR is a 16-byte FIFO. Timing is supplied by the 16x receiver clock or 13x receiver clock by programming OSM_SEL bit field of MDR register. Receiver section control is a function of the line control register (LCR).

RSR receives serial data from the UARTn_RXD pin. Then RSR concatenates the data and moves it into RBR (or the receiver FIFO). In the non-FIFO mode, when a character is placed in RBR and the receiver data-ready interrupt is enabled (DR = 1 in IER), an interrupt is generated. This interrupt is cleared when the character is read from RBR. In the FIFO mode, the interrupt is generated when the FIFO is filled to the trigger level selected in the FIFO control register (FCR), and it is cleared when the FIFO contents drop below the trigger level.

Return to [Summary Table](#)

Table 4-2029. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8000h
ICSSM1	4862 8000h

Figure 4-990. ICSSM_PR1_ICSSS_UART_UART_SLV_RBR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	
NONE						W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED							
W							
0h							
7	6	5	4	3	2	1	0
DATA							
R							
0h							

Table 4-2030. ICSSM_PR1_ICSSS_UART_UART_SLV_RBR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:8	RESERVED	W	0h	Reserved
7:0	DATA	R	0h	Received Data

4.5.2.226 ICSSM_PR1_ICSSS_UART_UART_SLV_IER Register

4.5.2.226.1 ICSSM_PR1_ICSSS_UART_UART_SLV_IER Register (Offset = 4h) [reset = 0h]

The interrupt enable register (IER) is used to individually enable or disable each type of interrupt request that can be generated by the UART. Each interrupt request that is enabled in IER is forwarded to the CPU.

Return to [Summary Table](#)

Table 4-2031. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8004h
ICSSM1	4862 8004h

Figure 4-991. ICSSM_PR1_ICSSS_UART_UART_SLV_IER Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EDSSI	ELSI	ETBEI	ERBI
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 4-2032. ICSSM_PR1_ICSSS_UART_UART_SLV_IER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	EDSSI	R/W	0h	Enable for Modem Status Interrupt
2	ELSI	R/W	0h	Enable for Receiver Line Status Interrupt 0h Receiver line status interrupt is disabled. 1h Received line status is enabled
1	ETBEI	R/W	0h	Enable for Transmitter Holding Register Empty Interrupt 0h Transmitter holding register empty interrupt is disabled. 1h Transmitter holding register empty interrupt is enabled.
0	ERBI	R/W	0h	Enable for Receiver Data Available Interrupt 0h Receiver data available interrupt and character timeout indication interrupt is disabled. 1h Receiver data available interrupt and character timeout indication interrupt is enabled.

4.5.2.227 ICSSM_PR1_ICSSS_UART_UART_SLV_IIR Register

4.5.2.227.1 ICSSM_PR1_ICSSS_UART_UART_SLV_IIR Register (Offset = 8h) [reset = 1h]

The interrupt identification register (IIR) is a read-only register at the same address as the FIFO control register (FCR), which is a write-only register. When an interrupt is generated and enabled in the interrupt enable register (IER), IIR indicates that an interrupt is pending in the IPEND bit and encodes the type of interrupt in the INTID bits. Reading IIR clears any THR empty (THRE) interrupts that are pending.

Return to [Summary Table](#)

Table 4-2033. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8008h
ICSSM1	4862 8008h

Figure 4-992. ICSSM_PR1_ICSSS_UART_UART_SLV_IIR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED	RESERVED	RESERVED	RESERVED
W		NONE		W	W	W	W
0h		0h		0h	0h	0h	0h
7	6	5	4	3	2	1	0
FIFOEN		RESERVED		INTID			IPEND
R		NONE		R			R
0h		0h		0h			1h

Table 4-2034. ICSSM_PR1_ICSSS_UART_UART_SLV_IIR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:14	RESERVED	W	0h	Reserved
13:12	RESERVED	NONE	0h	Reserved
11	RESERVED	W	0h	Reserved
10	RESERVED	W	0h	Reserved
9	RESERVED	W	0h	Reserved
8	RESERVED	W	0h	Reserved
7:6	FIFOEN	R	0h	FIFOs enabled 0h Non-FIFO mode 1h-2h Reserved 3h FIFOs are enabled. FIFOEN bit in the FIFO control register (FCR) is set to 1.
5:4	RESERVED	NONE	0h	Reserved

Table 4-2034. ICSSM_PR1_ICSSS_UART_UART_SLV_IIR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:1	INTID	R	0h	Interrupt Type 0h Reserved 1h Transmitter holding register empty (priority 3) 2h Receiver data available (priority 2) 3h Receiver line status (priority 1, highest) 4h-5h Reserved 6h Character timeout indication (priority 2) 7h Reserved
0	IPEND	R	1h	Interrupt pending. When any UART interrupt is generated and is enabled in IER, IPEND is forced to 0. IPEND remains 0 until all pending interrupts are cleared or until a hardware reset occurs. If no interrupts are enabled, IPEND is never forced to 0. 0h Interrupts pending 1h No interrupts pending

4.5.2.228 ICSSM_PR1_ICSSS_UART_UART_SLV_LCR Register

4.5.2.228.1 ICSSM_PR1_ICSSS_UART_UART_SLV_LCR Register (Offset = Ch) [reset = 0h]

Line Control Register (LCR)

The system programmer controls the format of the asynchronous data communication exchange by using LCR. In addition, the programmer can retrieve, inspect, and modify the content of LCR; this eliminates the need for separate storage of the line characteristics in system memory.

Return to [Summary Table](#)

Table 4-2035. Instance Table

Instance Name	Physical Address
ICSSM0	4802 800Ch
ICSSM1	4862 800Ch

Figure 4-993. ICSSM_PR1_ICSSS_UART_UART_SLV_LCR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DLAB	BC	SP	EPS	PEN	STB	WLS1	WLS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2036. ICSSM_PR1_ICSSS_UART_UART_SLV_LCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	DLAB	R/W	0h	<p>Divisor latch access bit. The divisor latch registers (DLL and DLH) can be accessed at dedicated addresses or at addresses shared by RBR, THR, and IER. Using the shared addresses requires toggling DLAB to change which registers are selected. If you use the dedicated addresses, you can keep DLAB = 0.</p> <p>0 Allows access to the receiver buffer register (RBR), the transmitter holding register (THR), and the interrupt enable register (IER) selected. At the address shared by RBR, THR, and DLL, the CPU can read from RBR and write to THR. At the address shared by IER and DLH, the CPU can read from and write to IER.</p> <p>1 Allows access to the divisor latches of the baud generator during a read or write operation (DLL and DLH). At the address shared by RBR, THR, and DLL, the CPU can read from and write to DLL. At the address shared by IER and DLH, the CPU can read from and write to DLH.</p>

Table 4-2036. ICSSM_PR1_ICSSS_UART_UART_SLV_LCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	BC	R/W	0h	Break Control 0 Break condition is disabled 1 Break condition is transmitted to the receiving UART. A break condition is a condition where the UARTn_TXD signal is forced to the spacing (cleared) state.
5	SP	R/W	0h	Stick parity. The SP bit works in conjunction with the EPS and PEN bits. 0 Stick parity is disabled 1 Stick parity is enabled -when odd parity is selected (EPS = 0), the PARITY bit is transmitted and checked as set. -when even parity is selected (EPS = 1), the PARITY bit is transmitted and checked as cleared.
4	EPS	R/W	0h	Even parity select. Selects the parity when parity is enabled (PEN = 1). The EPS bit works in conjunction with the SP and PEN bits. 0 Odd parity is selected (an odd number of logic 1s is transmitted or checked in the data and PARITY bits). 1 Even parity is selected (an even number of logic 1s is transmitted or checked in the data and PARITY bits).
3	PEN	R/W	0h	Parity enable. The PEN bit works in conjunction with the SP and EPS bits. 0 No PARITY bit is transmitted or checked. 1 Parity bit is generated in transmitted data and is checked in received data between the last data word bit and the first STOP bit.
2	STB	R/W	0h	Number of STOP bits generated. STB specifies 1, 1.5, or 2 STOP bits in each transmitted character. When STB = 1, the WLS bit determines the number of STOP bits. The receiver clocks only the first STOP bit, regardless of the number of STOP bits selected. 0 1 STOP bit is generated. 1 WLS bit determines the number of STOP bits: -when WLS = 0, 1.5 STOP bits are generated. -when WLS = 1h, 2h, or 3h, 2 STOP bits are generated.
1	WLS1	R/W	0h	Word Length Select Bit 1
0	WLS	R/W	0h	Word length select. Number of bits in each transmitted or received serial character. When STB = 1, the WLS bit determines the number of STOP bits. 0 5 bits 1 6 bits 2 7 bits 3 8 bits

4.5.2.229 ICSSM_PR1_ICSSS_UART_UART_SLV_MCR Register

4.5.2.229.1 ICSSM_PR1_ICSSS_UART_UART_SLV_MCR Register (Offset = 10h) [reset = 0h]

Modem Control Register (MCR)

The modem control register provides the ability to enable/disable the autoflow functions, and enable/disable the loopback function for diagnostic purposes.

Return to [Summary Table](#)

Table 4-2037. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8010h
ICSSM1	4862 8010h

Figure 4-994. ICSSM_PR1_ICSSS_UART_UART_SLV_MCR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	AFE	LOOP	OUT2	OUT1	RTS	RESERVED	
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2038. ICSSM_PR1_ICSSS_UART_UART_SLV_MCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5	AFE	R/W	0h	<p>Autoflow control enable.</p> <p>Autoflow control allows the UARTn_RTS and UARTn_CTS signals to provide handshaking between UARTs during data transfer. When AFE = 1, the RTS bit determines the autoflow control enabled. Note that all UARTs do not support this feature, see your device-specific data manual for supported features. If this feature is not available, this bit is reserved and should be cleared to 0.</p> <p>0 Autoflow control is disabled. 1 Autoflow control is enabled: -when RTS = 0, UARTnCTS is only enabled -when RTS = 1, UARTn_RTS and UARTn_CTS are enabled</p>
4	LOOP	R/W	0h	<p>Loop back mode enable. LOOP is used for the diagnostic testing using the loop back feature.</p> <p>0 Loop back mode is disabled. 1 Loop back mode is enabled. when LOOP is set, the following occur: -The UARTn_TXD signal is set high. -The UARTn_RXD pin is disconnected -The output of the transmitter shift register (TSR) is lopped back in to the receiver shift register (RSR) input.</p>
3	OUT2	R/W	0h	Out2 Bit

Table 4-2038. ICSSM_PR1_ICSSS_UART_UART_SLV_MCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	OUT1	R/W	0h	Out1 Bit
1	RTS	R/W	0h	<p>RTS control. When AFE = 1, the RTS bit determines the autoflow control enabled. Note that all UARTs do not support this feature, see your device-specific data manual for supported features. If this feature is not available, this bit is reserved and should be cleared to 0.</p> <p>0 UARTn_RTS is disabled, UARTn_CTS is only enabled.</p> <p>1 UARTn_RTS and UARTn_CTS are enabled.</p>
0	RESERVED	R/W	0h	Reserved

4.5.2.230 ICSSM_PR1_ICSSS_UART_UART_SLV_LSR Register

4.5.2.230.1 ICSSM_PR1_ICSSS_UART_UART_SLV_LSR Register (Offset = 14h) [reset = 60h]

Line Status Register (LSR)

LSR provides information to the CPU concerning the status of data transfers. LSR is intended for read operations only; do not write to this register. Bits 1 through 4 record the error conditions that produce a receiver line status interrupt.

Return to [Summary Table](#)

Table 4-2039. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8014h
ICSSM1	4862 8014h

Figure 4-995. ICSSM_PR1_ICSSS_UART_UART_SLV_LSR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RXFIFOE	TEMT	THRE	BI	FE	PE	OE	DR
R	R	R	R	R	R	R	R
0h	1h	1h	0h	0h	0h	0h	0h

Table 4-2040. ICSSM_PR1_ICSSS_UART_UART_SLV_LSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	RXFIFOE	R	0h	Receiver FIFO error. In non-FIFO mode: 0 = There has been no error, or RXFIFOE was cleared because the CPU read the erroneous character from the receiver buffer register (RBR). 1 = There is a parity error, framing error, or break indicator in the receiver buffer register (RBR). In FIFO mode: 0 = There has been no error, or RXFIFOE was cleared because the CPU read the erroneous character from the receiver FIFO and there are no more errors in the receiver FIFO. 1 = At least one parity error, framing error, or break indicator in the receiver FIFO.

Table 4-2040. ICSSM_PR1_ICSSS_UART_UART_SLV_LSR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	TEMT	R	1h	<p>Transmitter empty (TEMT) indicator.</p> <p>In non-FIFO mode: 0 = Either the transmitter holding register (THR) or the transmitter shift register (TSR) contains a data character. 1 = Both the transmitter holding register (THR) and the transmitter shift register (TSR) are empty.</p> <p>In FIFO mode: 0 = Either the transmitter FIFO or the transmitter shift register (TSR) contains a data character. 1 = Both the transmitter FIFO and the transmitter shift register (TSR) are empty.</p>
5	THRE	R	1h	<p>Transmitter holding register empty (THRE) indicator.</p> <p>If the THRE bit is set and the corresponding interrupt enable bit is set (ETBEI = 1 in IER), an interrupt request is generated.</p> <p>In non-FIFO mode: 0 = Transmitter holding register (THR) is not empty. THR has been loaded by the CPU. 1 = Transmitter holding register (THR) is empty (ready to accept a new character). The content of THR has been transferred to the transmitter shift register (TSR).</p> <p>In FIFO mode: 0 = Transmitter FIFO is not empty. At least one character has been written to the transmitter FIFO. You can write to the transmitter FIFO if it is not full. 1 = Transmitter FIFO is empty. The last character in the FIFO has been transferred to the transmitter shift register (TSR).</p>
4	BI	R	0h	<p>Break indicator.</p> <p>The BI bit is set whenever the receive data input (UARTn_RXD) was held low for longer than a full-word transmission time. A full-word transmission time is defined as the total time to transmit the START, data, PARITY, and STOP bits. If the BI bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated.</p> <p>In non-FIFO mode: 0 = No break has been detected, or the BI bit was cleared because the CPU read the erroneous character from the receiver buffer register (RBR). 1 = A break has been detected with the character in the receiver buffer register (RBR).</p> <p>In FIFO mode: 0 = No break has been detected, or the BI bit was cleared because the CPU read the erroneous character from the receiver FIFO and the next character to be read from the FIFO has no break indicator. 1 = A break has been detected with the character at the top of the receiver FIFO.</p>
3	FE	R	0h	<p>Framing error (FE) indicator.</p> <p>A framing error occurs when the received character does not have a valid STOP bit. In response to a framing error, the UART sets the FE bit and waits until the signal on the RX pin goes high. Once the RX signal goes high, the receiver is ready to detect a new START bit and receive new data. If the FE bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated.</p> <p>In non-FIFO mode: 0 = No framing error has been detected, or the FE bit was cleared because the CPU read the erroneous data from the receiver buffer register (RBR). 1 = A framing error has been detected with the character in the receiver buffer register (RBR).</p> <p>In FIFO mode: 0 = No framing error has been detected, or the FE bit was cleared because the CPU read the erroneous data from the receiver FIFO and the next character to be read from the FIFO has no framing error. 1 = A framing error has been detected with the character at the top of the receiver FIFO.</p>

Table 4-2040. ICSSM_PR1_ICSSS_UART_UART_SLV_LSR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	PE	R	0h	<p>Parity error (PE) indicator. A parity error occurs when the parity of the received character does not match the parity selected with the EPS bit in the line control register (LCR). If the PE bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated.</p> <p>In non-FIFO mode: 0 = No parity error has been detected, or the PE bit was cleared because the CPU read the erroneous data from the receiver buffer register (RBR). 1 = A parity error has been detected with the character in the receiver buffer register (RBR).</p> <p>In FIFO mode: 0 = No parity error has been detected, or the PE bit was cleared because the CPU read the erroneous data from the receiver FIFO and the next character to be read from the FIFO has no parity error. 1 = A parity error has been detected with the character at the top of the receiver FIFO.</p>
1	OE	R	0h	<p>Overrun error (OE) indicator. An overrun error in the non-FIFO mode is different from an overrun error in the FIFO mode. If the OE bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated.</p> <p>In non-FIFO mode: 0 = No overrun error has been detected, or the OE bit was cleared because the CPU read the content of the line status register (LSR). 1 = Overrun error has been detected. Before the character in the receiver buffer register (RBR) could be read, it was overwritten by the next character arriving in RBR.</p> <p>In FIFO mode: 0 = No overrun error has been detected, or the OE bit was cleared because the CPU read the content of the line status register (LSR). 1 = Overrun error has been detected. If data continues to fill the FIFO beyond the trigger level, an overrun error occurs only after the FIFO is full and the next character has been completely received in the shift register. An overrun error is indicated to the CPU as soon as it happens. The new character overwrites the character in the shift register, but it is not transferred to the FIFO.</p>
0	DR	R	0h	<p>Data-ready (DR) indicator for the receiver. If the DR bit is set and the corresponding interrupt enable bit is set (ERBI = 1 in IER), an interrupt request is generated.</p> <p>In non-FIFO mode: 0 = Data is not ready, or the DR bit was cleared because the character was read from the receiver buffer register (RBR). 1 = Data is ready. A complete incoming character has been received and transferred into the receiver buffer register (RBR).</p> <p>In FIFO mode: 0 = Data is not ready, or the DR bit was cleared because all of the characters in the receiver FIFO have been read. 1 = Data is ready. There is at least one unread character in the receiver FIFO. If the FIFO is empty, the DR bit is set as soon as a complete incoming character has been received and transferred into the FIFO. The DR bit remains set until the FIFO is empty again.</p>

4.5.2.231 ICSSM_PR1_ICSSS_UART_UART_SLV_MSR Register

4.5.2.231.1 ICSSM_PR1_ICSSS_UART_UART_SLV_MSR Register (Offset = 18h) [reset = 0h]

Modem Status Register (MSR)

MSR provides information to the CPU concerning the status of modem control signals. MSR is intended for read operations only; do not write to this register.

Return to [Summary Table](#)

Table 4-2041. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8018h
ICSSM1	4862 8018h

Figure 4-996. ICSSM_PR1_ICSSS_UART_UART_SLV_MSR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
CD	RI	DSR	CTS	DCD	TERI	DDSR	DCTS
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2042. ICSSM_PR1_ICSSS_UART_UART_SLV_MSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	CD	R	0h	Complement of the Carrier Detect input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 3 (OUT2).
6	RI	R	0h	Complement of the Ring Indicator input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 2 (OUT1).
5	DSR	R	0h	Complement of the Data Set Ready input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 0 (DTR).
4	CTS	R	0h	Complement of the Clear To Send input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 1 (RTS).
3	DCD	R	0h	Change in DCD indicator bit. DCD indicates that the DCD input has changed state since the last time it was read by the CPU. When DCD is set and the modem status interrupt is enabled, a modem status interrupt is generated.
2	TERI	R	0h	Trailing edge of RI (TERI) indicator bit. TERI indicates that the RI input has changed from a low to a high. When TERI is set and the modem status interrupt is enabled, a modem status interrupt is generated.

Table 4-2042. ICSSM_PR1_ICSSS_UART_UART_SLV_MSR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	DDSR	R	0h	Change in DSR indicator bit. DDSR indicates that the DSR input has changed state since the last time it was read by the CPU. When DDSR is set and the modem status interrupt is enabled, a modem status interrupt is generated.
0	DCTS	R	0h	Change in CTS indicator bit. DCTS indicates that the CTS input has changed state since the last time it was read by the CPU. When DCTS is set (autoflow control is not enabled and the modem status interrupt is enabled), a modem status interrupt is generated. When autoflow control is enabled, no interrupt is generated.

4.5.2.232 ICSSM_PR1_ICSSS_UART_UART_SLV_SCR Register

4.5.2.232.1 ICSSM_PR1_ICSSS_UART_UART_SLV_SCR Register (Offset = 1Ch) [reset = 0h]

Scratch Pad Register (SCR)

SCR is intended for programmer's use as a scratch pad. It temporarily holds the programmer's data without affecting UART operation.

Return to [Summary Table](#)

Table 4-2043. Instance Table

Instance Name	Physical Address
ICSSM0	4802 801Ch
ICSSM1	4862 801Ch

Figure 4-997. ICSSM_PR1_ICSSS_UART_UART_SLV_SCR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DATA							
R/W							
0h							

Table 4-2044. ICSSM_PR1_ICSSS_UART_UART_SLV_SCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	DATA	R/W	0h	Scratch Register Bits These bits are intended for the programmer's use as a scratch pad in the sense that it temporarily holds the programmer's data without affecting any other UART operation.

4.5.2.233 ICSSM_PR1_ICSSS_UART_UART_SLV_DLL Register

4.5.2.233.1 ICSSM_PR1_ICSSS_UART_UART_SLV_DLL Register (Offset = 20h) [reset = 0h]

Divisor LSB Latch.

Return to [Summary Table](#)

Table 4-2045. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8020h
ICSSM1	4862 8020h

Figure 4-998. ICSSM_PR1_ICSSS_UART_UART_SLV_DLL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DLL							
R/W							
0h							

Table 4-2046. ICSSM_PR1_ICSSS_UART_UART_SLV_DLL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	DLL	R/W	0h	The 8 least-significant bits (LSBs) of the 16-bit divisor for generation of the baud clock in the baud rate generator.

4.5.2.234 ICSSM_PR1_ICSSS_UART_UART_SLV_DLH Register

4.5.2.234.1 ICSSM_PR1_ICSSS_UART_UART_SLV_DLH Register (Offset = 24h) [reset = 0h]

Divisor MSB Latch.

Return to [Summary Table](#)

Table 4-2047. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8024h
ICSSM1	4862 8024h

Figure 4-999. ICSSM_PR1_ICSSS_UART_UART_SLV_DLH Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DLH							
R/W							
0h							

Table 4-2048. ICSSM_PR1_ICSSS_UART_UART_SLV_DLH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	DLH	R/W	0h	The 8 most-significant bits (MSBs) of the 16-bit divisor for generation of the baud clock in the baud rate generator.

4.5.2.235 ICSSM_PR1_ICSSS_UART_UART_SLV_REVID1 Register

4.5.2.235.1 ICSSM_PR1_ICSSS_UART_UART_SLV_REVID1 Register (Offset = 28h) [reset = 44141102h]

Revision Identification Register 1

Return to [Summary Table](#)**Table 4-2049. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 8028h
ICSSM1	4862 8028h

Figure 4-1000. ICSSM_PR1_ICSSS_UART_UART_SLV_REVID1 Name Register

31	30	29	28	27	26	25	24
REVID1							
R							
11020002h							
23	22	21	20	19	18	17	16
REVID1							
R							
11020002h							
15	14	13	12	11	10	9	8
REVID1							
R							
11020002h							
7	6	5	4	3	2	1	0
REVID1							
R							
11020002h							

Table 4-2050. ICSSM_PR1_ICSSS_UART_UART_SLV_REVID1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	REVID1	R	11020002h	Peripheral Identification Number

4.5.2.236 ICSSM_PR1_ICSSS_UART_UART_SLV_PWREMU_MGMT Register

4.5.2.236.1 ICSSM_PR1_ICSSS_UART_UART_SLV_PWREMU_MGMT Register (Offset = 30h) [reset = 2h]

UART PowerManagement and Emulation Register.

Return to [Summary Table](#)

Table 4-2051. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8030h
ICSSM1	4862 8030h

Figure 4-1001. ICSSM_PR1_ICSSS_UART_UART_SLV_PWREMU_MGMT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED	UTRST	URRST	RESERVED				
R/W	R/W	R/W	NONE				
0h	0h	0h	0h				
7	6	5	4	3	2	1	0
RESERVED						RESERVED	FREE
NONE						R	R/W
0h						1h	0h

Table 4-2052. ICSSM_PR1_ICSSS_UART_UART_SLV_PWREMU_MGMT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	UTRST	R/W	0h	UART transmitter reset. Resets and enables the transmitter. 0 Transmitter is disabled and in reset state. 1 Transmitter is enabled.
13	URRST	R/W	0h	UART receiver reset. Resets and enables the receiver. 0 Receiver is disabled and in reset state. 1 Receiver is enabled.
12:2	RESERVED	NONE	0h	Reserved
1	RESERVED	R	1h	Reserved
0	FREE	R/W	0h	Free-running enable mode bit. This bit determines the emulation mode functionality of the UART. When halted, the UART can handle register read/write requests, but does not generate any transmission/reception, interrupts or events. 0 If a transmission is not in progress, the UART halts immediately. If a transmission is in progress, the UART halts after completion of the one-word transmission. 1 Free-running mode is enabled; UART continues to run normally.

4.5.2.237 ICSSM_PR1_ICSSS_UART_UART_SLV_MDR Register

4.5.2.237.1 ICSSM_PR1_ICSSS_UART_UART_SLV_MDR Register (Offset = 34h) [reset = 0h]

UART Mode Definition Register.

Return to [Summary Table](#)

Table 4-2053. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8034h
ICSSM1	4862 8034h

Figure 4-1002. ICSSM_PR1_ICSSS_UART_UART_SLV_MDR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							OSM_SEL
NONE							R/W
0h							0h

Table 4-2054. ICSSM_PR1_ICSSS_UART_UART_SLV_MDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	OSM_SEL	R/W	0h	Over-Sampling Mode Select 0 16x over-sampling 1 13x over-sampling

4.5.2.238 ICSSM_PR1_ICSSS_UART_UART_SLV_THR Register

4.5.2.238.1 ICSSM_PR1_ICSSS_UART_UART_SLV_THR Register (Offset = 0h) [reset = 0h]

The transmitter holding register (THR) (write only)

The UART transmitter section consists of a transmitter hold register (THR) and a transmitter shift register (TSR). When the UART is in the FIFO mode, THR is a 16-byte FIFO. Transmitter section control is a function of the line control register (LCR).

THR receives data from the internal data bus and when TSR is idle, the UART moves the data from THR to TSR. The UART serializes the data in TSR and transmits the data on the TX pin. In the non-FIFO mode, if THR is empty and the THR empty (THRE) interrupt is enabled (ETBE1 = 1 in IER), an interrupt is generated. This interrupt is cleared when a character is loaded into THR or the interrupt identification register (IIR) is read. In the FIFO mode, the interrupt is generated when the transmitter FIFO is empty, and it is cleared when at least one byte is loaded into the FIFO or IIR is read.

Return to [Summary Table](#)

Table 4-2055. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8000h
ICSSM1	4862 8000h

Figure 4-1003. ICSSM_PR1_ICSSS_UART_UART_SLV_THR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DATA							
W							
0h							

Table 4-2056. ICSSM_PR1_ICSSS_UART_UART_SLV_THR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	DATA	W	0h	Data to transmit

4.5.2.239 ICSSM_PR1_ICSSS_UART_UART_SLV_FCR Register

4.5.2.239.1 ICSSM_PR1_ICSSS_UART_UART_SLV_FCR Register (Offset = 8h) [reset = 0h]

FIFO Control Register (write only)

The FIFO control register (FCR) is a write-only register at the same address as the interrupt identification register (IIR), which is a read-only register.

Return to [Summary Table](#)

Table 4-2057. Instance Table

Instance Name	Physical Address
ICSSM0	4802 8008h
ICSSM1	4862 8008h

Figure 4-1004. ICSSM_PR1_ICSSS_UART_UART_SLV_FCR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RXFITL	RESERVED			DMAMODE1	TXCLR	RXCLR	FIFOEN
W	NONE			W	W	W	W
0h	0h			1h	0h	0h	0h

Table 4-2058. ICSSM_PR1_ICSSS_UART_UART_SLV_FCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:6	RXFITL	W	0h	Receiver FIFO trigger level. RXFITL sets the trigger level for the receiver FIFO. When the trigger level is reached, a receiver data-ready interrupt is generated (if the interrupt request is enabled). Once the FIFO drops below the trigger level, the interrupt is cleared. 0h 1 byte 1h 4 bytes 2h 8 bytes 3h 14 bytes
5:4	RESERVED	NONE	0h	Reserved
3	DMAMODE1	W	1h	DMA MODE1 enable if FIFOs are enabled. Always write 1 to DMAMODE1. After a hardware reset, change DMAMODE1 from 0 to 1. DMAMODE1 = 1 is a requirement for proper communication between the UART and the EDMA controller. 0h DMA MODE 1 is disabled 1h DMA MODE 1 is enabled

Table 4-2058. ICSSM_PR1_ICSSS_UART_UART_SLV_FCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	TXCLR	W	0h	<p>Transmitter FIFO clear. Write a 1 to TXCLR to clear the bit.</p> <p>0h No effect 1h Clears transmitter FIFO and resets the transmitter FIFO counter. The shift register is not cleared.</p>
1	RXCLR	W	0h	<p>Receiver FIFO clear. Write a 1 to RXCLR to clear the bit.</p> <p>0h No effect 1h Clears receiver FIFO and resets the receiver FIFO counter. The shift register is not cleared.</p>
0	FIFOEN	W	0h	<p>Transmitter and receiver FIFOs mode enable. FIFOEN must be set before other FCR bits are written to or the FCR bits are not programmed. Clearing this bit clears the FIFO counters.</p> <p>0h Non-FIFO mode. The transmitter and receiver FIFOs are disabled, and the FIFO pointers are cleared. 1h FIFO mode. The transmitter and receiver FIFOs are enabled.</p>

4.5.2.240 ICSSM_PR1_ICSSS_UART_UART_SLV_REVID2 Register

4.5.2.240.1 ICSSM_PR1_ICSSS_UART_UART_SLV_REVID2 Register (Offset = 2Ch) [reset = 0h]

Revision Identification Register 2

Return to [Summary Table](#)**Table 4-2059. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 802Ch
ICSSM1	4862 802Ch

Figure 4-1005. ICSSM_PR1_ICSSS_UART_UART_SLV_REVID2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
REVID2							
R							
0h							

Table 4-2060. ICSSM_PR1_ICSSS_UART_UART_SLV_REVID2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	REVID2	R	0h	Peripheral Identification Number

4.5.2.241 ICSSM_PR1_IEP0_SLV_GLOBAL_CFG_REG Register
4.5.2.241.1 ICSSM_PR1_IEP0_SLV_GLOBAL_CFG_REG Register (Offset = 0h) [reset = 550h]

Global Cfg

[Return to Summary Table](#)
Table 4-2061. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E000h
ICSSM1	4862 E000h

Figure 4-1006. ICSSM_PR1_IEP0_SLV_GLOBAL_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				CMP_INC			
NONE				R/W			
0h				5h			
15	14	13	12	11	10	9	8
CMP_INC							
R/W							
5h							
7	6	5	4	3	2	1	0
DEFAULT_INC				RESERVED			CNT_ENABLE
R/W				NONE			R/W
5h				0h			0h

Table 4-2062. ICSSM_PR1_IEP0_SLV_GLOBAL_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:8	CMP_INC	R/W	5h	
7:4	DEFAULT_INC	R/W	5h	
3:1	RESERVED	NONE	0h	Reserved
0	CNT_ENABLE	R/W	0h	

4.5.2.242 ICSSM_PR1_IEP0_SLV_GLOBAL_STATUS_REG Register

4.5.2.242.1 ICSSM_PR1_IEP0_SLV_GLOBAL_STATUS_REG Register (Offset = 4h) [reset = 0h]

Status

Return to [Summary Table](#)

Table 4-2063. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E004h
ICSSM1	4862 E004h

Figure 4-1007. ICSSM_PR1_IEP0_SLV_GLOBAL_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							CNT_OVF
NONE							R/W1TC
0h							0h

Table 4-2064. ICSSM_PR1_IEP0_SLV_GLOBAL_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	CNT_OVF	R/W1TC	0h	

4.5.2.243 ICSSM_PR1_IEP0_SLV_COMPEN_REG Register

4.5.2.243.1 ICSSM_PR1_IEP0_SLV_COMPEN_REG Register (Offset = 8h) [reset = 0h]

Compensation

Return to [Summary Table](#)

Table 4-2065. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E008h
ICSSM1	4862 E008h

Figure 4-1008. ICSSM_PR1_IEP0_SLV_COMPEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED	COMPEN_CNT						
NONE	R/W						
0h	0h						
15	14	13	12	11	10	9	8
COMPEN_CNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COMPEN_CNT							
R/W							
0h							

Table 4-2066. ICSSM_PR1_IEP0_SLV_COMPEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	RESERVED	NONE	0h	Reserved
22:0	COMPEN_CNT	R/W	0h	

4.5.2.244 ICSSM_PR1_IEP0_SLV_SLOW_COMPEN_REG Register

4.5.2.244.1 ICSSM_PR1_IEP0_SLV_SLOW_COMPEN_REG Register (Offset = Ch) [reset = 0h]

Slow Compensation

Return to [Summary Table](#)

Table 4-2067. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E00Ch
ICSSM1	4862 E00Ch

Figure 4-1009. ICSSM_PR1_IEP0_SLV_SLOW_COMPEN_REG Name Register

31	30	29	28	27	26	25	24
SLOW_COMPEN_CNT							
R/W							
0h							
23	22	21	20	19	18	17	16
SLOW_COMPEN_CNT							
R/W							
0h							
15	14	13	12	11	10	9	8
SLOW_COMPEN_CNT							
R/W							
0h							
7	6	5	4	3	2	1	0
SLOW_COMPEN_CNT							
R/W							
0h							

Table 4-2068. ICSSM_PR1_IEP0_SLV_SLOW_COMPEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SLOW_COMPEN_CNT	R/W	0h	

4.5.2.245 ICSSM_PR1_IEP0_SLV_COUNT_REG0 Register

4.5.2.245.1 ICSSM_PR1_IEP0_SLV_COUNT_REG0 Register (Offset = 10h) [reset = 0h]

Low Counter

Return to [Summary Table](#)

Table 4-2069. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E010h
ICSSM1	4862 E010h

Figure 4-1010. ICSSM_PR1_IEP0_SLV_COUNT_REG0 Name Register

31	30	29	28	27	26	25	24
COUNT_LO							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT_LO							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT_LO							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT_LO							
R/W							
0h							

Table 4-2070. ICSSM_PR1_IEP0_SLV_COUNT_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT_LO	R/W	0h	

4.5.2.246 ICSSM_PR1_IEP0_SLV_COUNT_REG1 Register

4.5.2.246.1 ICSSM_PR1_IEP0_SLV_COUNT_REG1 Register (Offset = 14h) [reset = 0h]

High Counter

Return to [Summary Table](#)

Table 4-2071. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E014h
ICSSM1	4862 E014h

Figure 4-1011. ICSSM_PR1_IEP0_SLV_COUNT_REG1 Name Register

31	30	29	28	27	26	25	24
COUNT_HI							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT_HI							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT_HI							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT_HI							
R/W							
0h							

Table 4-2072. ICSSM_PR1_IEP0_SLV_COUNT_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT_HI	R/W	0h	

4.5.2.247 ICSSM_PR1_IEP0_SLV_CAP_CFG_REG Register

4.5.2.247.1 ICSSM_PR1_IEP0_SLV_CAP_CFG_REG Register (Offset = 18h) [reset = 1FC00h]

Capture Cfg

Return to [Summary Table](#)

Table 4-2073. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E018h
ICSSM1	4862 E018h

Figure 4-1012. ICSSM_PR1_IEP0_SLV_CAP_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
EXT_CAP_EN				CAP_ASYNC_EN			
R/W				R/W			
0h				7Fh			
15	14	13	12	11	10	9	8
CAP_ASYNC_EN				CAP_EN			
R/W				R/W			
7Fh				0h			
7	6	5	4	3	2	1	0
CAP_EN							
R/W							
0h							

Table 4-2074. ICSSM_PR1_IEP0_SLV_CAP_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:18	EXT_CAP_EN	R/W	0h	
17:10	CAP_ASYNC_EN	R/W	7Fh	
9:0	CAP_EN	R/W	0h	

4.5.2.248 ICSSM_PR1_IEP0_SLV_CAP_STATUS_REG Register

4.5.2.248.1 ICSSM_PR1_IEP0_SLV_CAP_STATUS_REG Register (Offset = 1Ch) [reset = 0h]

Capture Status Cfg

Return to [Summary Table](#)

Table 4-2075. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E01Ch
ICSSM1	4862 E01Ch

Figure 4-1013. ICSSM_PR1_IEP0_SLV_CAP_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
CAP_RAW							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED				CAP_VALID			
NONE				R			
0h				0h			
7	6	5	4	3	2	1	0
CAP_VALID							
R							
0h							

Table 4-2076. ICSSM_PR1_IEP0_SLV_CAP_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	CAP_RAW	R	0h	
15:11	RESERVED	NONE	0h	Reserved
10:0	CAP_VALID	R	0h	

4.5.2.249 ICSSM_PR1_IEP0_SLV_CAPR0_REG0 Register

4.5.2.249.1 ICSSM_PR1_IEP0_SLV_CAPR0_REG0 Register (Offset = 20h) [reset = 0h]

Capture Rise00

Return to [Summary Table](#)

Table 4-2077. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E020h
ICSSM1	4862 E020h

Figure 4-1014. ICSSM_PR1_IEP0_SLV_CAPR0_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR0_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR0_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR0_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR0_0							
R							
0h							

Table 4-2078. ICSSM_PR1_IEP0_SLV_CAPR0_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR0_0	R	0h	

4.5.2.250 ICSSM_PR1_IEP0_SLV_CAPR0_REG1 Register

4.5.2.250.1 ICSSM_PR1_IEP0_SLV_CAPR0_REG1 Register (Offset = 24h) [reset = 0h]

Capture Rise10

Return to [Summary Table](#)

Table 4-2079. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E024h
ICSSM1	4862 E024h

Figure 4-1015. ICSSM_PR1_IEP0_SLV_CAPR0_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR0_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR0_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR0_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR0_1							
R							
0h							

Table 4-2080. ICSSM_PR1_IEP0_SLV_CAPR0_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR0_1	R	0h	

4.5.2.251 ICSSM_PR1_IEP0_SLV_CAPR1_REG0 Register

4.5.2.251.1 ICSSM_PR1_IEP0_SLV_CAPR1_REG0 Register (Offset = 28h) [reset = 0h]

Capture Rise01

Return to [Summary Table](#)

Table 4-2081. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E028h
ICSSM1	4862 E028h

Figure 4-1016. ICSSM_PR1_IEP0_SLV_CAPR1_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR1_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR1_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR1_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR1_0							
R							
0h							

Table 4-2082. ICSSM_PR1_IEP0_SLV_CAPR1_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR1_0	R	0h	

4.5.2.252 ICSSM_PR1_IEP0_SLV_CAPR1_REG1 Register

4.5.2.252.1 ICSSM_PR1_IEP0_SLV_CAPR1_REG1 Register (Offset = 2Ch) [reset = 0h]

Capture Rise11

Return to [Summary Table](#)

Table 4-2083. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E02Ch
ICSSM1	4862 E02Ch

Figure 4-1017. ICSSM_PR1_IEP0_SLV_CAPR1_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR1_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR1_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR1_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR1_1							
R							
0h							

Table 4-2084. ICSSM_PR1_IEP0_SLV_CAPR1_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR1_1	R	0h	

4.5.2.253 ICSSM_PR1_IEP0_SLV_CAPR2_REG0 Register

4.5.2.253.1 ICSSM_PR1_IEP0_SLV_CAPR2_REG0 Register (Offset = 30h) [reset = 0h]

Capture Rise02

Return to [Summary Table](#)

Table 4-2085. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E030h
ICSSM1	4862 E030h

Figure 4-1018. ICSSM_PR1_IEP0_SLV_CAPR2_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR2_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR2_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR2_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR2_0							
R							
0h							

Table 4-2086. ICSSM_PR1_IEP0_SLV_CAPR2_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR2_0	R	0h	

4.5.2.254 ICSSM_PR1_IEP0_SLV_CAPR2_REG1 Register

4.5.2.254.1 ICSSM_PR1_IEP0_SLV_CAPR2_REG1 Register (Offset = 34h) [reset = 0h]

Capture Rise12

Return to [Summary Table](#)

Table 4-2087. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E034h
ICSSM1	4862 E034h

Figure 4-1019. ICSSM_PR1_IEP0_SLV_CAPR2_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR2_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR2_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR2_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR2_1							
R							
0h							

Table 4-2088. ICSSM_PR1_IEP0_SLV_CAPR2_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR2_1	R	0h	

4.5.2.255 ICSSM_PR1_IEP0_SLV_CAPR3_REG0 Register

4.5.2.255.1 ICSSM_PR1_IEP0_SLV_CAPR3_REG0 Register (Offset = 38h) [reset = 0h]

Capture Rise03

Return to [Summary Table](#)

Table 4-2089. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E038h
ICSSM1	4862 E038h

Figure 4-1020. ICSSM_PR1_IEP0_SLV_CAPR3_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR3_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR3_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR3_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR3_0							
R							
0h							

Table 4-2090. ICSSM_PR1_IEP0_SLV_CAPR3_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR3_0	R	0h	

4.5.2.256 ICSSM_PR1_IEP0_SLV_CAPR3_REG1 Register

4.5.2.256.1 ICSSM_PR1_IEP0_SLV_CAPR3_REG1 Register (Offset = 3Ch) [reset = 0h]

Capture Rise13

Return to [Summary Table](#)

Table 4-2091. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E03Ch
ICSSM1	4862 E03Ch

Figure 4-1021. ICSSM_PR1_IEP0_SLV_CAPR3_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR3_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR3_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR3_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR3_1							
R							
0h							

Table 4-2092. ICSSM_PR1_IEP0_SLV_CAPR3_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR3_1	R	0h	

4.5.2.257 ICSSM_PR1_IEP0_SLV_CAPR4_REG0 Register

4.5.2.257.1 ICSSM_PR1_IEP0_SLV_CAPR4_REG0 Register (Offset = 40h) [reset = 0h]

Capture Rise04

Return to [Summary Table](#)

Table 4-2093. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E040h
ICSSM1	4862 E040h

Figure 4-1022. ICSSM_PR1_IEP0_SLV_CAPR4_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR4_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR4_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR4_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR4_0							
R							
0h							

Table 4-2094. ICSSM_PR1_IEP0_SLV_CAPR4_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR4_0	R	0h	

4.5.2.258 ICSSM_PR1_IEP0_SLV_CAPR4_REG1 Register

4.5.2.258.1 ICSSM_PR1_IEP0_SLV_CAPR4_REG1 Register (Offset = 44h) [reset = 0h]

Capture Rise14

Return to [Summary Table](#)

Table 4-2095. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E044h
ICSSM1	4862 E044h

Figure 4-1023. ICSSM_PR1_IEP0_SLV_CAPR4_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR4_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR4_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR4_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR4_1							
R							
0h							

Table 4-2096. ICSSM_PR1_IEP0_SLV_CAPR4_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR4_1	R	0h	

4.5.2.259 ICSSM_PR1_IEP0_SLV_CAPR5_REG0 Register

4.5.2.259.1 ICSSM_PR1_IEP0_SLV_CAPR5_REG0 Register (Offset = 48h) [reset = 0h]

Capture Rise05

Return to [Summary Table](#)

Table 4-2097. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E048h
ICSSM1	4862 E048h

Figure 4-1024. ICSSM_PR1_IEP0_SLV_CAPR5_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR5_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR5_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR5_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR5_0							
R							
0h							

Table 4-2098. ICSSM_PR1_IEP0_SLV_CAPR5_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR5_0	R	0h	

4.5.2.260 ICSSM_PR1_IEP0_SLV_CAPR5_REG1 Register

4.5.2.260.1 ICSSM_PR1_IEP0_SLV_CAPR5_REG1 Register (Offset = 4Ch) [reset = 0h]

Capture Rise15

Return to [Summary Table](#)

Table 4-2099. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E04Ch
ICSSM1	4862 E04Ch

Figure 4-1025. ICSSM_PR1_IEP0_SLV_CAPR5_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR5_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR5_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR5_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR5_1							
R							
0h							

Table 4-2100. ICSSM_PR1_IEP0_SLV_CAPR5_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR5_1	R	0h	

4.5.2.261 ICSSM_PR1_IEP0_SLV_CAPR6_REG0 Register

4.5.2.261.1 ICSSM_PR1_IEP0_SLV_CAPR6_REG0 Register (Offset = 50h) [reset = 0h]

Capture Rise06

Return to [Summary Table](#)

Table 4-2101. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E050h
ICSSM1	4862 E050h

Figure 4-1026. ICSSM_PR1_IEP0_SLV_CAPR6_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR6_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR6_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR6_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR6_0							
R							
0h							

Table 4-2102. ICSSM_PR1_IEP0_SLV_CAPR6_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR6_0	R	0h	

4.5.2.262 ICSSM_PR1_IEP0_SLV_CAPR6_REG1 Register

4.5.2.262.1 ICSSM_PR1_IEP0_SLV_CAPR6_REG1 Register (Offset = 54h) [reset = 0h]

Capture Rise16

Return to [Summary Table](#)

Table 4-2103. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E054h
ICSSM1	4862 E054h

Figure 4-1027. ICSSM_PR1_IEP0_SLV_CAPR6_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR6_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR6_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR6_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR6_1							
R							
0h							

Table 4-2104. ICSSM_PR1_IEP0_SLV_CAPR6_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR6_1	R	0h	

4.5.2.263 ICSSM_PR1_IEP0_SLV_CAPF6_REG0 Register

4.5.2.263.1 ICSSM_PR1_IEP0_SLV_CAPF6_REG0 Register (Offset = 58h) [reset = 0h]

Capture Fall06

Return to [Summary Table](#)

Table 4-2105. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E058h
ICSSM1	4862 E058h

Figure 4-1028. ICSSM_PR1_IEP0_SLV_CAPF6_REG0 Name Register

31	30	29	28	27	26	25	24
CAPF6_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPF6_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPF6_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPF6_0							
R							
0h							

Table 4-2106. ICSSM_PR1_IEP0_SLV_CAPF6_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF6_0	R	0h	

4.5.2.264 ICSSM_PR1_IEP0_SLV_CAPF6_REG1 Register

4.5.2.264.1 ICSSM_PR1_IEP0_SLV_CAPF6_REG1 Register (Offset = 5Ch) [reset = 0h]

Capture Fall16

Return to [Summary Table](#)

Table 4-2107. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E05Ch
ICSSM1	4862 E05Ch

Figure 4-1029. ICSSM_PR1_IEP0_SLV_CAPF6_REG1 Name Register

31	30	29	28	27	26	25	24
CAPF6_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPF6_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPF6_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPF6_1							
R							
0h							

Table 4-2108. ICSSM_PR1_IEP0_SLV_CAPF6_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF6_1	R	0h	

4.5.2.265 ICSSM_PR1_IEP0_SLV_CAPR7_REG0 Register

4.5.2.265.1 ICSSM_PR1_IEP0_SLV_CAPR7_REG0 Register (Offset = 60h) [reset = 0h]

Capture Rise07

Return to [Summary Table](#)

Table 4-2109. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E060h
ICSSM1	4862 E060h

Figure 4-1030. ICSSM_PR1_IEP0_SLV_CAPR7_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR7_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR7_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR7_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR7_0							
R							
0h							

Table 4-2110. ICSSM_PR1_IEP0_SLV_CAPR7_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR7_0	R	0h	

4.5.2.266 ICSSM_PR1_IEP0_SLV_CAPR7_REG1 Register

4.5.2.266.1 ICSSM_PR1_IEP0_SLV_CAPR7_REG1 Register (Offset = 64h) [reset = 0h]

Capture Rise17

Return to [Summary Table](#)

Table 4-2111. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E064h
ICSSM1	4862 E064h

Figure 4-1031. ICSSM_PR1_IEP0_SLV_CAPR7_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR7_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR7_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR7_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR7_1							
R							
0h							

Table 4-2112. ICSSM_PR1_IEP0_SLV_CAPR7_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR7_1	R	0h	

4.5.2.267 ICSSM_PR1_IEP0_SLV_CAPF7_REG0 Register

4.5.2.267.1 ICSSM_PR1_IEP0_SLV_CAPF7_REG0 Register (Offset = 68h) [reset = 0h]

Capture Fall07

Return to [Summary Table](#)

Table 4-2113. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E068h
ICSSM1	4862 E068h

Figure 4-1032. ICSSM_PR1_IEP0_SLV_CAPF7_REG0 Name Register

31	30	29	28	27	26	25	24
CAPF7_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPF7_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPF7_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPF7_0							
R							
0h							

Table 4-2114. ICSSM_PR1_IEP0_SLV_CAPF7_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF7_0	R	0h	

4.5.2.268 ICSSM_PR1_IEP0_SLV_CAPF7_REG1 Register

4.5.2.268.1 ICSSM_PR1_IEP0_SLV_CAPF7_REG1 Register (Offset = 6Ch) [reset = 0h]

Capture Fall17

Return to [Summary Table](#)

Table 4-2115. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E06Ch
ICSSM1	4862 E06Ch

Figure 4-1033. ICSSM_PR1_IEP0_SLV_CAPF7_REG1 Name Register

31	30	29	28	27	26	25	24
CAPF7_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPF7_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPF7_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPF7_1							
R							
0h							

Table 4-2116. ICSSM_PR1_IEP0_SLV_CAPF7_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF7_1	R	0h	

4.5.2.269 ICSSM_PR1_IEP0_SLV_CMP_CFG_REG Register

4.5.2.269.1 ICSSM_PR1_IEP0_SLV_CMP_CFG_REG Register (Offset = 70h) [reset = 0h]

Capture Cfg

Return to [Summary Table](#)

Table 4-2117. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E070h
ICSSM1	4862 E070h

Figure 4-1034. ICSSM_PR1_IEP0_SLV_CMP_CFG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						SHADOW_EN	CMP_EN
NONE						R/W	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
CMP_EN							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP_EN						CMP0_RST_CNT_EN	
R/W						R/W	
0h						0h	

Table 4-2118. ICSSM_PR1_IEP0_SLV_CMP_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	SHADOW_EN	R/W	0h	
16:1	CMP_EN	R/W	0h	
0	CMP0_RST_CNT_EN	R/W	0h	

4.5.2.270 ICSSM_PR1_IEP0_SLV_CMP_STATUS_REG Register

4.5.2.270.1 ICSSM_PR1_IEP0_SLV_CMP_STATUS_REG Register (Offset = 74h) [reset = 0h]

Capture Status

Return to [Summary Table](#)

Table 4-2119. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E074h
ICSSM1	4862 E074h

Figure 4-1035. ICSSM_PR1_IEP0_SLV_CMP_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CMP_STATUS							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CMP_STATUS							
R/W1TC							
0h							

Table 4-2120. ICSSM_PR1_IEP0_SLV_CMP_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	CMP_STATUS	R/W1TC	0h	

4.5.2.271 ICSSM_PR1_IEP0_SLV_CMP0_REG0 Register

4.5.2.271.1 ICSSM_PR1_IEP0_SLV_CMP0_REG0 Register (Offset = 78h) [reset = 0h]

Compare00

Return to [Summary Table](#)

Table 4-2121. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E078h
ICSSM1	4862 E078h

Figure 4-1036. ICSSM_PR1_IEP0_SLV_CMP0_REG0 Name Register

31	30	29	28	27	26	25	24
CMP0_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP0_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP0_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP0_0							
R/W							
0h							

Table 4-2122. ICSSM_PR1_IEP0_SLV_CMP0_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP0_0	R/W	0h	

4.5.2.272 ICSSM_PR1_IEP0_SLV_CMP0_REG1 Register

4.5.2.272.1 ICSSM_PR1_IEP0_SLV_CMP0_REG1 Register (Offset = 7Ch) [reset = 0h]

Compare10

Return to [Summary Table](#)

Table 4-2123. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E07Ch
ICSSM1	4862 E07Ch

Figure 4-1037. ICSSM_PR1_IEP0_SLV_CMP0_REG1 Name Register

31	30	29	28	27	26	25	24
CMP0_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP0_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP0_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP0_1							
R/W							
0h							

Table 4-2124. ICSSM_PR1_IEP0_SLV_CMP0_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP0_1	R/W	0h	

4.5.2.273 ICSSM_PR1_IEP0_SLV_CMP1_REG0 Register

4.5.2.273.1 ICSSM_PR1_IEP0_SLV_CMP1_REG0 Register (Offset = 80h) [reset = 0h]

Compare01

Return to [Summary Table](#)

Table 4-2125. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E080h
ICSSM1	4862 E080h

Figure 4-1038. ICSSM_PR1_IEP0_SLV_CMP1_REG0 Name Register

31	30	29	28	27	26	25	24
CMP1_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP1_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP1_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP1_0							
R/W							
0h							

Table 4-2126. ICSSM_PR1_IEP0_SLV_CMP1_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP1_0	R/W	0h	

4.5.2.274 ICSSM_PR1_IEP0_SLV_CMP1_REG1 Register

4.5.2.274.1 ICSSM_PR1_IEP0_SLV_CMP1_REG1 Register (Offset = 84h) [reset = 0h]

Compare11

Return to [Summary Table](#)

Table 4-2127. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E084h
ICSSM1	4862 E084h

Figure 4-1039. ICSSM_PR1_IEP0_SLV_CMP1_REG1 Name Register

31	30	29	28	27	26	25	24
CMP1_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP1_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP1_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP1_1							
R/W							
0h							

Table 4-2128. ICSSM_PR1_IEP0_SLV_CMP1_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP1_1	R/W	0h	

4.5.2.275 ICSSM_PR1_IEP0_SLV_CMP2_REG0 Register

4.5.2.275.1 ICSSM_PR1_IEP0_SLV_CMP2_REG0 Register (Offset = 88h) [reset = 0h]

Compare02

Return to [Summary Table](#)

Table 4-2129. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E088h
ICSSM1	4862 E088h

Figure 4-1040. ICSSM_PR1_IEP0_SLV_CMP2_REG0 Name Register

31	30	29	28	27	26	25	24
CMP2_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP2_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP2_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP2_0							
R/W							
0h							

Table 4-2130. ICSSM_PR1_IEP0_SLV_CMP2_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP2_0	R/W	0h	

4.5.2.276 ICSSM_PR1_IEP0_SLV_CMP2_REG1 Register

4.5.2.276.1 ICSSM_PR1_IEP0_SLV_CMP2_REG1 Register (Offset = 8Ch) [reset = 0h]

Compare12

Return to [Summary Table](#)

Table 4-2131. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E08Ch
ICSSM1	4862 E08Ch

Figure 4-1041. ICSSM_PR1_IEP0_SLV_CMP2_REG1 Name Register

31	30	29	28	27	26	25	24
CMP2_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP2_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP2_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP2_1							
R/W							
0h							

Table 4-2132. ICSSM_PR1_IEP0_SLV_CMP2_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP2_1	R/W	0h	

4.5.2.277 ICSSM_PR1_IEP0_SLV_CMP3_REG0 Register

4.5.2.277.1 ICSSM_PR1_IEP0_SLV_CMP3_REG0 Register (Offset = 90h) [reset = 0h]

Compare03

Return to [Summary Table](#)

Table 4-2133. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E090h
ICSSM1	4862 E090h

Figure 4-1042. ICSSM_PR1_IEP0_SLV_CMP3_REG0 Name Register

31	30	29	28	27	26	25	24
CMP3_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP3_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP3_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP3_0							
R/W							
0h							

Table 4-2134. ICSSM_PR1_IEP0_SLV_CMP3_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP3_0	R/W	0h	

4.5.2.278 ICSSM_PR1_IEP0_SLV_CMP3_REG1 Register

4.5.2.278.1 ICSSM_PR1_IEP0_SLV_CMP3_REG1 Register (Offset = 94h) [reset = 0h]

Compare13

Return to [Summary Table](#)**Table 4-2135. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 E094h
ICSSM1	4862 E094h

Figure 4-1043. ICSSM_PR1_IEP0_SLV_CMP3_REG1 Name Register

31	30	29	28	27	26	25	24
CMP3_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP3_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP3_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP3_1							
R/W							
0h							

Table 4-2136. ICSSM_PR1_IEP0_SLV_CMP3_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP3_1	R/W	0h	

4.5.2.279 ICSSM_PR1_IEP0_SLV_CMP4_REG0 Register

4.5.2.279.1 ICSSM_PR1_IEP0_SLV_CMP4_REG0 Register (Offset = 98h) [reset = 0h]

Compare04

Return to [Summary Table](#)

Table 4-2137. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E098h
ICSSM1	4862 E098h

Figure 4-1044. ICSSM_PR1_IEP0_SLV_CMP4_REG0 Name Register

31	30	29	28	27	26	25	24
CMP4_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP4_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP4_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP4_0							
R/W							
0h							

Table 4-2138. ICSSM_PR1_IEP0_SLV_CMP4_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP4_0	R/W	0h	

4.5.2.280 ICSSM_PR1_IEP0_SLV_CMP4_REG1 Register

4.5.2.280.1 ICSSM_PR1_IEP0_SLV_CMP4_REG1 Register (Offset = 9Ch) [reset = 0h]

Compare14

Return to [Summary Table](#)

Table 4-2139. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E09Ch
ICSSM1	4862 E09Ch

Figure 4-1045. ICSSM_PR1_IEP0_SLV_CMP4_REG1 Name Register

31	30	29	28	27	26	25	24
CMP4_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP4_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP4_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP4_1							
R/W							
0h							

Table 4-2140. ICSSM_PR1_IEP0_SLV_CMP4_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP4_1	R/W	0h	

4.5.2.281 ICSSM_PR1_IEP0_SLV_CMP5_REG0 Register

4.5.2.281.1 ICSSM_PR1_IEP0_SLV_CMP5_REG0 Register (Offset = A0h) [reset = 0h]

Compare05

Return to [Summary Table](#)

Table 4-2141. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0A0h
ICSSM1	4862 E0A0h

Figure 4-1046. ICSSM_PR1_IEP0_SLV_CMP5_REG0 Name Register

31	30	29	28	27	26	25	24
CMP5_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP5_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP5_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP5_0							
R/W							
0h							

Table 4-2142. ICSSM_PR1_IEP0_SLV_CMP5_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP5_0	R/W	0h	

4.5.2.282 ICSSM_PR1_IEP0_SLV_CMP5_REG1 Register

4.5.2.282.1 ICSSM_PR1_IEP0_SLV_CMP5_REG1 Register (Offset = A4h) [reset = 0h]

Compare15

Return to [Summary Table](#)

Table 4-2143. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0A4h
ICSSM1	4862 E0A4h

Figure 4-1047. ICSSM_PR1_IEP0_SLV_CMP5_REG1 Name Register

31	30	29	28	27	26	25	24
CMP5_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP5_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP5_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP5_1							
R/W							
0h							

Table 4-2144. ICSSM_PR1_IEP0_SLV_CMP5_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP5_1	R/W	0h	

4.5.2.283 ICSSM_PR1_IEP0_SLV_CMP6_REG0 Register

4.5.2.283.1 ICSSM_PR1_IEP0_SLV_CMP6_REG0 Register (Offset = A8h) [reset = 0h]

Compare06

Return to [Summary Table](#)

Table 4-2145. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0A8h
ICSSM1	4862 E0A8h

Figure 4-1048. ICSSM_PR1_IEP0_SLV_CMP6_REG0 Name Register

31	30	29	28	27	26	25	24
CMP6_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP6_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP6_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP6_0							
R/W							
0h							

Table 4-2146. ICSSM_PR1_IEP0_SLV_CMP6_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP6_0	R/W	0h	

4.5.2.284 ICSSM_PR1_IEP0_SLV_CMP6_REG1 Register

4.5.2.284.1 ICSSM_PR1_IEP0_SLV_CMP6_REG1 Register (Offset = ACh) [reset = 0h]

Compare16

Return to [Summary Table](#)

Table 4-2147. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0ACh
ICSSM1	4862 E0ACh

Figure 4-1049. ICSSM_PR1_IEP0_SLV_CMP6_REG1 Name Register

31	30	29	28	27	26	25	24
CMP6_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP6_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP6_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP6_1							
R/W							
0h							

Table 4-2148. ICSSM_PR1_IEP0_SLV_CMP6_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP6_1	R/W	0h	

4.5.2.285 ICSSM_PR1_IEP0_SLV_CMP7_REG0 Register

4.5.2.285.1 ICSSM_PR1_IEP0_SLV_CMP7_REG0 Register (Offset = B0h) [reset = 0h]

Compare07

Return to [Summary Table](#)

Table 4-2149. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0B0h
ICSSM1	4862 E0B0h

Figure 4-1050. ICSSM_PR1_IEP0_SLV_CMP7_REG0 Name Register

31	30	29	28	27	26	25	24
CMP7_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP7_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP7_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP7_0							
R/W							
0h							

Table 4-2150. ICSSM_PR1_IEP0_SLV_CMP7_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP7_0	R/W	0h	

4.5.2.286 ICSSM_PR1_IEP0_SLV_CMP7_REG1 Register

4.5.2.286.1 ICSSM_PR1_IEP0_SLV_CMP7_REG1 Register (Offset = B4h) [reset = 0h]

Compare17

Return to [Summary Table](#)

Table 4-2151. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0B4h
ICSSM1	4862 E0B4h

Figure 4-1051. ICSSM_PR1_IEP0_SLV_CMP7_REG1 Name Register

31	30	29	28	27	26	25	24
CMP7_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP7_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP7_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP7_1							
R/W							
0h							

Table 4-2152. ICSSM_PR1_IEP0_SLV_CMP7_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP7_1	R/W	0h	

4.5.2.287 ICSSM_PR1_IEP0_SLV_RXIPG0_REG Register

4.5.2.287.1 ICSSM_PR1_IEP0_SLV_RXIPG0_REG Register (Offset = B8h) [reset = FFFF0000h]

RXIPG0

Return to [Summary Table](#)

Table 4-2153. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0B8h
ICSSM1	4862 E0B8h

Figure 4-1052. ICSSM_PR1_IEP0_SLV_RXIPG0_REG Name Register

31	30	29	28	27	26	25	24
RX_MIN_IPG0							
R/W							
FFFFh							
23	22	21	20	19	18	17	16
RX_MIN_IPG0							
R/W							
FFFFh							
15	14	13	12	11	10	9	8
RX_IPG0							
R							
0h							
7	6	5	4	3	2	1	0
RX_IPG0							
R							
0h							

Table 4-2154. ICSSM_PR1_IEP0_SLV_RXIPG0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RX_MIN_IPG0	R/W	FFFFh	
15:0	RX_IPG0	R	0h	

4.5.2.288 ICSSM_PR1_IEP0_SLV_RXIPG1_REG Register

4.5.2.288.1 ICSSM_PR1_IEP0_SLV_RXIPG1_REG Register (Offset = BCh) [reset = FFFF0000h]

RXIPG1

Return to [Summary Table](#)

Table 4-2155. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0BCh
ICSSM1	4862 E0BCh

Figure 4-1053. ICSSM_PR1_IEP0_SLV_RXIPG1_REG Name Register

31	30	29	28	27	26	25	24
RX_MIN_IPG1							
R/W							
FFFFh							
23	22	21	20	19	18	17	16
RX_MIN_IPG1							
R/W							
FFFFh							
15	14	13	12	11	10	9	8
RX_IPG1							
R							
0h							
7	6	5	4	3	2	1	0
RX_IPG1							
R							
0h							

Table 4-2156. ICSSM_PR1_IEP0_SLV_RXIPG1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RX_MIN_IPG1	R/W	FFFFh	
15:0	RX_IPG1	R	0h	

4.5.2.289 ICSSM_PR1_IEP0_SLV_CMP8_REG0 Register

4.5.2.289.1 ICSSM_PR1_IEP0_SLV_CMP8_REG0 Register (Offset = C0h) [reset = 0h]

Compare08

Return to [Summary Table](#)

Table 4-2157. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0C0h
ICSSM1	4862 E0C0h

Figure 4-1054. ICSSM_PR1_IEP0_SLV_CMP8_REG0 Name Register

31	30	29	28	27	26	25	24
CMP8_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP8_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP8_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP8_0							
R/W							
0h							

Table 4-2158. ICSSM_PR1_IEP0_SLV_CMP8_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP8_0	R/W	0h	

4.5.2.290 ICSSM_PR1_IEP0_SLV_CMP8_REG1 Register

4.5.2.290.1 ICSSM_PR1_IEP0_SLV_CMP8_REG1 Register (Offset = C4h) [reset = 0h]

Compare18

Return to [Summary Table](#)

Table 4-2159. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0C4h
ICSSM1	4862 E0C4h

Figure 4-1055. ICSSM_PR1_IEP0_SLV_CMP8_REG1 Name Register

31	30	29	28	27	26	25	24
CMP8_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP8_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP8_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP8_1							
R/W							
0h							

Table 4-2160. ICSSM_PR1_IEP0_SLV_CMP8_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP8_1	R/W	0h	

4.5.2.291 ICSSM_PR1_IEP0_SLV_CMP9_REG0 Register

4.5.2.291.1 ICSSM_PR1_IEP0_SLV_CMP9_REG0 Register (Offset = C8h) [reset = 0h]

Compare09

Return to [Summary Table](#)

Table 4-2161. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0C8h
ICSSM1	4862 E0C8h

Figure 4-1056. ICSSM_PR1_IEP0_SLV_CMP9_REG0 Name Register

31	30	29	28	27	26	25	24
CMP9_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP9_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP9_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP9_0							
R/W							
0h							

Table 4-2162. ICSSM_PR1_IEP0_SLV_CMP9_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP9_0	R/W	0h	

4.5.2.292 ICSSM_PR1_IEP0_SLV_CMP9_REG1 Register

4.5.2.292.1 ICSSM_PR1_IEP0_SLV_CMP9_REG1 Register (Offset = CCh) [reset = 0h]

Compare19

Return to [Summary Table](#)

Table 4-2163. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0CCh
ICSSM1	4862 E0CCh

Figure 4-1057. ICSSM_PR1_IEP0_SLV_CMP9_REG1 Name Register

31	30	29	28	27	26	25	24
CMP9_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP9_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP9_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP9_1							
R/W							
0h							

Table 4-2164. ICSSM_PR1_IEP0_SLV_CMP9_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP9_1	R/W	0h	

4.5.2.293 ICSSM_PR1_IEP0_SLV_CMP10_REG0 Register

4.5.2.293.1 ICSSM_PR1_IEP0_SLV_CMP10_REG0 Register (Offset = D0h) [reset = 0h]

Compare010

Return to [Summary Table](#)

Table 4-2165. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0D0h
ICSSM1	4862 E0D0h

Figure 4-1058. ICSSM_PR1_IEP0_SLV_CMP10_REG0 Name Register

31	30	29	28	27	26	25	24
CMP10_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP10_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP10_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP10_0							
R/W							
0h							

Table 4-2166. ICSSM_PR1_IEP0_SLV_CMP10_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP10_0	R/W	0h	

4.5.2.294 ICSSM_PR1_IEP0_SLV_CMP10_REG1 Register

4.5.2.294.1 ICSSM_PR1_IEP0_SLV_CMP10_REG1 Register (Offset = D4h) [reset = 0h]

Compare110

Return to [Summary Table](#)

Table 4-2167. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0D4h
ICSSM1	4862 E0D4h

Figure 4-1059. ICSSM_PR1_IEP0_SLV_CMP10_REG1 Name Register

31	30	29	28	27	26	25	24
CMP10_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP10_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP10_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP10_1							
R/W							
0h							

Table 4-2168. ICSSM_PR1_IEP0_SLV_CMP10_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP10_1	R/W	0h	

4.5.2.295 ICSSM_PR1_IEP0_SLV_CMP11_REG0 Register

4.5.2.295.1 ICSSM_PR1_IEP0_SLV_CMP11_REG0 Register (Offset = D8h) [reset = 0h]

Compare011

Return to [Summary Table](#)

Table 4-2169. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0D8h
ICSSM1	4862 E0D8h

Figure 4-1060. ICSSM_PR1_IEP0_SLV_CMP11_REG0 Name Register

31	30	29	28	27	26	25	24
CMP11_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP11_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP11_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP11_0							
R/W							
0h							

Table 4-2170. ICSSM_PR1_IEP0_SLV_CMP11_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP11_0	R/W	0h	

4.5.2.296 ICSSM_PR1_IEP0_SLV_CMP11_REG1 Register

4.5.2.296.1 ICSSM_PR1_IEP0_SLV_CMP11_REG1 Register (Offset = DCh) [reset = 0h]

Compare111

Return to [Summary Table](#)

Table 4-2171. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0DCh
ICSSM1	4862 E0DCh

Figure 4-1061. ICSSM_PR1_IEP0_SLV_CMP11_REG1 Name Register

31	30	29	28	27	26	25	24
CMP11_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP11_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP11_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP11_1							
R/W							
0h							

Table 4-2172. ICSSM_PR1_IEP0_SLV_CMP11_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP11_1	R/W	0h	

4.5.2.297 ICSSM_PR1_IEP0_SLV_CMP12_REG0 Register

4.5.2.297.1 ICSSM_PR1_IEP0_SLV_CMP12_REG0 Register (Offset = E0h) [reset = 0h]

Compare012

Return to [Summary Table](#)

Table 4-2173. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0E0h
ICSSM1	4862 E0E0h

Figure 4-1062. ICSSM_PR1_IEP0_SLV_CMP12_REG0 Name Register

31	30	29	28	27	26	25	24
CMP12_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP12_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP12_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP12_0							
R/W							
0h							

Table 4-2174. ICSSM_PR1_IEP0_SLV_CMP12_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP12_0	R/W	0h	

4.5.2.298 ICSSM_PR1_IEP0_SLV_CMP12_REG1 Register

4.5.2.298.1 ICSSM_PR1_IEP0_SLV_CMP12_REG1 Register (Offset = E4h) [reset = 0h]

Compare112

Return to [Summary Table](#)

Table 4-2175. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0E4h
ICSSM1	4862 E0E4h

Figure 4-1063. ICSSM_PR1_IEP0_SLV_CMP12_REG1 Name Register

31	30	29	28	27	26	25	24
CMP12_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP12_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP12_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP12_1							
R/W							
0h							

Table 4-2176. ICSSM_PR1_IEP0_SLV_CMP12_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP12_1	R/W	0h	

4.5.2.299 ICSSM_PR1_IEP0_SLV_CMP13_REG0 Register

4.5.2.299.1 ICSSM_PR1_IEP0_SLV_CMP13_REG0 Register (Offset = E8h) [reset = 0h]

Compare013

Return to [Summary Table](#)

Table 4-2177. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0E8h
ICSSM1	4862 E0E8h

Figure 4-1064. ICSSM_PR1_IEP0_SLV_CMP13_REG0 Name Register

31	30	29	28	27	26	25	24
CMP13_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP13_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP13_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP13_0							
R/W							
0h							

Table 4-2178. ICSSM_PR1_IEP0_SLV_CMP13_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP13_0	R/W	0h	

4.5.2.300 ICSSM_PR1_IEP0_SLV_CMP13_REG1 Register

4.5.2.300.1 ICSSM_PR1_IEP0_SLV_CMP13_REG1 Register (Offset = ECh) [reset = 0h]

Compare113

Return to [Summary Table](#)

Table 4-2179. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0ECh
ICSSM1	4862 E0ECh

Figure 4-1065. ICSSM_PR1_IEP0_SLV_CMP13_REG1 Name Register

31	30	29	28	27	26	25	24
CMP13_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP13_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP13_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP13_1							
R/W							
0h							

Table 4-2180. ICSSM_PR1_IEP0_SLV_CMP13_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP13_1	R/W	0h	

4.5.2.301 ICSSM_PR1_IEP0_SLV_CMP14_REG0 Register

4.5.2.301.1 ICSSM_PR1_IEP0_SLV_CMP14_REG0 Register (Offset = F0h) [reset = 0h]

Compare014

Return to [Summary Table](#)

Table 4-2181. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0F0h
ICSSM1	4862 E0F0h

Figure 4-1066. ICSSM_PR1_IEP0_SLV_CMP14_REG0 Name Register

31	30	29	28	27	26	25	24
CMP14_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP14_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP14_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP14_0							
R/W							
0h							

Table 4-2182. ICSSM_PR1_IEP0_SLV_CMP14_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP14_0	R/W	0h	

4.5.2.302 ICSSM_PR1_IEP0_SLV_CMP14_REG1 Register

4.5.2.302.1 ICSSM_PR1_IEP0_SLV_CMP14_REG1 Register (Offset = F4h) [reset = 0h]

Compare114

Return to [Summary Table](#)

Table 4-2183. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0F4h
ICSSM1	4862 E0F4h

Figure 4-1067. ICSSM_PR1_IEP0_SLV_CMP14_REG1 Name Register

31	30	29	28	27	26	25	24
CMP14_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP14_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP14_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP14_1							
R/W							
0h							

Table 4-2184. ICSSM_PR1_IEP0_SLV_CMP14_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP14_1	R/W	0h	

4.5.2.303 ICSSM_PR1_IEP0_SLV_CMP15_REG0 Register

4.5.2.303.1 ICSSM_PR1_IEP0_SLV_CMP15_REG0 Register (Offset = F8h) [reset = 0h]

Compare015

Return to [Summary Table](#)

Table 4-2185. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0F8h
ICSSM1	4862 E0F8h

Figure 4-1068. ICSSM_PR1_IEP0_SLV_CMP15_REG0 Name Register

31	30	29	28	27	26	25	24
CMP15_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP15_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP15_0							
R/W							
0h							

Table 4-2186. ICSSM_PR1_IEP0_SLV_CMP15_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP15_0	R/W	0h	

4.5.2.304 ICSSM_PR1_IEP0_SLV_CMP15_REG1 Register

4.5.2.304.1 ICSSM_PR1_IEP0_SLV_CMP15_REG1 Register (Offset = FCh) [reset = 0h]

Compare115

Return to [Summary Table](#)

Table 4-2187. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E0FCh
ICSSM1	4862 E0FCh

Figure 4-1069. ICSSM_PR1_IEP0_SLV_CMP15_REG1 Name Register

31	30	29	28	27	26	25	24
CMP15_1							
R/W							
0h							
23	22	21	20	19	18	17	16
CMP15_1							
R/W							
0h							
15	14	13	12	11	10	9	8
CMP15_1							
R/W							
0h							
7	6	5	4	3	2	1	0
CMP15_1							
R/W							
0h							

Table 4-2188. ICSSM_PR1_IEP0_SLV_CMP15_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMP15_1	R/W	0h	

4.5.2.305 ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0 Register

4.5.2.305.1 ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0 Register (Offset = 100h) [reset = 0h]

Low Counter Reset Value

Return to [Summary Table](#)

Table 4-2189. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E100h
ICSSM1	4862 E100h

Figure 4-1070. ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0 Name Register

31	30	29	28	27	26	25	24
RESET_VAL_0							
R/W							
0h							
23	22	21	20	19	18	17	16
RESET_VAL_0							
R/W							
0h							
15	14	13	12	11	10	9	8
RESET_VAL_0							
R/W							
0h							
7	6	5	4	3	2	1	0
RESET_VAL_0							
R/W							
0h							

Table 4-2190. ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESET_VAL_0	R/W	0h	

4.5.2.306 ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1 Register

4.5.2.306.1 ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1 Register (Offset = 104h) [reset = 0h]

Low Counter Reset Value

Return to [Summary Table](#)

Table 4-2191. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E104h
ICSSM1	4862 E104h

Figure 4-1071. ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1 Name Register

31	30	29	28	27	26	25	24
RESET_VAL_1							
R/W							
0h							
23	22	21	20	19	18	17	16
RESET_VAL_1							
R/W							
0h							
15	14	13	12	11	10	9	8
RESET_VAL_1							
R/W							
0h							
7	6	5	4	3	2	1	0
RESET_VAL_1							
R/W							
0h							

Table 4-2192. ICSSM_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESET_VAL_1	R/W	0h	

4.5.2.307 ICSSM_PR1_IEP0_SLV_PWM_REG Register

4.5.2.307.1 ICSSM_PR1_IEP0_SLV_PWM_REG Register (Offset = 108h) [reset = 0h]

PWM

Return to [Summary Table](#)

Table 4-2193. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E108h
ICSSM1	4862 E108h

Figure 4-1072. ICSSM_PR1_IEP0_SLV_PWM_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				PWM3_HIT	PWM3_RST_CNT_EN	PWM0_HIT	PWM0_RST_CNT_EN
NONE				R/W1TC	R/W	R/W1TC	R/W
0h				0h	0h	0h	0h

Table 4-2194. ICSSM_PR1_IEP0_SLV_PWM_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PWM3_HIT	R/W1TC	0h	
2	PWM3_RST_CNT_EN	R/W	0h	
1	PWM0_HIT	R/W1TC	0h	
0	PWM0_RST_CNT_EN	R/W	0h	

4.5.2.308 ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG0 Register

4.5.2.308.1 ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG0 Register (Offset = 10Ch) [reset = 0h]

Capture Big Indian Rise00

Return to [Summary Table](#)

Table 4-2195. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E10Ch
ICSSM1	4862 E10Ch

Figure 4-1073. ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR0_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR0_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR0_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR0_0							
R							
0h							

Table 4-2196. ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR0_0	R	0h	

4.5.2.309 ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG1 Register

4.5.2.309.1 ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG1 Register (Offset = 110h) [reset = 0h]

Capture Big Indian Rise10

Return to [Summary Table](#)

Table 4-2197. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E110h
ICSSM1	4862 E110h

Figure 4-1074. ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR0_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR0_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR0_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR0_1							
R							
0h							

Table 4-2198. ICSSM_PR1_IEP0_SLV_CAPR0_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR0_1	R	0h	

4.5.2.310 ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG0 Register

4.5.2.310.1 ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG0 Register (Offset = 114h) [reset = 0h]

Capture Big Indian Rise01

Return to [Summary Table](#)

Table 4-2199. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E114h
ICSSM1	4862 E114h

Figure 4-1075. ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR1_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR1_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR1_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR1_0							
R							
0h							

Table 4-2200. ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR1_0	R	0h	

4.5.2.311 ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG1 Register

4.5.2.311.1 ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG1 Register (Offset = 118h) [reset = 0h]

Capture Big Indian Rise11

Return to [Summary Table](#)

Table 4-2201. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E118h
ICSSM1	4862 E118h

Figure 4-1076. ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR1_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR1_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR1_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR1_1							
R							
0h							

Table 4-2202. ICSSM_PR1_IEP0_SLV_CAPR1_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR1_1	R	0h	

4.5.2.312 ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG0 Register

4.5.2.312.1 ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG0 Register (Offset = 11Ch) [reset = 0h]

Capture Big Indian Rise02

Return to [Summary Table](#)

Table 4-2203. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E11Ch
ICSSM1	4862 E11Ch

Figure 4-1077. ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR2_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR2_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR2_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR2_0							
R							
0h							

Table 4-2204. ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR2_0	R	0h	

4.5.2.313 ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG1 Register

4.5.2.313.1 ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG1 Register (Offset = 120h) [reset = 0h]

Capture Big Indian Rise12

Return to [Summary Table](#)

Table 4-2205. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E120h
ICSSM1	4862 E120h

Figure 4-1078. ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR2_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR2_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR2_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR2_1							
R							
0h							

Table 4-2206. ICSSM_PR1_IEP0_SLV_CAPR2_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR2_1	R	0h	

4.5.2.314 ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG0 Register

4.5.2.314.1 ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG0 Register (Offset = 124h) [reset = 0h]

Capture Big Indian Rise03

Return to [Summary Table](#)

Table 4-2207. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E124h
ICSSM1	4862 E124h

Figure 4-1079. ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR3_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR3_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR3_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR3_0							
R							
0h							

Table 4-2208. ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR3_0	R	0h	

4.5.2.315 ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG1 Register

4.5.2.315.1 ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG1 Register (Offset = 128h) [reset = 0h]

Capture Big Indian Rise13

Return to [Summary Table](#)

Table 4-2209. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E128h
ICSSM1	4862 E128h

Figure 4-1080. ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR3_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR3_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR3_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR3_1							
R							
0h							

Table 4-2210. ICSSM_PR1_IEP0_SLV_CAPR3_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR3_1	R	0h	

4.5.2.316 ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG0 Register

4.5.2.316.1 ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG0 Register (Offset = 12Ch) [reset = 0h]

Capture Big Indian Rise04

Return to [Summary Table](#)

Table 4-2211. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E12Ch
ICSSM1	4862 E12Ch

Figure 4-1081. ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR4_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR4_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR4_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR4_0							
R							
0h							

Table 4-2212. ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR4_0	R	0h	

4.5.2.317 ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG1 Register

4.5.2.317.1 ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG1 Register (Offset = 130h) [reset = 0h]

Capture Big Indian Rise14

Return to [Summary Table](#)

Table 4-2213. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E130h
ICSSM1	4862 E130h

Figure 4-1082. ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR4_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR4_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR4_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR4_1							
R							
0h							

Table 4-2214. ICSSM_PR1_IEP0_SLV_CAPR4_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR4_1	R	0h	

4.5.2.318 ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG0 Register

4.5.2.318.1 ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG0 Register (Offset = 134h) [reset = 0h]

Capture Big Indian Rise05

Return to [Summary Table](#)

Table 4-2215. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E134h
ICSSM1	4862 E134h

Figure 4-1083. ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR5_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR5_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR5_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR5_0							
R							
0h							

Table 4-2216. ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR5_0	R	0h	

4.5.2.319 ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG1 Register

4.5.2.319.1 ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG1 Register (Offset = 138h) [reset = 0h]

Capture Big Indian Rise15

Return to [Summary Table](#)

Table 4-2217. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E138h
ICSSM1	4862 E138h

Figure 4-1084. ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR5_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR5_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR5_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR5_1							
R							
0h							

Table 4-2218. ICSSM_PR1_IEP0_SLV_CAPR5_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR5_1	R	0h	

4.5.2.320 ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG0 Register

4.5.2.320.1 ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG0 Register (Offset = 13Ch) [reset = 0h]

Capture Big Indian Rise06

Return to [Summary Table](#)

Table 4-2219. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E13Ch
ICSSM1	4862 E13Ch

Figure 4-1085. ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR6_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR6_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR6_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR6_0							
R							
0h							

Table 4-2220. ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR6_0	R	0h	

4.5.2.321 ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG1 Register

4.5.2.321.1 ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG1 Register (Offset = 140h) [reset = 0h]

Capture Big Indian Rise16

Return to [Summary Table](#)

Table 4-2221. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E140h
ICSSM1	4862 E140h

Figure 4-1086. ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR6_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR6_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR6_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR6_1							
R							
0h							

Table 4-2222. ICSSM_PR1_IEP0_SLV_CAPR6_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR6_1	R	0h	

4.5.2.322 ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG0 Register

4.5.2.322.1 ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG0 Register (Offset = 144h) [reset = 0h]

Capture Big Indian Fall06

Return to [Summary Table](#)

Table 4-2223. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E144h
ICSSM1	4862 E144h

Figure 4-1087. ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPF6_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPF6_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPF6_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPF6_0							
R							
0h							

Table 4-2224. ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF6_0	R	0h	

4.5.2.323 ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG1 Register

4.5.2.323.1 ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG1 Register (Offset = 148h) [reset = 0h]

Capture Big Indian Fall16

Return to [Summary Table](#)

Table 4-2225. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E148h
ICSSM1	4862 E148h

Figure 4-1088. ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPF6_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPF6_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPF6_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPF6_1							
R							
0h							

Table 4-2226. ICSSM_PR1_IEP0_SLV_CAPF6_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF6_1	R	0h	

4.5.2.324 ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG0 Register

4.5.2.324.1 ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG0 Register (Offset = 14Ch) [reset = 0h]

Capture Big Indian Rise07

Return to [Summary Table](#)

Table 4-2227. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E14Ch
ICSSM1	4862 E14Ch

Figure 4-1089. ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPR7_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPR7_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPR7_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPR7_0							
R							
0h							

Table 4-2228. ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR7_0	R	0h	

4.5.2.325 ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG1 Register

4.5.2.325.1 ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG1 Register (Offset = 150h) [reset = 0h]

Capture Big Indian Rise17

Return to [Summary Table](#)

Table 4-2229. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E150h
ICSSM1	4862 E150h

Figure 4-1090. ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPR7_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPR7_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPR7_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPR7_1							
R							
0h							

Table 4-2230. ICSSM_PR1_IEP0_SLV_CAPR7_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPR7_1	R	0h	

4.5.2.326 ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG0 Register

4.5.2.326.1 ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG0 Register (Offset = 154h) [reset = 0h]

Capture Big Indian Fall07

Return to [Summary Table](#)

Table 4-2231. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E154h
ICSSM1	4862 E154h

Figure 4-1091. ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG0 Name Register

31	30	29	28	27	26	25	24
CAPF7_0							
R							
0h							
23	22	21	20	19	18	17	16
CAPF7_0							
R							
0h							
15	14	13	12	11	10	9	8
CAPF7_0							
R							
0h							
7	6	5	4	3	2	1	0
CAPF7_0							
R							
0h							

Table 4-2232. ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF7_0	R	0h	

4.5.2.327 ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG1 Register

4.5.2.327.1 ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG1 Register (Offset = 158h) [reset = 0h]

Capture Big Indian Fall17

Return to [Summary Table](#)

Table 4-2233. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E158h
ICSSM1	4862 E158h

Figure 4-1092. ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG1 Name Register

31	30	29	28	27	26	25	24
CAPF7_1							
R							
0h							
23	22	21	20	19	18	17	16
CAPF7_1							
R							
0h							
15	14	13	12	11	10	9	8
CAPF7_1							
R							
0h							
7	6	5	4	3	2	1	0
CAPF7_1							
R							
0h							

Table 4-2234. ICSSM_PR1_IEP0_SLV_CAPF7_BI_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAPF7_1	R	0h	

4.5.2.328 ICSSM_PR1_IEP0_SLV_SYNC_CTRL_REG Register

4.5.2.328.1 ICSSM_PR1_IEP0_SLV_SYNC_CTRL_REG Register (Offset = 180h) [reset = 0h]

Sync Ctrl

Return to [Summary Table](#)

Table 4-2235. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E180h
ICSSM1	4862 E180h

Figure 4-1093. ICSSM_PR1_IEP0_SLV_SYNC_CTRL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					SYNC1_OUT_NV_EN	SYNC0_OUT_NV_EN	SYNC1_IND_EN
NONE					R/W	R/W	R/W
0h					0h	0h	0h
7	6	5	4	3	2	1	0
SYNC1_CYCLIC_EN	SYNC1_ACK_EN	SYNC0_CYCLIC_EN	SYNC0_ACK_EN	RESERVED	SYNC1_EN	SYNC0_EN	SYNC_EN
R/W	R/W	R/W	R/W	NONE	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2236. ICSSM_PR1_IEP0_SLV_SYNC_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10	SYNC1_OUT_NV_EN	R/W	0h	
9	SYNC0_OUT_NV_EN	R/W	0h	
8	SYNC1_IND_EN	R/W	0h	
7	SYNC1_CYCLIC_EN	R/W	0h	
6	SYNC1_ACK_EN	R/W	0h	
5	SYNC0_CYCLIC_EN	R/W	0h	
4	SYNC0_ACK_EN	R/W	0h	
3	RESERVED	NONE	0h	Reserved
2	SYNC1_EN	R/W	0h	
1	SYNC0_EN	R/W	0h	
0	SYNC_EN	R/W	0h	

4.5.2.329 ICSSM_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG Register

4.5.2.329.1 ICSSM_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG Register (Offset = 184h) [reset = 0h]

Sync Ctrl

Return to [Summary Table](#)

Table 4-2237. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E184h
ICSSM1	4862 E184h

Figure 4-1094. ICSSM_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						FIRST_SYNC1	FIRST_SYNC0
NONE						R	R
0h						0h	0h

Table 4-2238. ICSSM_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	FIRST_SYNC1	R	0h	
0	FIRST_SYNC0	R	0h	

4.5.2.330 ICSSM_PR1_IEP0_SLV_SYNC0_STAT_REG Register

4.5.2.330.1 ICSSM_PR1_IEP0_SLV_SYNC0_STAT_REG Register (Offset = 188h) [reset = 0h]

Sync Ctrl

Return to [Summary Table](#)

Table 4-2239. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E188h
ICSSM1	4862 E188h

Figure 4-1095. ICSSM_PR1_IEP0_SLV_SYNC0_STAT_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SYNC0_PEND
NONE							R
0h							0h

Table 4-2240. ICSSM_PR1_IEP0_SLV_SYNC0_STAT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SYNC0_PEND	R	0h	

4.5.2.331 ICSSM_PR1_IEP0_SLV_SYNC1_STAT_REG Register

4.5.2.331.1 ICSSM_PR1_IEP0_SLV_SYNC1_STAT_REG Register (Offset = 18Ch) [reset = 0h]

Sync Ctrl

Return to [Summary Table](#)

Table 4-2241. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E18Ch
ICSSM1	4862 E18Ch

Figure 4-1096. ICSSM_PR1_IEP0_SLV_SYNC1_STAT_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SYNC1_PEND
NONE							R
0h							0h

Table 4-2242. ICSSM_PR1_IEP0_SLV_SYNC1_STAT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SYNC1_PEND	R	0h	

4.5.2.332 ICSSM_PR1_IEP0_SLV_SYNC_PWIDTH_REG Register

4.5.2.332.1 ICSSM_PR1_IEP0_SLV_SYNC_PWIDTH_REG Register (Offset = 190h) [reset = 0h]

Sync Ctrl

Return to [Summary Table](#)**Table 4-2243. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 E190h
ICSSM1	4862 E190h

Figure 4-1097. ICSSM_PR1_IEP0_SLV_SYNC_PWIDTH_REG Name Register

31	30	29	28	27	26	25	24
SYNC_HPW							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNC_HPW							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNC_HPW							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNC_HPW							
R/W							
0h							

Table 4-2244. ICSSM_PR1_IEP0_SLV_SYNC_PWIDTH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNC_HPW	R/W	0h	

4.5.2.333 ICSSM_PR1_IEP0_SLV_SYNC0_PERIOD_REG Register

4.5.2.333.1 ICSSM_PR1_IEP0_SLV_SYNC0_PERIOD_REG Register (Offset = 194h) [reset = 1h]

Sync Ctrl

Return to [Summary Table](#)

Table 4-2245. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E194h
ICSSM1	4862 E194h

Figure 4-1098. ICSSM_PR1_IEP0_SLV_SYNC0_PERIOD_REG Name Register

31	30	29	28	27	26	25	24
SYNC0_PERIOD							
R/W							
1h							
23	22	21	20	19	18	17	16
SYNC0_PERIOD							
R/W							
1h							
15	14	13	12	11	10	9	8
SYNC0_PERIOD							
R/W							
1h							
7	6	5	4	3	2	1	0
SYNC0_PERIOD							
R/W							
1h							

Table 4-2246. ICSSM_PR1_IEP0_SLV_SYNC0_PERIOD_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNC0_PERIOD	R/W	1h	

4.5.2.334 ICSSM_PR1_IEP0_SLV_SYNC1_DELAY_REG Register

4.5.2.334.1 ICSSM_PR1_IEP0_SLV_SYNC1_DELAY_REG Register (Offset = 198h) [reset = 0h]

Sync Ctrl

Return to [Summary Table](#)**Table 4-2247. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 E198h
ICSSM1	4862 E198h

Figure 4-1099. ICSSM_PR1_IEP0_SLV_SYNC1_DELAY_REG Name Register

31	30	29	28	27	26	25	24
SYNC1_DELAY							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNC1_DELAY							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNC1_DELAY							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNC1_DELAY							
R/W							
0h							

Table 4-2248. ICSSM_PR1_IEP0_SLV_SYNC1_DELAY_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNC1_DELAY	R/W	0h	

4.5.2.335 ICSSM_PR1_IEP0_SLV_SYNC_START_REG Register

4.5.2.335.1 ICSSM_PR1_IEP0_SLV_SYNC_START_REG Register (Offset = 19Ch) [reset = 0h]

Sync Ctrl

Return to [Summary Table](#)

Table 4-2249. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E19Ch
ICSSM1	4862 E19Ch

Figure 4-1100. ICSSM_PR1_IEP0_SLV_SYNC_START_REG Name Register

31	30	29	28	27	26	25	24
SYNC_START							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNC_START							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNC_START							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNC_START							
R/W							
0h							

Table 4-2250. ICSSM_PR1_IEP0_SLV_SYNC_START_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNC_START	R/W	0h	

4.5.2.336 ICSSM_PR1_IEP0_SLV_WD_PREDIV_REG Register

4.5.2.336.1 ICSSM_PR1_IEP0_SLV_WD_PREDIV_REG Register (Offset = 200h) [reset = 4E20h]

WD

Return to [Summary Table](#)

Table 4-2251. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E200h
ICSSM1	4862 E200h

Figure 4-1101. ICSSM_PR1_IEP0_SLV_WD_PREDIV_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PRE_DIV							
R/W							
4E20h							
7	6	5	4	3	2	1	0
PRE_DIV							
R/W							
4E20h							

Table 4-2252. ICSSM_PR1_IEP0_SLV_WD_PREDIV_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	PRE_DIV	R/W	4E20h	

4.5.2.337 ICSSM_PR1_IEP0_SLV_PDI_WD_TIM_REG Register

4.5.2.337.1 ICSSM_PR1_IEP0_SLV_PDI_WD_TIM_REG Register (Offset = 204h) [reset = 3E8h]

WD

Return to [Summary Table](#)

Table 4-2253. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E204h
ICSSM1	4862 E204h

Figure 4-1102. ICSSM_PR1_IEP0_SLV_PDI_WD_TIM_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PDI_WD_TIME							
R/W							
3E8h							
7	6	5	4	3	2	1	0
PDI_WD_TIME							
R/W							
3E8h							

Table 4-2254. ICSSM_PR1_IEP0_SLV_PDI_WD_TIM_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	PDI_WD_TIME	R/W	3E8h	

4.5.2.338 ICSSM_PR1_IEP0_SLV_PD_WD_TIM_REG Register

4.5.2.338.1 ICSSM_PR1_IEP0_SLV_PD_WD_TIM_REG Register (Offset = 208h) [reset = 3E8h]

WD

Return to [Summary Table](#)

Table 4-2255. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E208h
ICSSM1	4862 E208h

Figure 4-1103. ICSSM_PR1_IEP0_SLV_PD_WD_TIM_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PD_WD_TIME							
R/W							
3E8h							
7	6	5	4	3	2	1	0
PD_WD_TIME							
R/W							
3E8h							

Table 4-2256. ICSSM_PR1_IEP0_SLV_PD_WD_TIM_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	PD_WD_TIME	R/W	3E8h	

4.5.2.339 ICSSM_PR1_IEP0_SLV_WD_STATUS_REG Register

4.5.2.339.1 ICSSM_PR1_IEP0_SLV_WD_STATUS_REG Register (Offset = 20Ch) [reset = 10001h]

WD

Return to [Summary Table](#)

Table 4-2257. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E20Ch
ICSSM1	4862 E20Ch

Figure 4-1104. ICSSM_PR1_IEP0_SLV_WD_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							PDI_WD_STAT
NONE							R
0h							1h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							PD_WD_STAT
NONE							R
0h							1h

Table 4-2258. ICSSM_PR1_IEP0_SLV_WD_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	PDI_WD_STAT	R	1h	
15:1	RESERVED	NONE	0h	Reserved
0	PD_WD_STAT	R	1h	

4.5.2.340 ICSSM_PR1_IEP0_SLV_WD_EXP_CNT_REG Register

4.5.2.340.1 ICSSM_PR1_IEP0_SLV_WD_EXP_CNT_REG Register (Offset = 210h) [reset = 0h]

WD

Return to [Summary Table](#)

Table 4-2259. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E210h
ICSSM1	4862 E210h

Figure 4-1105. ICSSM_PR1_IEP0_SLV_WD_EXP_CNT_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PD_EXP_CNT							
R/W							
0h							
7	6	5	4	3	2	1	0
PDI_EXP_CNT							
R/W							
0h							

Table 4-2260. ICSSM_PR1_IEP0_SLV_WD_EXP_CNT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	PD_EXP_CNT	R/W	0h	
7:0	PDI_EXP_CNT	R/W	0h	

4.5.2.341 ICSSM_PR1_IEP0_SLV_WD_CTRL_REG Register

4.5.2.341.1 ICSSM_PR1_IEP0_SLV_WD_CTRL_REG Register (Offset = 214h) [reset = 0h]

WD

Return to [Summary Table](#)

Table 4-2261. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E214h
ICSSM1	4862 E214h

Figure 4-1106. ICSSM_PR1_IEP0_SLV_WD_CTRL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							PDI_WD_EN
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							PD_WD_EN
NONE							R/W
0h							0h

Table 4-2262. ICSSM_PR1_IEP0_SLV_WD_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	PDI_WD_EN	R/W	0h	
15:1	RESERVED	NONE	0h	Reserved
0	PD_WD_EN	R/W	0h	

4.5.2.342 ICSSM_PR1_IEP0_SLV_DIGIO_CTRL_REG Register

4.5.2.342.1 ICSSM_PR1_IEP0_SLV_DIGIO_CTRL_REG Register (Offset = 300h) [reset = 4h]

DIGIO

Return to [Summary Table](#)**Table 4-2263. Instance Table**

Instance Name	Physical Address
ICSSM0	4802 E300h
ICSSM1	4862 E300h

Figure 4-1107. ICSSM_PR1_IEP0_SLV_DIGIO_CTRL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
OUT_MODE		IN_MODE		WD_MODE	BIDI_MODE	OUTVALID_MODE	OUTVALID_POL
R/W		R/W		R/W	R	R/W	R
0h		0h		0h	1h	0h	0h

Table 4-2264. ICSSM_PR1_IEP0_SLV_DIGIO_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:6	OUT_MODE	R/W	0h	
5:4	IN_MODE	R/W	0h	
3	WD_MODE	R/W	0h	
2	BIDI_MODE	R	1h	
1	OUTVALID_MODE	R/W	0h	
0	OUTVALID_POL	R	0h	

4.5.2.343 ICSSM_PR1_IEP0_SLV_DIGIO_STATUS_REG Register

4.5.2.343.1 ICSSM_PR1_IEP0_SLV_DIGIO_STATUS_REG Register (Offset = 304h) [reset = 0h]

DIGIO

Return to [Summary Table](#)

Table 4-2265. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E304h
ICSSM1	4862 E304h

Figure 4-1108. ICSSM_PR1_IEP0_SLV_DIGIO_STATUS_REG Name Register

31	30	29	28	27	26	25	24
DIGIO_STAT							
R							
0h							
23	22	21	20	19	18	17	16
DIGIO_STAT							
R							
0h							
15	14	13	12	11	10	9	8
DIGIO_STAT							
R							
0h							
7	6	5	4	3	2	1	0
DIGIO_STAT							
R							
0h							

Table 4-2266. ICSSM_PR1_IEP0_SLV_DIGIO_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DIGIO_STAT	R	0h	

4.5.2.344 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_REG Register

4.5.2.344.1 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_REG Register (Offset = 308h) [reset = 0h]

DIGIO

Return to [Summary Table](#)

Table 4-2267. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E308h
ICSSM1	4862 E308h

Figure 4-1109. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_REG Name Register

31	30	29	28	27	26	25	24
DATA_IN							
R							
0h							
23	22	21	20	19	18	17	16
DATA_IN							
R							
0h							
15	14	13	12	11	10	9	8
DATA_IN							
R							
0h							
7	6	5	4	3	2	1	0
DATA_IN							
R							
0h							

Table 4-2268. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_IN	R	0h	

4.5.2.345 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG Register

4.5.2.345.1 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG Register (Offset = 30Ch) [reset = 0h]

DIGIO

Return to [Summary Table](#)

Table 4-2269. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E30Ch
ICSSM1	4862 E30Ch

Figure 4-1110. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG Name Register

31	30	29	28	27	26	25	24
DATA_IN_RAW							
R							
0h							
23	22	21	20	19	18	17	16
DATA_IN_RAW							
R							
0h							
15	14	13	12	11	10	9	8
DATA_IN_RAW							
R							
0h							
7	6	5	4	3	2	1	0
DATA_IN_RAW							
R							
0h							

Table 4-2270. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_IN_RAW	R	0h	

4.5.2.346 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG Register

4.5.2.346.1 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG Register (Offset = 310h) [reset = 0h]

DIGIO

Return to [Summary Table](#)

Table 4-2271. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E310h
ICSSM1	4862 E310h

Figure 4-1111. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG Name Register

31	30	29	28	27	26	25	24
DATA_OUT							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_OUT							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_OUT							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_OUT							
R/W							
0h							

Table 4-2272. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_OUT	R/W	0h	

4.5.2.347 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG Register

4.5.2.347.1 ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG Register (Offset = 314h) [reset = 0h]

DIGIO

Return to [Summary Table](#)

Table 4-2273. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E314h
ICSSM1	4862 E314h

Figure 4-1112. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG Name Register

31	30	29	28	27	26	25	24
DATA_OUT_EN							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_OUT_EN							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_OUT_EN							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_OUT_EN							
R/W							
0h							

Table 4-2274. ICSSM_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_OUT_EN	R/W	0h	

4.5.2.348 ICSSM_PR1_IEP0_SLV_DIGIO_EXP_REG Register

4.5.2.348.1 ICSSM_PR1_IEP0_SLV_DIGIO_EXP_REG Register (Offset = 318h) [reset = 20h]

DIGIO

Return to [Summary Table](#)

Table 4-2275. Instance Table

Instance Name	Physical Address
ICSSM0	4802 E318h
ICSSM1	4862 E318h

Figure 4-1113. ICSSM_PR1_IEP0_SLV_DIGIO_EXP_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		EOF_SEL	SOF_SEL	SOF_DLY			
NONE		R/W	R/W	R/W			
0h		0h	0h	0h			
7	6	5	4	3	2	1	0
OUTVALID_DLY				RESERVED	SW_OUTVALID	OUTVALID_OVR_EN	SW_DATA_OUT_UP
R/W				NONE	R/W	R/W	R/W
2h				0h	0h	0h	0h

Table 4-2276. ICSSM_PR1_IEP0_SLV_DIGIO_EXP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13	EOF_SEL	R/W	0h	
12	SOF_SEL	R/W	0h	
11:8	SOF_DLY	R/W	0h	
7:4	OUTVALID_DLY	R/W	2h	
3	RESERVED	NONE	0h	Reserved
2	SW_OUTVALID	R/W	0h	
1	OUTVALID_OVR_EN	R/W	0h	
0	SW_DATA_OUT_UP	R/W	0h	

4.5.2.349 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT Register

4.5.2.349.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT Register (Offset = 0h) [reset = 0h]

TIME STAMP COUNTER REGISTER.

Return to [Summary Table](#)

Table 4-2277. Instance Table

Instance Name	Physical Address
ICSSM0	4803 0000h
ICSSM1	4863 0000h

Figure 4-1114. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT Name Register

31	30	29	28	27	26	25	24
TSCNT							
R/W							
0h							
23	22	21	20	19	18	17	16
TSCNT							
R/W							
0h							
15	14	13	12	11	10	9	8
TSCNT							
R/W							
0h							
7	6	5	4	3	2	1	0
TSCNT							
R/W							
0h							

Table 4-2278. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TSCNT	R/W	0h	ACTIVE 32 BIT COUNTER REGISTER WHICH IS USED AS THE CAPTURE TIME-BASE

4.5.2.350 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS Register

4.5.2.350.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS Register (Offset = 4h) [reset = 0h]

COUNTER PHASE CONTROL REGISTER.

Return to [Summary Table](#)

Table 4-2279. Instance Table

Instance Name	Physical Address
ICSSM0	4803 0004h
ICSSM1	4863 0004h

Figure 4-1115. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS Name Register

31	30	29	28	27	26	25	24
CNTPHS							
R/W							
0h							
23	22	21	20	19	18	17	16
CNTPHS							
R/W							
0h							
15	14	13	12	11	10	9	8
CNTPHS							
R/W							
0h							
7	6	5	4	3	2	1	0
CNTPHS							
R/W							
0h							

Table 4-2280. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CNTPHS	R/W	0h	COUNTER PHASE VALUE REGISTER THAT CAN BE PROGRAMMED FOR PHASE LAG/LEAD THIS REGISTER SHADOWS TSCNT AND IS LOADED INTO TSCNT UPON EITHER A SYNCI EVENT OR S/W FORCE VIA A CONTROL BITUSED TO ACHIEVE PHASE CONTROL SYNC WITH RESPECT TO OTHER ECAP AND EPWM TIME-BASES

4.5.2.351 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP1 Register

4.5.2.351.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP1 Register (Offset = 8h) [reset = 0h]

CAPTURE-1 REGISTER.

Return to [Summary Table](#)

Table 4-2281. Instance Table

Instance Name	Physical Address
ICSSM0	4803 0008h
ICSSM1	4863 0008h

Figure 4-1116. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP1 Name Register

31	30	29	28	27	26	25	24
CAP1							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP1							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP1							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP1							
R/W							
0h							

Table 4-2282. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP1	R/W	0h	THIS REGISTER CAN BE LOADED [WRITTEN] BY :TIME-STAMP [IE COUNTER VALUE] DURING A CAPTURE EVENTS/W MAY BE USEFUL FOR TEST PURPOSES / INITIALISATIONAPRD SHADOW REGISTER [IE CAP3] WHEN USED IN APWM MODE

4.5.2.352 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP2 Register

4.5.2.352.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP2 Register (Offset = Ch) [reset = 0h]

CAPTURE-2 REGISTER.

Return to [Summary Table](#)**Table 4-2283. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 000Ch
ICSSM1	4863 000Ch

Figure 4-1117. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP2 Name Register

31	30	29	28	27	26	25	24
CAP2							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP2							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP2							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP2							
R/W							
0h							

Table 4-2284. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP2	R/W	0h	THIS REGISTER CAN BE LOADED [WRITTEN] BY :TIME-STAMP [IE COUNTER VALUE] DURING A CAPTURE EVENTS/W MAY BE USEFUL FOR TEST PURPOSESACMP SHADOW REGISTER [IE CAP4] WHEN USED IN APWM MODE

4.5.2.353 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP3 Register

4.5.2.353.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP3 Register (Offset = 10h) [reset = 0h]

CAPTURE-3 REGISTER.

Return to [Summary Table](#)

Table 4-2285. Instance Table

Instance Name	Physical Address
ICSSM0	4803 0010h
ICSSM1	4863 0010h

Figure 4-1118. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP3 Name Register

31	30	29	28	27	26	25	24
CAP3							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP3							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP3							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP3							
R/W							
0h							

Table 4-2286. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP3	R/W	0h	IN CMP MODE THIS IS A TIME-STAMP CAPTURE REGISTER IN APMW MODE THIS IS THE PERIOD SHADOW [APER] REGISTER USER UPDATES THE PWM PERIOD VALUE VIA THIS REGISTER IN THIS MODE CAP3 [APRD] SHADOWS CAP1

4.5.2.354 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP4 Register

4.5.2.354.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP4 Register (Offset = 14h) [reset = 0h]

CAPTURE-4 REGISTER.

Return to [Summary Table](#)**Table 4-2287. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 0014h
ICSSM1	4863 0014h

Figure 4-1119. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP4 Name Register

31	30	29	28	27	26	25	24
CAP4							
R/W							
0h							
23	22	21	20	19	18	17	16
CAP4							
R/W							
0h							
15	14	13	12	11	10	9	8
CAP4							
R/W							
0h							
7	6	5	4	3	2	1	0
CAP4							
R/W							
0h							

Table 4-2288. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_CAP4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAP4	R/W	0h	IN CMP MODE THIS IS A TIME-STAMP CAPTURE REGISTER IN APMW MODE THIS IS THE COMPARE SHADOW [ACMP] REGISTER USER UPDATES THE PWM COMPARE VALUE VIA THIS REGISTER IN THIS MODE CAP4 [ACMP] SHADOWS CAP2

4.5.2.355 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1 Register

4.5.2.355.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1 Register (Offset = 28h) [reset = 60000h]

ECAP CONTROL REGISTER 1

Return to [Summary Table](#)

Table 4-2289. Instance Table

Instance Name	Physical Address
ICSSM0	4803 0028h
ICSSM1	4863 0028h

Figure 4-1120. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1 Name Register

31	30	29	28	27	26	25	24
FILTER					APWMPOL	CAP_APWM	SWSYNC
R					R/W	R/W	R/W
0h					0h	0h	0h
23	22	21	20	19	18	17	16
SYNCO_SEL		SYNCL_EN	TSCNTSTP	REARM_RESE T	STOPVALUE		CONT_ONESH T
R/W		R/W	R/W	R/W	R/W		R/W
0h		0h	0h	0h	3h		0h
15	14	13	12	11	10	9	8
FREE	SOFT	EVTFLTPTS					CAPLDEN
R/W	R/W	R/W					R/W
0h	0h	0h					0h
7	6	5	4	3	2	1	0
CTRRST4	CAP4POL	CTRRST3	CAP3POL	CTRRST2	CAP2POL	CTRRST1	CAP1POL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2290. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	FILTER	R	0h	
26	APWMPOL	R/W	0h	APWM OUTPUT POLARITY SELECT:0OUTPUT IS ACTIVE HIGH [IE COMPARE VALUE DEFINES HIGH TIME]1OUTPUT IS ACTIVE LOW [IE COMPARE VALUE DEFINES LOW TIME]NOTE: THIS IS APPLICABLE ONLY IN APWM OPERATING MODE
25	CAP_APWM	R/W	0h	CAP/APWM OPERATING MODE SELECT:0ECAP MODULE OPERATES IN CAPTURE MODETHIS MODE FORCES THE FOLLOWING CONFIGURATION:1] INHIBITS TSCNT RESETS VIA PRD_EQ EVENT2] INHIBITS SHADOW LOADS ON CAP1 &
24	SWSYNC	R/W	0h	SOFTWARE FORCED COUNTER [TSCNT] SYNCING:0WRITING A ZERO HAS NO EFFECT WILL ALWAYS RETURN A ZERO1WRITING A ONE WILL FORCE A TSCNT SHADOW LOAD OF CURRENT ECAP MODULE AND ANY ECAP MODULES DOWN-STREAM PROVIDING THE SYNCO_SEL BITS ARE 0,0 AFTER WRITING A ONE THIS BIT RETURNS TO A ZERONOTE: THIS PROVIDES A CONVENIENT S/W METHOD TO SYNCHRONIZE SOME OR ALL ECAP TIMEBASES IN APWM MODE THE SYNCING CAN ALSO BE DONE VIA THE PRD_EQ EVENT

**Table 4-2290. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
23:22	SYNCO_SEL	R/W	0h	SYNC-OUT SELECT:0,0SELECT SYNC-IN EVENT TO BE THE SYNC-OUT SIGNAL [PASS THROUGH]0,1SELECT PRD_EQ EVENT TO BE THE SYNC-OUT SIGNAL1,0DISABLE SYNC OUT SIGNAL1,1DISABLE SYNC OUT SIGNALNOTE: SELECTION PRD_EQ IS MEANINGFUL ONLY IN APWM MODE, HOWEVER CAN STILL BE CHOSEN IN CAP MODE IF USER BELIEVES IT TO BE USEFUL
21	SYNCl_EN	R/W	0h	COUNTER [TSCNT] SYNC-IN SELECT MODE:0DISABLE SYNC-IN OPTION1ENABLE COUNTER [TSCNT] TO BE LOADED FROM CNTPHS REGISTER UPON EITHER A SYNCl SIGNAL OR A S/W FORCE EVENT
20	TSCNTSTP	R/W	0h	COUNTER STOP [FREEZE] CONTROL:0COUNTER STOPPED1COUNTER FREE RUNNING
19	REARM_RESET	R/W	0h	ONE-SHOT RE-ARMING, IE WAIT FOR STOP TRIGGER:WRITING A ONE ARMS THE ONE-SHOT SEQUENCE, IE:1] RESETS THE MOD4 COUNTER TO ZERO2] UN-FREEZES THE MOD4 COUNTER3] ENABLES CAPTURE REGISTER LOADSWRITING A ZERO HAS NO EFFECT ALWAYS RETURNS A 0NOTE: THE RE-ARM FUNCTION IS VALID IN ONESHT OR CONTINUOUS MODE
18:17	STOPVALUE	R/W	3h	STOP VALUE FOR ONE-SHOT MODE:THIS IS THE NUMBER [BETWEEN 1-4] OF CAPTURES ALLOWED TO OCCUR BEFORE THE CAP[1-4] REGISTERS ARE FROZEN, IECAPTURE SEQUENCE IS STOPPED0,0STOP AFTER CAPTURE EVENT 10,1STOP AFTER CAPTURE EVENT 21,0STOP AFTER CAPTURE EVENT 31,1STOP AFTER CAPTURE EVENT 4NOTES: [1] STOPVALUE IS COMPARED TO MOD4 COUNTER, WHEN EQUAL, 2 ACTIONS OCCUR:1] MOD4 COUNTER IS STOPPED [FROZEN]2] CAPTURE REGISTER LOADS ARE INHIBITED[2] IN ONE SHOT MODE, FURTHER INTERRUPT EVENTS ARE BLOCKED UNTIL WE RE-ARM, ONCE THE NUMBER OF EVENTS CAPTURED HAS BEEN REACHED
16	CONT_ONESHT	R/W	0h	CONTINUOUS OR ONESHOT MODE CONTROL:[APPLICABLE ONLY IN CAPTURE MODE]0OPERATE IN CONTINUOUS MODE1OPERATE IN ONE-SHOT MODE
15	FREE	R/W	0h	EMULATION CONTROL0,0 TSCNT COUNTER STOPS IMMEDIATELY ON EMULATION SUSPEND0,1 TSCNT COUNTER RUNS UNTIL = 01,X TSCNT COUNTER IS UNAFFECTED BY EMULATION SUSPEND [RUN FREE]
14	SOFT	R/W	0h	EMULATION CONTROL0,0 TSCNT COUNTER STOPS IMMEDIATELY ON EMULATION SUSPEND0,1 TSCNT COUNTER RUNS UNTIL = 01,X TSCNT COUNTER IS UNAFFECTED BY EMULATION SUSPEND [RUN FREE]
13:9	EVTFLTPS	R/W	0h	EVENT FILTER PRESCALE SELECT:0,0,0,0,0DIVIDE BY 1 [IE NO PRESCALE, BY-PASS THE PRESCALER]0,0,0,0,1DIVIDE BY 20,0,0,0,1,0DIVIDE BY 40,0,0,1,1DIVIDE BY 60,0,1,0,0DIVIDE BY 80,0,1,0,1DIVIDE BY 10 1,1,1,1,0DIVIDE BY 601,1,1,1,1DIVIDE BY 62
8	CAPLDEN	R/W	0h	ENABLE LOADING OF CAP1-4 REGISTERS ON A CAPTURE EVENT:0DISABLE CAP1-4 REGISTER LOADS AT CAPTURE EVENT TIME1ENABLE CAP1-4 REGISTER LOADS AT CAPTURE EVENT TIME
7	CTRRST4	R/W	0h	COUNTER RESET ON CAPTURE EVENT 4:0DO NOT RESET COUNTER ON CAPTURE EVENT 4 [ABSOLUTE TIME STAMP]1RESET COUNTER AFTER EVENT 4 TIME-STAMP HAS BEEN CAPTURED[USED IN DIFFERENCE MODE OPERATION]
6	CAP4POL	R/W	0h	CAPTURE EVENT 4 POLARITY SELECT:0CAPTURE EVENT 4 TRIGGERED ON A RISING EDGE [FE]1CAPTURE EVENT 4 TRIGGERED ON A FALLING EDGE [FE]

**Table 4-2290. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1 Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
5	CTRRST3	R/W	0h	COUNTER RESET ON CAPTURE EVENT 3:0DO NOT RESET COUNTER ON CAPTURE EVENT 3 [ABSOLUTE TIME STAMP]1RESET COUNTER AFTER EVENT 3 TIME-STAMP HAS BEEN CAPTURED[USED IN DIFFERENCE MODE OPERATION]
4	CAP3POL	R/W	0h	CAPTURE EVENT 3 POLARITY SELECT:0CAPTURE EVENT 3 TRIGGERED ON A RISING EDGE [FE]1CAPTURE EVENT 3 TRIGGERED ON A FALLING EDGE [FE]
3	CTRRST2	R/W	0h	COUNTER RESET ON CAPTURE EVENT 2:0DO NOT RESET COUNTER ON CAPTURE EVENT 2 [ABSOLUTE TIME STAMP]1RESET COUNTER AFTER EVENT 2 TIME-STAMP HAS BEEN CAPTURED[USED IN DIFFERENCE MODE OPERATION]
2	CAP2POL	R/W	0h	CAPTURE EVENT 2 POLARITY SELECT:0CAPTURE EVENT 2 TRIGGERED ON A RISING EDGE [FE]1CAPTURE EVENT 2 TRIGGERED ON A FALLING EDGE [FE]
1	CTRRST1	R/W	0h	COUNTER RESET ON CAPTURE EVENT 1:0DO NOT RESET COUNTER ON CAPTURE EVENT 1 [ABSOLUTE TIME STAMP]1RESET COUNTER AFTER EVENT 1 TIME-STAMP HAS BEEN CAPTURED[USED IN DIFFERENCE MODE OPERATION]
0	CAP1POL	R/W	0h	CAPTURE EVENT 1 POLARITY SELECT:0CAPTURE EVENT 1 TRIGGERED ON A RISING EDGE [FE]1CAPTURE EVENT 1 TRIGGERED ON A FALLING EDGE [FE]

4.5.2.356 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT Register

4.5.2.356.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT Register (Offset = 2Ch) [reset = 0h]

ECAP INTERRUPT ENABLE REGISTER.

Return to [Summary Table](#)

Table 4-2291. Instance Table

Instance Name	Physical Address
ICSSM0	4803 002Ch
ICSSM1	4863 002Ch

Figure 4-1121. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT Name Register

31	30	29	28	27	26	25	24
FLAG_RESV0							
R							
0h							
23	22	21	20	19	18	17	16
FLAG_CMPEQ	FLAG_PRDEQ	FLAG_CNTOV F	FLAG_CEV T4	FLAG_CEV T3	FLAG_CEV T2	FLAG_CEV T1	FLAG_INT
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
EN_RESV1							
R							
0h							
7	6	5	4	3	2	1	0
EN_CMPEQ	EN_PRDEQ	EN_CNTOV F	EN_CEV T4	EN_CEV T3	EN_CEV T2	EN_CEV T1	EN_RESV0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2292. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	FLAG_RESV0	R	0h	
23	FLAG_CMPEQ	R	0h	COMPARE EQUAL STATUS FLAG: READING A 1 ON THIS BIT INDICATES THE COUNTER [TSCNT] REACHED THE COMPARE REGISTER VALUE [ACMP] READING A 0 INDICATES NO EVENT OCCURRED NOTE: THIS FLAG IS ONLY ACTIVE IN APWM MODE
22	FLAG_PRDEQ	R	0h	PERIOD EQUAL STATUS FLAG: READING A 1 ON THIS BIT INDICATES THE COUNTER [TSCNT] REACHED THE PERIOD REGISTER VALUE [APER] AND WAS RESET READING A 0 INDICATES NO EVENT OCCURRED NOTES: THIS FLAG IS ONLY ACTIVE IN APWM MODE
21	FLAG_CNTOVF	R	0h	COUNTER OVERFLOW STATUS FLAG: READING A 1 ON THIS BIT INDICATES THE COUNTER [TSCNT] HAS MADE THE TRANSITION FROM FFFFFFFF 00000000 READING A 0 INDICATES NO EVENT OCCURRED NOTE: THIS FLAG IS ACTIVE IN CAP &
20	FLAG_CEV T4	R	0h	CAPTURE EVENT 4 STATUS FLAG: READING A 1 ON THIS BIT INDICATES THE FOURTH EVENT OCCURRED AT ECAPX PIN READING A 0 INDICATES NO EVENT OCCURRED NOTE: THIS FLAG IS ONLY ACTIVE IN CAP MODE
19	FLAG_CEV T3	R	0h	CAPTURE EVENT 3 STATUS FLAG: READING A 1 ON THIS BIT INDICATES THE THIRD EVENT OCCURRED AT ECAPX PIN READING A 0 INDICATES NO EVENT OCCURRED NOTE: THIS FLAG IS ONLY ACTIVE IN CAP MODE

**Table 4-2292. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
18	FLAG_CEVT2	R	0h	CAPTURE EVENT 2 STATUS FLAG: READING A 1 ON THIS BIT INDICATES THE SECOND EVENT OCCURRED AT ECAPX PINREADING A 0 INDICATES NO EVENT OCCURREDNOTE: THIS FLAG IS ONLY ACTIVE IN CAP MODE
17	FLAG_CEVT1	R	0h	CAPTURE EVENT 1 STATUS FLAG: READING A 1 ON THIS BIT INDICATES THE FIRST EVENT OCCURRED AT ECAPX PINREADING A 0 INDICATES NO EVENT OCCURREDNOTE: THIS FLAG IS ONLY ACTIVE IN CAP MODE
16	FLAG_INT	R	0h	GLOBAL INTERRUPT STATUS FLAG: READING A 1 ON THIS BIT INDICATES THAT AN INTERRUPT WAS GENERATED FROM ONE OF THE FOLLOWING EVENTSREADING A 0 INDICATES NO INTERRUPT GENERATED
15:8	EN_RESV1	R	0h	
7	EN_CMPEQ	R/W	0h	COMPARE EQUAL INTERRUPT ENABLE: 0DISABLED COMPARE EQUAL AS AN INTERRUPT SOURCE1ENABLE COMPARE EQUAL AS AN INTERRUPT SOURCE
6	EN_PRDEQ	R/W	0h	PERIOD EQUAL INTERRUPT ENABLE: 0DISABLED PERIOD EQUAL AS AN INTERRUPT SOURCE1ENABLE PERIOD EQUAL AS AN INTERRUPT SOURCE
5	EN_CNTOVF	R/W	0h	COUNTER OVERFLOW INTERRUPT ENABLE: 0DISABLED COUNTER OVERFLOW AS AN INTERRUPT SOURCE1ENABLE COUNTER OVERFLOW AS AN INTERRUPT SOURCE
4	EN_CEVT4	R/W	0h	CAPTURE EVENT 4 INTERRUPT ENABLE: 0DISABLED CAPTURE EVENT 1 AS AN INTERRUPT SOURCE1ENABLE CAPTURE EVENT 1 AS AN INTERRUPT SOURCE
3	EN_CEVT3	R/W	0h	CAPTURE EVENT 3 INTERRUPT ENABLE: 0DISABLED CAPTURE EVENT 1 AS AN INTERRUPT SOURCE1ENABLE CAPTURE EVENT 1 AS AN INTERRUPT SOURCE
2	EN_CEVT2	R/W	0h	CAPTURE EVENT 2 INTERRUPT ENABLE: 0DISABLED CAPTURE EVENT 1 AS AN INTERRUPT SOURCE1ENABLE CAPTURE EVENT 1 AS AN INTERRUPT SOURCE
1	EN_CEVT1	R/W	0h	CAPTURE EVENT 1 INTERRUPT ENABLE: 0DISABLED CAPTURE EVENT 1 AS AN INTERRUPT SOURCE1ENABLE CAPTURE EVENT 1 AS AN INTERRUPT SOURCE
0	EN_RESV0	R	0h	

4.5.2.357 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR Register

4.5.2.357.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR Register (Offset = 30h) [reset = 0h]

ECAP INTERRUPT CLEAR REGISTER.

Return to [Summary Table](#)

Table 4-2293. Instance Table

Instance Name	Physical Address
ICSSM0	4803 0030h
ICSSM1	4863 0030h

Figure 4-1122. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
_RESV0							
R							
0h							
7	6	5	4	3	2	1	0
CMPEQ	PRDEQ	CNTOVF	CEVT4	CEVT3	CEVT2	CEVT1	INT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2294. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	_RESV0	R	0h	
7	CMPEQ	R/W	0h	COMPARE EQUAL STATUS FLAG: WRITING A 1 WILL CLEAR THE CMPEQ FLAG CONDITIONWRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0
6	PRDEQ	R/W	0h	PERIOD EQUAL STATUS FLAG: WRITING A 1 WILL CLEAR THE PRDEQ FLAG CONDITIONWRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0
5	CNTOVF	R/W	0h	COUNTER OVERFLOW STATUS FLAG: WRITING A 1 WILL CLEAR THE CNTOVF FLAG CONDITIONWRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0
4	CEVT4	R/W	0h	CAPTURE EVENT 4 STATUS FLAG: WRITING A 1 WILL CLEAR THE CEVT3 FLAG CONDITIONWRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0
3	CEVT3	R/W	0h	CAPTURE EVENT 3 STATUS FLAG: WRITING A 1 WILL CLEAR THE CEVT3 FLAG CONDITIONWRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0
2	CEVT2	R/W	0h	CAPTURE EVENT 2 STATUS FLAG: WRITING A 1 WILL CLEAR THE CEVT2 FLAG CONDITIONWRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0
1	CEVT1	R/W	0h	CAPTURE EVENT 1 STATUS FLAG: WRITING A 1 WILL CLEAR THE CEVT1 FLAG CONDITIONWRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0

Table 4-2294. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	INT	R/W	0h	GLOBAL INTERRUPT CLEAR FLAG: WRITING A 1 WILL CLEAR THE INT FLAG AND ENABLE FURTHER INTERRUPTS TO BE GENERATED IF ANY OF THE EVENT FLAGS ARE SET TO 1WRITING A 0 WILL HAVE NO EFFECTALWAYS READS BACK A 0

4.5.2.358 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC Register

4.5.2.358.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC Register (Offset = 34h) [reset = 0h]

ECAP INTERRUPT FORCING REGISTER.

Return to [Summary Table](#)

Table 4-2295. Instance Table

Instance Name	Physical Address
ICSSM0	4803 0034h
ICSSM1	4863 0034h

Figure 4-1123. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
_RESV1							
R							
0h							
7	6	5	4	3	2	1	0
CMPEQ	PRDEQ	CNTOVF	CEVT4	CEVT3	CEVT2	CEVT1	_RESV0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2296. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	_RESV1	R	0h	
7	CMPEQ	R/W	0h	FORCE COMPARE EQUAL: WRITING A 1 TO THIS BIT WILL SET THE CMPEQ FLAG BITWRITING OF 0 WILL BE IGNORED ALWAYS READS BACK A 0
6	PRDEQ	R/W	0h	FORCE PERIOD EQUAL: WRITING A 1 TO THIS BIT WILL SET THE PRDEQ FLAG BITWRITING OF 0 WILL BE IGNORED ALWAYS READS BACK A 0
5	CNTOVF	R/W	0h	FORCE COUNTER OVERFLOW: WRITING A 1 TO THIS BIT WILL SET THE CNTOVF FLAG BITWRITING OF 0 WILL BE IGNORED ALWAYS READS BACK A 0
4	CEVT4	R/W	0h	FORCE CAPTURE EVENT 4:WRITING A 1 TO THIS BIT WILL SET THE CEVT4 FLAG BITWRITING OF 0 WILL BE IGNORED ALWAYS READS BACK A 0
3	CEVT3	R/W	0h	FORCE CAPTURE EVENT 3:WRITING A 1 TO THIS BIT WILL SET THE CEVT3 FLAG BITWRITING OF 0 WILL BE IGNORED ALWAYS READS BACK A 0
2	CEVT2	R/W	0h	FORCE CAPTURE EVENT 2:WRITING A 1 TO THIS BIT WILL SET THE CEVT2 FLAG BITWRITING OF 0 WILL BE IGNORED ALWAYS READS BACK A 0
1	CEVT1	R/W	0h	FORCE CAPTURE EVENT 1:WRITING A 1 TO THIS BIT WILL SET THE CEVT1 FLAG BITWRITING OF 0 WILL BE IGNORED ALWAYS READS BACK A 0

Table 4-2296. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	_RESV0	R	0h	

4.5.2.359 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_REVID1 Register

4.5.2.359.1 ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_REVID1 Register (Offset = 5Ch) [reset = 44D22100h]

Revision Identification Register 1

Return to [Summary Table](#)**Table 4-2297. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 005Ch
ICSSM1	4863 005Ch

Figure 4-1124. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_REVID1 Name Register

31	30	29	28	27	26	25	24
REVID							
R							
44D22100h							
23	22	21	20	19	18	17	16
REVID							
R							
44D22100h							
15	14	13	12	11	10	9	8
REVID							
R							
44D22100h							
7	6	5	4	3	2	1	0
REVID							
R							
44D22100h							

Table 4-2298. ICSSM_PR1_ICSS_ECAP0_ECAP_SLV_REVID1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	REVID	R	44D22100h	

4.5.2.360 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0 Register

4.5.2.360.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0 Register (Offset = 0h) [reset = 0h]

MIIRXCFG0Register.

Return to [Summary Table](#)

Table 4-2299. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2000h
ICSSM1	4863 2000h

Figure 4-1125. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						RX_EOF_SCLR_DIS0	RX_ERR_RAW0
NONE						R/W	R/W
0h						0h	0h
7	6	5	4	3	2	1	0
RX_SFD_RAW0	RX_AUTO_FWD_PRE0	RX_BYTE_SWAP0	RX_L2_EN0	RX_MUX_SEL0	RX_CUT_PREAMBLE0	RX_DATA_RDY_MODE_DIS0	RX_ENABLE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2300. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	RX_EOF_SCLR_DIS0	R/W	0h	
8	RX_ERR_RAW0	R/W	0h	
7	RX_SFD_RAW0	R/W	0h	
6	RX_AUTO_FWD_PRE0	R/W	0h	
5	RX_BYTE_SWAP0	R/W	0h	
4	RX_L2_EN0	R/W	0h	
3	RX_MUX_SEL0	R/W	0h	
2	RX_CUT_PREAMBLE0	R/W	0h	
1	RX_DATA_RDY_MODE_DIS0	R/W	0h	
0	RX_ENABLE0	R/W	0h	

4.5.2.361 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1 Register

4.5.2.361.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1 Register (Offset = 4h) [reset = 8h]

MIIRXCFG1 Register.

Return to [Summary Table](#)

Table 4-2301. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2004h
ICSSM1	4863 2004h

Figure 4-1126. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						RX_EOF_SCLR_DIS1	RX_ERR_RAW1
NONE						R/W	R/W
0h						0h	0h
7	6	5	4	3	2	1	0
RX_SFD_RAW1	RX_AUTO_FWD_PRE1	RX_BYTE_SWAP1	RX_L2_EN1	RX_MUX_SEL1	RX_CUT_PREAMBLE1	RX_DATA_RDY_MODE_DIS1	RX_ENABLE1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	1h	0h	0h	0h

Table 4-2302. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	RX_EOF_SCLR_DIS1	R/W	0h	
8	RX_ERR_RAW1	R/W	0h	
7	RX_SFD_RAW1	R/W	0h	
6	RX_AUTO_FWD_PRE1	R/W	0h	
5	RX_BYTE_SWAP1	R/W	0h	
4	RX_L2_EN1	R/W	0h	
3	RX_MUX_SEL1	R/W	1h	
2	RX_CUT_PREAMBLE1	R/W	0h	
1	RX_DATA_RDY_MODE_DIS1	R/W	0h	
0	RX_ENABLE1	R/W	0h	

4.5.2.362 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0 Register

4.5.2.362.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0 Register (Offset = 10h) [reset = 400100h]

MIITXCFG0Register.

Return to [Summary Table](#)

Table 4-2303. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2010h
ICSSM1	4863 2010h

Figure 4-1127. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0 Name Register

31	30	29	28	27	26	25	24
RESERVED	TX_CLK_DELAY0			RESERVED		TX_START_DELAY0	
NONE	R/W			NONE		R/W	
0h	0h			0h		40h	
23	22	21	20	19	18	17	16
TX_START_DELAY0							
R/W							
40h							
15	14	13	12	11	10	9	8
RESERVED			TX_IPG_WIRE_CLK_EN0	TX_32_MODE_EN0	PRE_TX_AUTO_ESC_ERR0	PRE_TX_AUTO_SEQUENCE0	TX_MUX_SELO
NONE			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	1h
7	6	5	4	3	2	1	0
RESERVED				TX_BYTE_SWAPO	TX_EN_MODE0	TX_AUTO_PREAMBLE0	TX_ENABLE0
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 4-2304. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	TX_CLK_DELAY0	R/W	0h	
27:26	RESERVED	NONE	0h	Reserved
25:16	TX_START_DELAY0	R/W	40h	
15:13	RESERVED	NONE	0h	Reserved
12	TX_IPG_WIRE_CLK_EN0	R/W	0h	
11	TX_32_MODE_EN0	R/W	0h	
10	PRE_TX_AUTO_ESC_ERR0	R/W	0h	
9	PRE_TX_AUTO_SEQUENCE0	R/W	0h	
8	TX_MUX_SELO	R/W	1h	
7:4	RESERVED	NONE	0h	Reserved
3	TX_BYTE_SWAPO	R/W	0h	
2	TX_EN_MODE0	R/W	0h	
1	TX_AUTO_PREAMBLE0	R/W	0h	
0	TX_ENABLE0	R/W	0h	

4.5.2.363 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1 Register

4.5.2.363.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1 Register (Offset = 14h) [reset = 400000h]

MIITXCFG1Register.

Return to [Summary Table](#)**Table 4-2305. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 2014h
ICSSM1	4863 2014h

Figure 4-1128. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1 Name Register

31	30	29	28	27	26	25	24
RESERVED	TX_CLK_DELAY1			RESERVED		TX_START_DELAY1	
NONE	R/W			NONE		R/W	
0h	0h			0h		40h	
23	22	21	20	19	18	17	16
TX_START_DELAY1							
R/W							
40h							
15	14	13	12	11	10	9	8
RESERVED			TX_IPG_WIRE_CLK_EN1	TX_32_MODE_EN1	PRE_TX_AUTO_ESC_ERR1	PRE_TX_AUTO_SEQUENCE1	TX_MUX_SEL1
NONE			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				TX_BYTE_SWA_P1	TX_EN_MODE1	TX_AUTO_PREAMBLE1	TX_ENABLE1
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 4-2306. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	TX_CLK_DELAY1	R/W	0h	
27:26	RESERVED	NONE	0h	Reserved
25:16	TX_START_DELAY1	R/W	40h	
15:13	RESERVED	NONE	0h	Reserved
12	TX_IPG_WIRE_CLK_EN1	R/W	0h	
11	TX_32_MODE_EN1	R/W	0h	
10	PRE_TX_AUTO_ESC_ERR1	R/W	0h	
9	PRE_TX_AUTO_SEQUENCE1	R/W	0h	
8	TX_MUX_SEL1	R/W	0h	
7:4	RESERVED	NONE	0h	Reserved
3	TX_BYTE_SWAP1	R/W	0h	
2	TX_EN_MODE1	R/W	0h	
1	TX_AUTO_PREAMBLE1	R/W	0h	
0	TX_ENABLE1	R/W	0h	

4.5.2.364 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0 Register

4.5.2.364.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0 Register (Offset = 20h) [reset = 0h]

MIITXCRC0Register.

Return to [Summary Table](#)

Table 4-2307. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2020h
ICSSM1	4863 2020h

Figure 4-1129. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0 Name Register

31	30	29	28	27	26	25	24
TX_CRC0							
R							
0h							
23	22	21	20	19	18	17	16
TX_CRC0							
R							
0h							
15	14	13	12	11	10	9	8
TX_CRC0							
R							
0h							
7	6	5	4	3	2	1	0
TX_CRC0							
R							
0h							

Table 4-2308. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TX_CRC0	R	0h	Transmit CRC for last packet

4.5.2.365 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1 Register

4.5.2.365.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1 Register (Offset = 24h) [reset = 0h]

MIITXCRC1Register.

Return to [Summary Table](#)

Table 4-2309. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2024h
ICSSM1	4863 2024h

Figure 4-1130. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1 Name Register

31	30	29	28	27	26	25	24
TX_CRC1							
R							
0h							
23	22	21	20	19	18	17	16
TX_CRC1							
R							
0h							
15	14	13	12	11	10	9	8
TX_CRC1							
R							
0h							
7	6	5	4	3	2	1	0
TX_CRC1							
R							
0h							

Table 4-2310. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TX_CRC1	R	0h	Transmit CRC for last packet

4.5.2.366 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0 Register

4.5.2.366.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0 Register (Offset = 30h) [reset = 28h]

MIITXIPG0Register.

Return to [Summary Table](#)

Table 4-2311. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2030h
ICSSM1	4863 2030h

Figure 4-1131. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TX_IPG0							
R/W							
28h							
7	6	5	4	3	2	1	0
TX_IPG0							
R/W							
28h							

Table 4-2312. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TX_IPG0	R/W	28h	Transmit IPG

4.5.2.367 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1 Register

4.5.2.367.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1 Register (Offset = 34h) [reset = 28h]

MIITXIPG1Register.

Return to [Summary Table](#)

Table 4-2313. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2034h
ICSSM1	4863 2034h

Figure 4-1132. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TX_IPG1							
R/W							
28h							
7	6	5	4	3	2	1	0
TX_IPG1							
R/W							
28h							

Table 4-2314. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TX_IPG1	R/W	28h	Transmit IPG

4.5.2.368 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PRS0 Register

4.5.2.368.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PRS0 Register (Offset = 38h) [reset = 0h]

MIIPortStatus0Register.

Return to [Summary Table](#)

Table 4-2315. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2038h
ICSSM1	4863 2038h

Figure 4-1133. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PRS0 Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	SYNC_PORT0_	SYNC_PORT0_
RESERVED							CRS	COL	
NONE							R	R	
0h							0h	0h	

Table 4-2316. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PRS0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SYNC_PORT0_CRS	R	0h	Sync_port0_crs
0	SYNC_PORT0_COL	R	0h	Sync_port0_col

4.5.2.369 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PR1 Register

4.5.2.369.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PR1 Register (Offset = 3Ch) [reset = 0h]

MIIPortStatus1Register.

Return to [Summary Table](#)

Table 4-2317. Instance Table

Instance Name	Physical Address
ICSSM0	4803 203Ch
ICSSM1	4863 203Ch

Figure 4-1134. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PR1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						SYNC_PORT1_	SYNC_PORT1_
						CRS	COL
NONE						R	R
0h						0h	0h

Table 4-2318. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_PR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SYNC_PORT1_CRIS	R	0h	Sync_port1_crs
0	SYNC_PORT1_COL	R	0h	Sync_port1_col

4.5.2.370 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0 Register

4.5.2.370.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0 Register (Offset = 40h) [reset = 5F1003Fh]

MIIRXFRMS0Register.

Return to [Summary Table](#)

Table 4-2319. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2040h
ICSSM1	4863 2040h

Figure 4-1135. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0 Name Register

31	30	29	28	27	26	25	24
RX_MAX_FRM0							
R/W							
5F1h							
23	22	21	20	19	18	17	16
RX_MAX_FRM0							
R/W							
5F1h							
15	14	13	12	11	10	9	8
RX_MIN_FRM0							
R/W							
3Fh							
7	6	5	4	3	2	1	0
RX_MIN_FRM0							
R/W							
3Fh							

Table 4-2320. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RX_MAX_FRM0	R/W	5F1h	Rx_max_frm0
15:0	RX_MIN_FRM0	R/W	3Fh	Rx_min_frm0

4.5.2.371 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1 Register

4.5.2.371.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1 Register (Offset = 44h) [reset = 5F1003Fh]

MIIRXFRMS1Register.

Return to [Summary Table](#)

Table 4-2321. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2044h
ICSSM1	4863 2044h

Figure 4-1136. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1 Name Register

31	30	29	28	27	26	25	24
RX_MAX_FRM1							
R/W							
5F1h							
23	22	21	20	19	18	17	16
RX_MAX_FRM1							
R/W							
5F1h							
15	14	13	12	11	10	9	8
RX_MIN_FRM1							
R/W							
3Fh							
7	6	5	4	3	2	1	0
RX_MIN_FRM1							
R/W							
3Fh							

Table 4-2322. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RX_MAX_FRM1	R/W	5F1h	Rx_max_frm1
15:0	RX_MIN_FRM1	R/W	3Fh	Rx_min_frm1

4.5.2.372 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0 Register

4.5.2.372.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0 Register (Offset = 48h) [reset = E1h]

MIIRXPCNT0Register.

Return to [Summary Table](#)

Table 4-2323. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2048h
ICSSM1	4863 2048h

Figure 4-1137. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0 Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE								RX_MAX_PCNT0	
0h								R/W	
0h								Eh	
7	6	5	4	3	2	1	0	RESERVED	
RX_MAX_PCNT0				RX_MIN_PCNT0					
R/W				R/W					
Eh				1h					

Table 4-2324. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8:4	RX_MAX_PCNT0	R/W	Eh	Rx_max_pcnt0
3:0	RX_MIN_PCNT0	R/W	1h	Rx_min_pcnt0

4.5.2.373 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1 Register

4.5.2.373.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1 Register (Offset = 4Ch) [reset = E1h]

MIIRXPCNT1 Register.

Return to [Summary Table](#)

Table 4-2325. Instance Table

Instance Name	Physical Address
ICSSM0	4803 204Ch
ICSSM1	4863 204Ch

Figure 4-1138. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1 Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE								RX_MAX_PCNT1	
0h								R/W	
0h								Eh	
7	6	5	4	3	2	1	0	RESERVED	
RX_MAX_PCNT1				RX_MIN_PCNT1					
R/W				R/W					
Eh				1h					

Table 4-2326. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8:4	RX_MAX_PCNT1	R/W	Eh	Rx_max_pcnt1
3:0	RX_MIN_PCNT1	R/W	1h	Rx_min_pcnt1

4.5.2.374 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0 Register

4.5.2.374.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0 Register (Offset = 50h) [reset = 0h]

MIIRXERR0Register.

Return to [Summary Table](#)

Table 4-2327. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2050h
ICSSM1	4863 2050h

Figure 4-1139. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RX_MAX_FRM_ERR0	RX_MIN_FRM_ERR0	RX_MAX_PCNT_ERR0	RX_MIN_PCNT_ERR0
NONE				R/W1C	R/W1C	R/W1C	R/W1C
0h				0h	0h	0h	0h

Table 4-2328. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	RX_MAX_FRM_ERR0	R/W1C	0h	Rx_max_frm_err0
2	RX_MIN_FRM_ERR0	R/W1C	0h	Rx_min_frm_err0
1	RX_MAX_PCNT_ERR0	R/W1C	0h	Rx_max_pcnt_err0
0	RX_MIN_PCNT_ERR0	R/W1C	0h	Rx_min_pcnt_err0

4.5.2.375 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1 Register

4.5.2.375.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1 Register (Offset = 54h) [reset = 0h]

MIIRXERR1 Register.

Return to [Summary Table](#)

Table 4-2329. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2054h
ICSSM1	4863 2054h

Figure 4-1140. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RX_MAX_FRM_ERR1	RX_MIN_FRM_ERR1	RX_MAX_PCNT_ERR1	RX_MIN_PCNT_ERR1
NONE				R/W1C	R/W1C	R/W1C	R/W1C
0h				0h	0h	0h	0h

Table 4-2330. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	RX_MAX_FRM_ERR1	R/W1C	0h	Rx_max_frm_err1
2	RX_MIN_FRM_ERR1	R/W1C	0h	Rx_min_frm_err1
1	RX_MAX_PCNT_ERR1	R/W1C	0h	Rx_max_pcnt_err1
0	RX_MIN_PCNT_ERR1	R/W1C	0h	Rx_min_pcnt_err1

4.5.2.376 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0 Register

4.5.2.376.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0 Register (Offset = 60h) [reset = 0h]

MIIRXFIFOLEVEL0Register.

Return to [Summary Table](#)

Table 4-2331. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2060h
ICSSM1	4863 2060h

Figure 4-1141. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RX_FIFO_LEVEL0							
R							
0h							

Table 4-2332. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	RX_FIFO_LEVEL0	R	0h	Rx_fifo_level0

4.5.2.377 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1 Register

4.5.2.377.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1 Register (Offset = 64h) [reset = 0h]

MIIRXFIFOLEVEL1Register.

Return to [Summary Table](#)

Table 4-2333. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2064h
ICSSM1	4863 2064h

Figure 4-1142. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RX_FIFO_LEVEL1							
R							
0h							

Table 4-2334. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	RX_FIFO_LEVEL1	R	0h	Rx_fifo_level1

4.5.2.378 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0 Register

4.5.2.378.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0 Register (Offset = 68h) [reset = 0h]

MIIRXFIFOLEVEL0Register.

Return to [Summary Table](#)

Table 4-2335. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2068h
ICSSM1	4863 2068h

Figure 4-1143. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TX_FIFO_LEVEL0							
R							
0h							

Table 4-2336. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TX_FIFO_LEVEL0	R	0h	tx_fifo_level0

4.5.2.379 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1 Register

4.5.2.379.1 ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1 Register (Offset = 6Ch) [reset = 0h]

MIIRXFIFOLEVEL1Register.

Return to [Summary Table](#)

Table 4-2337. Instance Table

Instance Name	Physical Address
ICSSM0	4803 206Ch
ICSSM1	4863 206Ch

Figure 4-1144. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TX_FIFO_LEVEL1							
R							
0h							

Table 4-2338. ICSSM_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TX_FIFO_LEVEL1	R	0h	tx_fifo_level1

4.5.2.380 ICSSM_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG Register

4.5.2.380.1 ICSSM_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG Register (Offset = 0h) [reset = 70107h]

version_reg.

Return to [Summary Table](#)

Table 4-2339. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2400h
ICSSM1	4863 2400h

Figure 4-1145. ICSSM_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG Name Register

31	30	29	28	27	26	25	24
MODID							
R							
7h							
23	22	21	20	19	18	17	16
MODID							
R							
7h							
15	14	13	12	11	10	9	8
REVMAJ							
R							
1h							
7	6	5	4	3	2	1	0
REVMINOR							
R							
7h							

Table 4-2340. ICSSM_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	MODID	R	7h	Module ID
15:8	REVMAJ	R	1h	Major revision value
7:0	REVMINOR	R	7h	Minor revision value

4.5.2.381 ICSSM_PR1_MDIO_V1P7_MDIO_CONTROL_REG Register

4.5.2.381.1 ICSSM_PR1_MDIO_V1P7_MDIO_CONTROL_REG Register (Offset = 4h) [reset = 81000FFh]

control_reg.

Return to [Summary Table](#)

Table 4-2341. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2404h
ICSSM1	4863 2404h

Figure 4-1146. ICSSM_PR1_MDIO_V1P7_MDIO_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
IDLE	ENABLE	RESERVED	HIGHEST_USER_CHANNEL				
R	R/W	NONE	R				
1h	0h	0h	1h				
23	22	21	20	19	18	17	16
RESERVED			PREAMBLE	FAULT	FAULT_DETECT_ENABLE	INT_TEST_ENABLE	RESERVED
NONE			R/W	R/W1TC	R/W	R/W	NONE
0h			0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
CLKDIV							
R/W							
FFh							
7	6	5	4	3	2	1	0
CLKDIV							
R/W							
FFh							

Table 4-2342. ICSSM_PR1_MDIO_V1P7_MDIO_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	IDLE	R	1h	MDIO state machine idle
30	ENABLE	R/W	0h	Enable control
29	RESERVED	NONE	0h	Reserved
28:24	HIGHEST_USER_CHANNEL	R	1h	Highest user channel
23:21	RESERVED	NONE	0h	Reserved
20	PREAMBLE	R/W	0h	Preamble disable
19	FAULT	R/W1TC	0h	Fault indicator
18	FAULT_DETECT_ENABLE	R/W	0h	Fault detect enable
17	INT_TEST_ENABLE	R/W	0h	Interrupt test enable
16	RESERVED	NONE	0h	Reserved
15:0	CLKDIV	R/W	FFh	Clock divider

4.5.2.382 ICSSM_PR1_MDIO_V1P7_MDIO_ALIVE_REG Register

4.5.2.382.1 ICSSM_PR1_MDIO_V1P7_MDIO_ALIVE_REG Register (Offset = 8h) [reset = 0h]

Alive_reg.

Return to [Summary Table](#)

Table 4-2343. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2408h
ICSSM1	4863 2408h

Figure 4-1147. ICSSM_PR1_MDIO_V1P7_MDIO_ALIVE_REG Name Register

31	30	29	28	27	26	25	24
ALIVE							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
ALIVE							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
ALIVE							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
ALIVE							
R/W1TC							
0h							

Table 4-2344. ICSSM_PR1_MDIO_V1P7_MDIO_ALIVE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ALIVE	R/W1TC	0h	MDIO alive

4.5.2.383 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_REG Register

4.5.2.383.1 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_REG Register (Offset = Ch) [reset = 0h]

Link_reg.

Return to [Summary Table](#)

Table 4-2345. Instance Table

Instance Name	Physical Address
ICSSM0	4803 240Ch
ICSSM1	4863 240Ch

Figure 4-1148. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_REG Name Register

31	30	29	28	27	26	25	24
LINK							
R							
0h							
23	22	21	20	19	18	17	16
LINK							
R							
0h							
15	14	13	12	11	10	9	8
LINK							
R							
0h							
7	6	5	4	3	2	1	0
LINK							
R							
0h							

Table 4-2346. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LINK	R	0h	MDIO link state

4.5.2.384 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG Register

4.5.2.384.1 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG Register (Offset = 10h) [reset = 0h]

Link_int_raw_reg.

Return to [Summary Table](#)

Table 4-2347. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2410h
ICSSM1	4863 2410h

Figure 4-1149. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						LINKINTRAW	
NONE						R/W1TC	
0h						0h	

Table 4-2348. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	LINKINTRAW	R/W1TC	0h	MDIO link change event raw value

4.5.2.385 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG Register

4.5.2.385.1 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG Register (Offset = 14h) [reset = 0h]

Link_int_masked_reg.

Return to [Summary Table](#)**Table 4-2349. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 2414h
ICSSM1	4863 2414h

Figure 4-1150. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						LINKINTMASKED	
NONE						R/W1TC	
0h						0h	

Table 4-2350. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	LINKINTMASKED	R/W1TC	0h	MDIO link change interrupt masked value

4.5.2.386 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG Register

4.5.2.386.1 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG Register (Offset = 18h) [reset = 0h]

Link_int_mask_set_reg.

Return to [Summary Table](#)

Table 4-2351. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2418h
ICSSM1	4863 2418h

Figure 4-1151. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							LINKINTMASK SET
NONE							R/W1TS
0h							0h

Table 4-2352. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	LINKINTMASKSET	R/W1TS	0h	MDIO link interrupt mask set

4.5.2.387 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG Register

4.5.2.387.1 ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG Register (Offset = 1Ch) [reset = 0h]

Link_int_mask_clear_reg.

Return to [Summary Table](#)

Table 4-2353. Instance Table

Instance Name	Physical Address
ICSSM0	4803 241Ch
ICSSM1	4863 241Ch

Figure 4-1152. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							LINKINTMASK CLR
NONE							R/W1TC
0h							0h

Table 4-2354. ICSSM_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	LINKINTMASKCLR	R/W1TC	0h	MDIO link interrupt mask clear

4.5.2.388 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG Register

4.5.2.388.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG Register (Offset = 20h) [reset = 0h]

user_int_raw_reg.

Return to [Summary Table](#)

Table 4-2355. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2420h
ICSSM1	4863 2420h

Figure 4-1153. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTRAW	
NONE						R/W1TC	
0h						0h	

Table 4-2356. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTRAW	R/W1TC	0h	User interrupt raw

4.5.2.389 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG Register

4.5.2.389.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG Register (Offset = 24h) [reset = 0h]

user_int_masked_reg.

Return to [Summary Table](#)

Table 4-2357. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2424h
ICSSM1	4863 2424h

Figure 4-1154. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTMASKED	
NONE						R/W1TC	
0h						0h	

Table 4-2358. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTMASKED	R/W1TC	0h	User interrupt masked

4.5.2.390 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG Register

4.5.2.390.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG Register (Offset = 28h) [reset = 0h]

user_int_mask_set_reg.

Return to [Summary Table](#)

Table 4-2359. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2428h
ICSSM1	4863 2428h

Figure 4-1155. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTMASKSET	
NONE						R/W1TS	
0h						0h	

Table 4-2360. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTMASKSET	R/W1TS	0h	MDIO user interrupt mask set

4.5.2.391 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG Register

4.5.2.391.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG Register (Offset = 2Ch) [reset = 0h]

user_int_mask_clear_reg.

Return to [Summary Table](#)

Table 4-2361. Instance Table

Instance Name	Physical Address
ICSSM0	4803 242Ch
ICSSM1	4863 242Ch

Figure 4-1156. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTMASKCLR	
NONE						R/W1TC	
0h						0h	

Table 4-2362. ICSSM_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTMASKCLR	R/W1TC	0h	MDIO user interrupt mask clear

4.5.2.392 ICSSM_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG Register

4.5.2.392.1 ICSSM_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG Register (Offset = 30h) [reset = 0h]

manual_if_reg.

Return to [Summary Table](#)

Table 4-2363. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2430h
ICSSM1	4863 2430h

Figure 4-1157. ICSSM_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					MDIO_MDCLK_O	MDIO_OE	MDIO_PIN
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 4-2364. ICSSM_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	MDIO_MDCLK_O	R/W	0h	MDIO Clock Output
1	MDIO_OE	R/W	0h	MDIO Output Enable
0	MDIO_PIN	R/W	0h	MDIO Pin

4.5.2.393 ICSSM_PR1_MDIO_V1P7_MDIO_POLL_REG Register

4.5.2.393.1 ICSSM_PR1_MDIO_V1P7_MDIO_POLL_REG Register (Offset = 34h) [reset = 0h]

poll_reg.

Return to [Summary Table](#)

Table 4-2365. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2434h
ICSSM1	4863 2434h

Figure 4-1158. ICSSM_PR1_MDIO_V1P7_MDIO_POLL_REG Name Register

31	30	29	28	27	26	25	24
MANUALMODE	STATECHANG EMODE	RESERVED					
R/W	R/W	NONE					
0h	0h	0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
IPG							
R/W							
0h							

Table 4-2366. ICSSM_PR1_MDIO_V1P7_MDIO_POLL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	MANUALMODE	R/W	0h	MDIO Manual Mode
30	STATECHANGEMODE	R/W	0h	MDIO State Change Mode
29:8	RESERVED	NONE	0h	Reserved
7:0	IPG	R/W	0h	MDIO IPG

4.5.2.394 ICSSM_PR1_MDIO_V1P7_MDIO_POLL_EN_REG Register

4.5.2.394.1 ICSSM_PR1_MDIO_V1P7_MDIO_POLL_EN_REG Register (Offset = 38h) [reset = FFFFFFFFh]

poll_en_reg.

Return to [Summary Table](#)

Table 4-2367. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2438h
ICSSM1	4863 2438h

Figure 4-1159. ICSSM_PR1_MDIO_V1P7_MDIO_POLL_EN_REG Name Register

31	30	29	28	27	26	25	24
POLL_EN							
R/W							
FFFFFFFh							
23	22	21	20	19	18	17	16
POLL_EN							
R/W							
FFFFFFFh							
15	14	13	12	11	10	9	8
POLL_EN							
R/W							
FFFFFFFh							
7	6	5	4	3	2	1	0
POLL_EN							
R/W							
FFFFFFFh							

Table 4-2368. ICSSM_PR1_MDIO_V1P7_MDIO_POLL_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	POLL_EN	R/W	FFFFFFFh	MDIO Poll Enable

4.5.2.395 ICSSM_PR1_MDIO_V1P7_MDIO_CLAUS45_REG Register

4.5.2.395.1 ICSSM_PR1_MDIO_V1P7_MDIO_CLAUS45_REG Register (Offset = 3Ch) [reset = 0h]

clause 45_reg

Return to [Summary Table](#)

Table 4-2369. Instance Table

Instance Name	Physical Address
ICSSM0	4803 243Ch
ICSSM1	4863 243Ch

Figure 4-1160. ICSSM_PR1_MDIO_V1P7_MDIO_CLAUS45_REG Name Register

31	30	29	28	27	26	25	24
CLAUSE45							
R/W							
0h							
23	22	21	20	19	18	17	16
CLAUSE45							
R/W							
0h							
15	14	13	12	11	10	9	8
CLAUSE45							
R/W							
0h							
7	6	5	4	3	2	1	0
CLAUSE45							
R/W							
0h							

Table 4-2370. ICSSM_PR1_MDIO_V1P7_MDIO_CLAUS45_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CLAUSE45	R/W	0h	MDIO Clause 45

4.5.2.396 ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG Register

4.5.2.396.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG Register (Offset = 40h) [reset = 0h]

MDIO USER Address 0

Return to [Summary Table](#)

Table 4-2371. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2440h
ICSSM1	4863 2440h

Figure 4-1161. ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
USER_ADDR0							
R/W							
0h							
7	6	5	4	3	2	1	0
USER_ADDR0							
R/W							
0h							

Table 4-2372. ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	USER_ADDR0	R/W	0h	MDIO USER Address 0

4.5.2.397 ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG Register

4.5.2.397.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG Register (Offset = 44h) [reset = 0h]

MDIO USER Address 1

Return to [Summary Table](#)

Table 4-2373. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2444h
ICSSM1	4863 2444h

Figure 4-1162. ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
USER_ADDR1							
R/W							
0h							
7	6	5	4	3	2	1	0
USER_ADDR1							
R/W							
0h							

Table 4-2374. ICSSM_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	USER_ADDR1	R/W	0h	MDIO USER Address 1

4.5.2.398 ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_J Register

4.5.2.398.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_J Register (Offset = 0h) [reset = 0h]

user_access_reg

Return to [Summary Table](#)

Table 4-2375. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2400h + formula
ICSSM1	4863 2400h + formula

Figure 4-1163. ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_J Name Register

31	30	29	28	27	26	25	24
GO	WRITE	ACK	RESERVED			REGADR	
R/W1TS	R/W	R/W	NONE			R/W	
0h	0h	0h	0h			0h	
23	22	21	20	19	18	17	16
REGADR			PHYADR				
R/W			R/W				
0h			0h				
15	14	13	12	11	10	9	8
DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA							
R/W							
0h							

Table 4-2376. ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	GO	R/W1TS	0h	Go
30	WRITE	R/W	0h	Write
29	ACK	R/W	0h	Acknowledge
28:26	RESERVED	NONE	0h	Reserved
25:21	REGADR	R/W	0h	Register address
20:16	PHYADR	R/W	0h	PHY address
15:0	DATA	R/W	0h	User data

4.5.2.399 ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Register

4.5.2.399.1 ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Register (Offset = 4h) [reset = 0h]

user_phy_sel_reg

Return to [Summary Table](#)

Table 4-2377. Instance Table

Instance Name	Physical Address
ICSSM0	4803 2404h + formula
ICSSM1	4863 2404h + formula

Figure 4-1164. ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
LINKSEL	LINKINT_ENABLE	RESERVED	PHYADR_MON				
R/W	R/W	NONE	R/W				
0h	0h	0h	0h				

Table 4-2378. ICSSM_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	LINKSEL	R/W	0h	Link status determination select
6	LINKINT_ENABLE	R/W	0h	Link change interrupt enable
5	RESERVED	NONE	0h	Reserved
4:0	PHYADR_MON	R/W	0h	PHY address whose link status is monitored

4.5.2.400 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG Register

4.5.2.400.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG Register (Offset = 0h)
[reset = 1h]

ICSS_G Ethernet Cfg.

Return to [Summary Table](#)

Table 4-2379. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3000h
ICSSM1	4863 3000h

Figure 4-1165. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					RX_SFD_TX_SOF_EN	RESERVED	
NONE					R/W	NONE	
0h					0h	0h	
7	6	5	4	3	2	1	0
RESERVED	MII1_MODE		MII0_MODE		RX_L2_G_EN	TX_L2_EN	TX_L1_EN
NONE	R/W		R/W		R/W	R/W	R/W
0h	0h		0h		0h	0h	1h

Table 4-2380. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10	RX_SFD_TX_SOF_EN	R/W	0h	Enable the remapping of tx_sof to rx_sfd if auto fwd is enable
9:7	RESERVED	NONE	0h	Reserved
6:5	MII1_MODE	R/W	0h	MII1 MODE 0:MII 1:RGMII 2:SGMII
4:3	MII0_MODE	R/W	0h	MII0 MODE 0:MII 1:RGMII 2:SGMII
2	RX_L2_G_EN	R/W	0h	Enable the RX L2 G features of filter frags of size TBD and backpressure RX L2 0:Disabled 1:Enabled
1	TX_L2_EN	R/W	0h	Enable the TX L2 Fifo 0:Disabled 1:Enabled

Table 4-2380. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TX_L1_EN	R/W	1h	Enable the TX L1 Fifo 0:Disabled 1:Enabled

4.5.2.401 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG Register

4.5.2.401.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG Register (Offset = 4h)
[reset = 1907D500h]

Preemption_Cfg

Return to [Summary Table](#)

Table 4-2381. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3004h
ICSSM1	4863 3004h

Figure 4-1166. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG Name Register

31	30	29	28	27	26	25	24
SMD_R							
R/W							
19h							
23	22	21	20	19	18	17	16
SMD_V							
R/W							
7h							
15	14	13	12	11	10	9	8
EXP_SMD							
R/W							
D5h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2382. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SMD_R	R/W	19h	Response frame TAG
23:16	SMD_V	R/W	7h	Verification frame TAG
15:8	EXP_SMD	R/W	D5h	None preemptable frame start, or express frame
7:0	RESERVED	NONE	0h	Reserved

4.5.2.402 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG Register

4.5.2.402.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG Register (Offset = 8h) [reset = B37F4CE6h]

SMDType1SPreemptableFrameStartCfg

Return to [Summary Table](#)**Table 4-2383. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3008h
ICSSM1	4863 3008h

Figure 4-1167. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG Name Register

31	30	29	28	27	26	25	24
SMDT1S_3							
R/W							
B3h							
23	22	21	20	19	18	17	16
SMDT1S_2							
R/W							
7Fh							
15	14	13	12	11	10	9	8
SMDT1S_1							
R/W							
4Ch							
7	6	5	4	3	2	1	0
SMDT1S_0							
R/W							
E6h							

Table 4-2384. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SMDT1S_3	R/W	B3h	SMDT1S3 pattern
23:16	SMDT1S_2	R/W	7Fh	SMDT1S2 pattern
15:8	SMDT1S_1	R/W	4Ch	SMDT1S1 pattern
7:0	SMDT1S_0	R/W	E6h	SMDT1S0 pattern

4.5.2.403 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG Register

4.5.2.403.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG Register (Offset = Ch)
[reset = 2A9E5261h]

SMDType1CNoneInitialFragCfg

Return to [Summary Table](#)

Table 4-2385. Instance Table

Instance Name	Physical Address
ICSSM0	4803 300Ch
ICSSM1	4863 300Ch

Figure 4-1168. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG Name Register

31	30	29	28	27	26	25	24
SMDT1C_3							
R/W							
2Ah							
23	22	21	20	19	18	17	16
SMDT1C_2							
R/W							
9Eh							
15	14	13	12	11	10	9	8
SMDT1C_1							
R/W							
52h							
7	6	5	4	3	2	1	0
SMDT1C_0							
R/W							
61h							

Table 4-2386. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SMDT1C_3	R/W	2Ah	SMDT1C3 pattern
23:16	SMDT1C_2	R/W	9Eh	SMDT1C2 pattern
15:8	SMDT1C_1	R/W	52h	SMDT1C1 pattern
7:0	SMDT1C_0	R/W	61h	SMDT1C0 pattern

4.5.2.404 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG Register

4.5.2.404.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG Register (Offset = 10h) [reset = 800h]

PoolPtrCfg

Return to [Summary Table](#)

Table 4-2387. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3010h
ICSSM1	4863 3010h

Figure 4-1169. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MAX_PKT_SIZE							
R/W							
800h							
7	6	5	4	3	2	1	0
MAX_PKT_SIZE							
R/W							
800h							

Table 4-2388. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	MAX_PKT_SIZE	R/W	800h	Max Pkt Size, used in pool ptr logic for wrap around

4.5.2.405 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF Register

4.5.2.405.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF Register (Offset = 14h) [reset = 0h]

TX Early EOF Enable Reserved

Return to [Summary Table](#)

Table 4-2389. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3014h
ICSSM1	4863 3014h

Figure 4-1170. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2390. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

4.5.2.406 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG Register

4.5.2.406.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG Register (Offset = 18h) [reset = B37F4CE6h]

FragCntCfg

Return to [Summary Table](#)**Table 4-2391. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3018h
ICSSM1	4863 3018h

Figure 4-1171. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG Name Register

31	30	29	28	27	26	25	24
FRAG_CNT_3							
R/W							
B3h							
23	22	21	20	19	18	17	16
FRAG_CNT_2							
R/W							
7Fh							
15	14	13	12	11	10	9	8
FRAG_CNT_1							
R/W							
4Ch							
7	6	5	4	3	2	1	0
FRAG_CNT_0							
R/W							
E6h							

Table 4-2392. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	FRAG_CNT_3	R/W	B3h	FRAG Cnt3 pattern
23:16	FRAG_CNT_2	R/W	7Fh	FRAG Cnt2 pattern
15:8	FRAG_CNT_1	R/W	4Ch	FRAG Cnt1 pattern
7:0	FRAG_CNT_0	R/W	E6h	FRAG Cnt0 pattern

4.5.2.407 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0 Register

4.5.2.407.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0 Register (Offset = D00h) [reset = 0h]

Queue0

Return to [Summary Table](#)

Table 4-2393. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D00h
ICSSM1	4863 3D00h

Figure 4-1172. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR0							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR0							
R/W							
0h							

Table 4-2394. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR0	R/W	0h	Queue 0

4.5.2.408 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1 Register

4.5.2.408.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1 Register (Offset = D04h) [reset = 0h]

Queue1

Return to [Summary Table](#)

Table 4-2395. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D04h
ICSSM1	4863 3D04h

Figure 4-1173. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR1							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR1							
R/W							
0h							

Table 4-2396. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR1	R/W	0h	Queue 1

4.5.2.409 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2 Register

4.5.2.409.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2 Register (Offset = D08h) [reset = 0h]

Queue2

Return to [Summary Table](#)

Table 4-2397. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D08h
ICSSM1	4863 3D08h

Figure 4-1174. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR2							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR2							
R/W							
0h							

Table 4-2398. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR2	R/W	0h	Queue 2

4.5.2.410 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3 Register

4.5.2.410.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3 Register (Offset = D0Ch) [reset = 0h]

Queue3

Return to [Summary Table](#)**Table 4-2399. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D0Ch
ICSSM1	4863 3D0Ch

Figure 4-1175. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR3							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR3							
R/W							
0h							

Table 4-2400. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR3	R/W	0h	Queue 3

4.5.2.411 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4 Register

4.5.2.411.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4 Register (Offset = D10h) [reset = 0h]

Queue4

Return to [Summary Table](#)

Table 4-2401. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D10h
ICSSM1	4863 3D10h

Figure 4-1176. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR4							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR4							
R/W							
0h							

Table 4-2402. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR4	R/W	0h	Queue 4

4.5.2.412 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5 Register

4.5.2.412.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5 Register (Offset = D14h) [reset = 0h]

Queue5

Return to [Summary Table](#)

Table 4-2403. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D14h
ICSSM1	4863 3D14h

Figure 4-1177. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR5							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR5							
R/W							
0h							

Table 4-2404. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR5	R/W	0h	Queue 5

4.5.2.413 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6 Register

4.5.2.413.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6 Register (Offset = D18h) [reset = 0h]

Queue6

Return to [Summary Table](#)

Table 4-2405. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D18h
ICSSM1	4863 3D18h

Figure 4-1178. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR6							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR6							
R/W							
0h							

Table 4-2406. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR6	R/W	0h	Queue 6

4.5.2.414 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7 Register

4.5.2.414.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7 Register (Offset = D1Ch) [reset = 0h]

Queue7

Return to [Summary Table](#)

Table 4-2407. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D1Ch
ICSSM1	4863 3D1Ch

Figure 4-1179. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR7							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR7							
R/W							
0h							

Table 4-2408. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR7	R/W	0h	Queue 7

4.5.2.415 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8 Register

4.5.2.415.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8 Register (Offset = D20h) [reset = 0h]

Queue8

Return to [Summary Table](#)

Table 4-2409. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D20h
ICSSM1	4863 3D20h

Figure 4-1180. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR8							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR8							
R/W							
0h							

Table 4-2410. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR8	R/W	0h	Queue 8

4.5.2.416 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9 Register

4.5.2.416.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9 Register (Offset = D24h) [reset = 0h]

Queue9

Return to [Summary Table](#)

Table 4-2411. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D24h
ICSSM1	4863 3D24h

Figure 4-1181. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR9							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR9							
R/W							
0h							

Table 4-2412. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR9	R/W	0h	Queue 9

4.5.2.417 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10 Register

4.5.2.417.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10 Register (Offset = D28h) [reset = 0h]

Queue10

Return to [Summary Table](#)

Table 4-2413. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D28h
ICSSM1	4863 3D28h

Figure 4-1182. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR10							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR10							
R/W							
0h							

Table 4-2414. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR10	R/W	0h	Queue 10

4.5.2.418 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11 Register

4.5.2.418.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11 Register (Offset = D2Ch)
[reset = 0h]

Queue11

Return to [Summary Table](#)

Table 4-2415. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D2Ch
ICSSM1	4863 3D2Ch

Figure 4-1183. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR11							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR11							
R/W							
0h							

Table 4-2416. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR11	R/W	0h	Queue 11

4.5.2.419 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12 Register

4.5.2.419.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12 Register (Offset = D30h) [reset = 0h]

Queue12

Return to [Summary Table](#)

Table 4-2417. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D30h
ICSSM1	4863 3D30h

Figure 4-1184. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR12							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR12							
R/W							
0h							

Table 4-2418. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR12	R/W	0h	Queue 12

4.5.2.420 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13 Register

4.5.2.420.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13 Register (Offset = D34h) [reset = 0h]

Queue13

Return to [Summary Table](#)**Table 4-2419. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D34h
ICSSM1	4863 3D34h

Figure 4-1185. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR13							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR13							
R/W							
0h							

Table 4-2420. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR13	R/W	0h	Queue 13

4.5.2.421 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14 Register

4.5.2.421.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14 Register (Offset = D38h) [reset = 0h]

Queue14

Return to [Summary Table](#)

Table 4-2421. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D38h
ICSSM1	4863 3D38h

Figure 4-1186. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR14							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR14							
R/W							
0h							

Table 4-2422. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR14	R/W	0h	Queue 14

4.5.2.422 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15 Register

4.5.2.422.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15 Register (Offset = D3Ch)
[reset = 0h]

Queue15

Return to [Summary Table](#)

Table 4-2423. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D3Ch
ICSSM1	4863 3D3Ch

Figure 4-1187. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR15							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR15							
R/W							
0h							

Table 4-2424. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR15	R/W	0h	Queue 15

4.5.2.423 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16 Register

4.5.2.423.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16 Register (Offset = D40h) [reset = 0h]

Queue16

Return to [Summary Table](#)

Table 4-2425. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D40h
ICSSM1	4863 3D40h

Figure 4-1188. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR16							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR16							
R/W							
0h							

Table 4-2426. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR16	R/W	0h	Queue 16

4.5.2.424 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17 Register

4.5.2.424.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17 Register (Offset = D44h) [reset = 0h]

Queue17

Return to [Summary Table](#)**Table 4-2427. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D44h
ICSSM1	4863 3D44h

Figure 4-1189. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR17							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR17							
R/W							
0h							

Table 4-2428. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR17	R/W	0h	Queue 17

4.5.2.425 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18 Register

4.5.2.425.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18 Register (Offset = D48h) [reset = 0h]

Queue18

Return to [Summary Table](#)

Table 4-2429. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D48h
ICSSM1	4863 3D48h

Figure 4-1190. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR18							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR18							
R/W							
0h							

Table 4-2430. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR18	R/W	0h	Queue 18

4.5.2.426 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19 Register

4.5.2.426.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19 Register (Offset = D4Ch) [reset = 0h]

Queue19

Return to [Summary Table](#)**Table 4-2431. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D4Ch
ICSSM1	4863 3D4Ch

Figure 4-1191. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR19							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR19							
R/W							
0h							

Table 4-2432. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR19	R/W	0h	Queue 19

4.5.2.427 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20 Register

4.5.2.427.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20 Register (Offset = D50h) [reset = 0h]

Queue20

Return to [Summary Table](#)

Table 4-2433. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D50h
ICSSM1	4863 3D50h

Figure 4-1192. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR20							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR20							
R/W							
0h							

Table 4-2434. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR20	R/W	0h	Queue 20

4.5.2.428 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21 Register

4.5.2.428.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21 Register (Offset = D54h) [reset = 0h]

Queue21

Return to [Summary Table](#)**Table 4-2435. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D54h
ICSSM1	4863 3D54h

Figure 4-1193. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR21							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR21							
R/W							
0h							

Table 4-2436. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR21	R/W	0h	Queue 21

4.5.2.429 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22 Register

4.5.2.429.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22 Register (Offset = D58h) [reset = 0h]

Queue22

Return to [Summary Table](#)

Table 4-2437. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D58h
ICSSM1	4863 3D58h

Figure 4-1194. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR22							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR22							
R/W							
0h							

Table 4-2438. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR22	R/W	0h	Queue 22

4.5.2.430 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23 Register

4.5.2.430.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23 Register (Offset = D5Ch) [reset = 0h]

Queue23

Return to [Summary Table](#)**Table 4-2439. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D5Ch
ICSSM1	4863 3D5Ch

Figure 4-1195. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR23							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR23							
R/W							
0h							

Table 4-2440. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR23	R/W	0h	Queue 23

4.5.2.431 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24 Register

4.5.2.431.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24 Register (Offset = D60h) [reset = 0h]

Queue24

Return to [Summary Table](#)

Table 4-2441. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D60h
ICSSM1	4863 3D60h

Figure 4-1196. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR24							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR24							
R/W							
0h							

Table 4-2442. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR24	R/W	0h	Queue 24

4.5.2.432 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25 Register

4.5.2.432.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25 Register (Offset = D64h) [reset = 0h]

Queue25

Return to [Summary Table](#)**Table 4-2443. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D64h
ICSSM1	4863 3D64h

Figure 4-1197. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR25							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR25							
R/W							
0h							

Table 4-2444. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR25	R/W	0h	Queue 25

4.5.2.433 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26 Register

4.5.2.433.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26 Register (Offset = D68h) [reset = 0h]

Queue26

Return to [Summary Table](#)

Table 4-2445. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D68h
ICSSM1	4863 3D68h

Figure 4-1198. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR26							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR26							
R/W							
0h							

Table 4-2446. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR26	R/W	0h	Queue 26

4.5.2.434 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27 Register

4.5.2.434.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27 Register (Offset = D6Ch) [reset = 0h]

Queue27

Return to [Summary Table](#)**Table 4-2447. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D6Ch
ICSSM1	4863 3D6Ch

Figure 4-1199. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR27							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR27							
R/W							
0h							

Table 4-2448. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR27	R/W	0h	Queue 27

4.5.2.435 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28 Register

4.5.2.435.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28 Register (Offset = D70h) [reset = 0h]

Queue28

Return to [Summary Table](#)

Table 4-2449. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D70h
ICSSM1	4863 3D70h

Figure 4-1200. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR28							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR28							
R/W							
0h							

Table 4-2450. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR28	R/W	0h	Queue 28

4.5.2.436 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29 Register

4.5.2.436.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29 Register (Offset = D74h) [reset = 0h]

Queue29

Return to [Summary Table](#)**Table 4-2451. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D74h
ICSSM1	4863 3D74h

Figure 4-1201. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR29							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR29							
R/W							
0h							

Table 4-2452. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR29	R/W	0h	Queue 29

4.5.2.437 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30 Register

4.5.2.437.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30 Register (Offset = D78h) [reset = 0h]

Queue30

Return to [Summary Table](#)

Table 4-2453. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3D78h
ICSSM1	4863 3D78h

Figure 4-1202. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR30							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR30							
R/W							
0h							

Table 4-2454. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR30	R/W	0h	Queue 30

4.5.2.438 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31 Register

4.5.2.438.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31 Register (Offset = D7Ch) [reset = 0h]

Queue31

Return to [Summary Table](#)**Table 4-2455. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3D7Ch
ICSSM1	4863 3D7Ch

Figure 4-1203. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PTR31							
R/W							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PTR31							
R/W							
0h							

Table 4-2456. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PTR31	R/W	0h	Queue 31

4.5.2.439 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0 Register

4.5.2.439.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0 Register (Offset = E00h) [reset = 0h]

QueuePeek0

Return to [Summary Table](#)

Table 4-2457. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E00h
ICSSM1	4863 3E00h

Figure 4-1204. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR0							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR0							
R							
0h							

Table 4-2458. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR0	R	0h	Queue 0 Peek portal

4.5.2.440 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1 Register

4.5.2.440.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1 Register (Offset = E04h) [reset = 0h]

QueuePeek1

Return to [Summary Table](#)**Table 4-2459. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E04h
ICSSM1	4863 3E04h

Figure 4-1205. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR1							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR1							
R							
0h							

Table 4-2460. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR1	R	0h	Queue 1 Peek portal

4.5.2.441 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2 Register

4.5.2.441.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2 Register (Offset = E08h) [reset = 0h]

QueuePeek2

Return to [Summary Table](#)

Table 4-2461. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E08h
ICSSM1	4863 3E08h

Figure 4-1206. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR2							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR2							
R							
0h							

Table 4-2462. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR2	R	0h	Queue 2 Peek portal

4.5.2.442 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3 Register

4.5.2.442.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3 Register (Offset = E0Ch) [reset = 0h]

QueuePeek3

Return to [Summary Table](#)**Table 4-2463. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E0Ch
ICSSM1	4863 3E0Ch

Figure 4-1207. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR3							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR3							
R							
0h							

Table 4-2464. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR3	R	0h	Queue 3 Peek portal

4.5.2.443 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4 Register

4.5.2.443.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4 Register (Offset = E10h)
[reset = 0h]

QueuePeek4

Return to [Summary Table](#)

Table 4-2465. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E10h
ICSSM1	4863 3E10h

Figure 4-1208. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR4							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR4							
R							
0h							

Table 4-2466. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR4	R	0h	Queue 4 Peek portal

4.5.2.444 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5 Register

4.5.2.444.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5 Register (Offset = E14h) [reset = 0h]

QueuePeek5

Return to [Summary Table](#)**Table 4-2467. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E14h
ICSSM1	4863 3E14h

Figure 4-1209. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR5							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR5							
R							
0h							

Table 4-2468. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR5	R	0h	Queue 5 Peek portal

4.5.2.445 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6 Register

4.5.2.445.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6 Register (Offset = E18h) [reset = 0h]

QueuePeek6

Return to [Summary Table](#)

Table 4-2469. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E18h
ICSSM1	4863 3E18h

Figure 4-1210. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR6							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR6							
R							
0h							

Table 4-2470. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR6	R	0h	Queue 6 Peek portal

4.5.2.446 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7 Register

4.5.2.446.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7 Register (Offset = E1Ch)
[reset = 0h]

QueuePeek7

Return to [Summary Table](#)

Table 4-2471. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E1Ch
ICSSM1	4863 3E1Ch

Figure 4-1211. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR7							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR7							
R							
0h							

Table 4-2472. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR7	R	0h	Queue 7 Peek portal

4.5.2.447 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8 Register

4.5.2.447.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8 Register (Offset = E20h)
[reset = 0h]

QueuePeek8

Return to [Summary Table](#)

Table 4-2473. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E20h
ICSSM1	4863 3E20h

Figure 4-1212. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR8							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR8							
R							
0h							

Table 4-2474. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR8	R	0h	Queue 8 Peek portal

4.5.2.448 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9 Register

4.5.2.448.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9 Register (Offset = E24h)
[reset = 0h]

QueuePeek9

Return to [Summary Table](#)

Table 4-2475. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E24h
ICSSM1	4863 3E24h

Figure 4-1213. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR9							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR9							
R							
0h							

Table 4-2476. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR9	R	0h	Queue 9 Peek portal

4.5.2.449 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10 Register

4.5.2.449.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10 Register (Offset = E28h) [reset = 0h]

QueuePeek10

Return to [Summary Table](#)

Table 4-2477. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E28h
ICSSM1	4863 3E28h

Figure 4-1214. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR10							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR10							
R							
0h							

Table 4-2478. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR10	R	0h	Queue 10 Peek portal

4.5.2.450 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11 Register

4.5.2.450.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11 Register (Offset = E2Ch) [reset = 0h]

QueuePeek11

Return to [Summary Table](#)

Table 4-2479. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E2Ch
ICSSM1	4863 3E2Ch

Figure 4-1215. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR11							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR11							
R							
0h							

Table 4-2480. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR11	R	0h	Queue 11 Peek portal

4.5.2.451 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12 Register

4.5.2.451.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12 Register (Offset = E30h) [reset = 0h]

QueuePeek12

Return to [Summary Table](#)

Table 4-2481. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E30h
ICSSM1	4863 3E30h

Figure 4-1216. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR12							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR12							
R							
0h							

Table 4-2482. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR12	R	0h	Queue 12 Peek portal

4.5.2.452 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13 Register

4.5.2.452.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13 Register (Offset = E34h) [reset = 0h]

QueuePeek13

Return to [Summary Table](#)**Table 4-2483. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E34h
ICSSM1	4863 3E34h

Figure 4-1217. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR13							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR13							
R							
0h							

Table 4-2484. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR13	R	0h	Queue 13 Peek portal

4.5.2.453 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14 Register

4.5.2.453.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14 Register (Offset = E38h) [reset = 0h]

QueuePeek14

Return to [Summary Table](#)

Table 4-2485. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E38h
ICSSM1	4863 3E38h

Figure 4-1218. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR14							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR14							
R							
0h							

Table 4-2486. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR14	R	0h	Queue 14 Peek portal

4.5.2.454 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15 Register

4.5.2.454.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15 Register (Offset = E3Ch) [reset = 0h]

QueuePeek15

Return to [Summary Table](#)

Table 4-2487. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E3Ch
ICSSM1	4863 3E3Ch

Figure 4-1219. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_H_PEEK_PTR15							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_H_PEEK_PTR15							
R							
0h							

Table 4-2488. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_H_PEEK_PTR15	R	0h	Queue 15 Peek portal

4.5.2.455 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0 Register

4.5.2.455.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0 Register (Offset = E40h) [reset = 0h]

QueueCnt0

Return to [Summary Table](#)

Table 4-2489. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E40h
ICSSM1	4863 3E40h

Figure 4-1220. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_0							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_0							
R							
0h							

Table 4-2490. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_0	R	0h	Queue Entry Count0

4.5.2.456 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1 Register

4.5.2.456.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1 Register (Offset = E44h) [reset = 0h]

QueueCnt1

Return to [Summary Table](#)**Table 4-2491. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E44h
ICSSM1	4863 3E44h

Figure 4-1221. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_1							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_1							
R							
0h							

Table 4-2492. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_1	R	0h	Queue Entry Count1

4.5.2.457 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2 Register

4.5.2.457.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2 Register (Offset = E48h) [reset = 0h]

QueueCnt2

Return to [Summary Table](#)

Table 4-2493. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E48h
ICSSM1	4863 3E48h

Figure 4-1222. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_2							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_2							
R							
0h							

Table 4-2494. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_2	R	0h	Queue Entry Count2

4.5.2.458 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3 Register

4.5.2.458.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3 Register (Offset = E4Ch) [reset = 0h]

QueueCnt3

Return to [Summary Table](#)**Table 4-2495. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E4Ch
ICSSM1	4863 3E4Ch

Figure 4-1223. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_3							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_3							
R							
0h							

Table 4-2496. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_3	R	0h	Queue Entry Count3

4.5.2.459 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4 Register

4.5.2.459.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4 Register (Offset = E50h) [reset = 0h]

QueueCnt4

Return to [Summary Table](#)

Table 4-2497. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E50h
ICSSM1	4863 3E50h

Figure 4-1224. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_4							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_4							
R							
0h							

Table 4-2498. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_4	R	0h	Queue Entry Count4

4.5.2.460 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5 Register

4.5.2.460.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5 Register (Offset = E54h) [reset = 0h]

QueueCnt5

Return to [Summary Table](#)**Table 4-2499. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E54h
ICSSM1	4863 3E54h

Figure 4-1225. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_5							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_5							
R							
0h							

Table 4-2500. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_5	R	0h	Queue Entry Count5

4.5.2.461 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6 Register

4.5.2.461.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6 Register (Offset = E58h)
[reset = 0h]

QueueCnt6

Return to [Summary Table](#)

Table 4-2501. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E58h
ICSSM1	4863 3E58h

Figure 4-1226. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_6							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_6							
R							
0h							

Table 4-2502. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_6	R	0h	Queue Entry Count6

4.5.2.462 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7 Register

4.5.2.462.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7 Register (Offset = E5Ch) [reset = 0h]

QueueCnt7

Return to [Summary Table](#)**Table 4-2503. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E5Ch
ICSSM1	4863 3E5Ch

Figure 4-1227. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_7							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_7							
R							
0h							

Table 4-2504. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_7	R	0h	Queue Entry Count7

4.5.2.463 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8 Register

4.5.2.463.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8 Register (Offset = E60h) [reset = 0h]

QueueCnt8

Return to [Summary Table](#)

Table 4-2505. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E60h
ICSSM1	4863 3E60h

Figure 4-1228. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_8							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_8							
R							
0h							

Table 4-2506. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_8	R	0h	Queue Entry Count8

4.5.2.464 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9 Register

4.5.2.464.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9 Register (Offset = E64h) [reset = 0h]

QueueCnt9

Return to [Summary Table](#)

Table 4-2507. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E64h
ICSSM1	4863 3E64h

Figure 4-1229. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_9							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_9							
R							
0h							

Table 4-2508. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_9	R	0h	Queue Entry Count9

4.5.2.465 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10 Register

4.5.2.465.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10 Register (Offset = E68h) [reset = 0h]

QueueCnt10

Return to [Summary Table](#)**Table 4-2509. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E68h
ICSSM1	4863 3E68h

Figure 4-1230. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_10							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_10							
R							
0h							

Table 4-2510. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_10	R	0h	Queue Entry Count10

4.5.2.466 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11 Register

4.5.2.466.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11 Register (Offset = E6Ch) [reset = 0h]

QueueCnt11

Return to [Summary Table](#)

Table 4-2511. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E6Ch
ICSSM1	4863 3E6Ch

Figure 4-1231. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_11							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_11							
R							
0h							

Table 4-2512. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_11	R	0h	Queue Entry Count11

4.5.2.467 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12 Register

4.5.2.467.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12 Register (Offset = E70h) [reset = 0h]

QueueCnt12

Return to [Summary Table](#)

Table 4-2513. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E70h
ICSSM1	4863 3E70h

Figure 4-1232. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_12							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_12							
R							
0h							

Table 4-2514. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_12	R	0h	Queue Entry Count12

4.5.2.468 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13 Register

4.5.2.468.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13 Register (Offset = E74h) [reset = 0h]

QueueCnt13

Return to [Summary Table](#)

Table 4-2515. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E74h
ICSSM1	4863 3E74h

Figure 4-1233. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_13							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_13							
R							
0h							

Table 4-2516. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_13	R	0h	Queue Entry Count13

4.5.2.469 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14 Register

4.5.2.469.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14 Register (Offset = E78h) [reset = 0h]

QueueCnt14

Return to [Summary Table](#)

Table 4-2517. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E78h
ICSSM1	4863 3E78h

Figure 4-1234. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_14							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_14							
R							
0h							

Table 4-2518. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_14	R	0h	Queue Entry Count14

4.5.2.470 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15 Register

4.5.2.470.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15 Register (Offset = E7Ch) [reset = 0h]

QueueCnt15

Return to [Summary Table](#)

Table 4-2519. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E7Ch
ICSSM1	4863 3E7Ch

Figure 4-1235. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_15							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_15							
R							
0h							

Table 4-2520. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_15	R	0h	Queue Entry Count15

4.5.2.471 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16 Register

4.5.2.471.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16 Register (Offset = E80h) [reset = 0h]

QueueCnt16

Return to [Summary Table](#)

Table 4-2521. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E80h
ICSSM1	4863 3E80h

Figure 4-1236. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_16							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_16							
R							
0h							

Table 4-2522. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_16	R	0h	Queue Entry Count16

4.5.2.472 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17 Register

4.5.2.472.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17 Register (Offset = E84h)
[reset = 0h]

QueueCnt17

Return to [Summary Table](#)

Table 4-2523. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E84h
ICSSM1	4863 3E84h

Figure 4-1237. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_17							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_17							
R							
0h							

Table 4-2524. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_17	R	0h	Queue Entry Count17

4.5.2.473 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18 Register

4.5.2.473.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18 Register (Offset = E88h) [reset = 0h]

QueueCnt18

Return to [Summary Table](#)
Table 4-2525. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E88h
ICSSM1	4863 3E88h

Figure 4-1238. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_18							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_18							
R							
0h							

Table 4-2526. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_18	R	0h	Queue Entry Count18

4.5.2.474 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19 Register

4.5.2.474.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19 Register (Offset = E8Ch)
[reset = 0h]

QueueCnt19

Return to [Summary Table](#)

Table 4-2527. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E8Ch
ICSSM1	4863 3E8Ch

Figure 4-1239. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_19							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_19							
R							
0h							

Table 4-2528. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_19	R	0h	Queue Entry Count19

4.5.2.475 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20 Register

4.5.2.475.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20 Register (Offset = E90h) [reset = 0h]

QueueCnt20

Return to [Summary Table](#)**Table 4-2529. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3E90h
ICSSM1	4863 3E90h

Figure 4-1240. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_20							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_20							
R							
0h							

Table 4-2530. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_20	R	0h	Queue Entry Count20

4.5.2.476 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21 Register

4.5.2.476.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21 Register (Offset = E94h)
[reset = 0h]

QueueCnt21

Return to [Summary Table](#)

Table 4-2531. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E94h
ICSSM1	4863 3E94h

Figure 4-1241. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_21							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_21							
R							
0h							

Table 4-2532. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_21	R	0h	Queue Entry Count21

4.5.2.477 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22 Register

4.5.2.477.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22 Register (Offset = E98h) [reset = 0h]

QueueCnt22

Return to [Summary Table](#)

Table 4-2533. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E98h
ICSSM1	4863 3E98h

Figure 4-1242. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_22							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_22							
R							
0h							

Table 4-2534. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_22	R	0h	Queue Entry Count22

4.5.2.478 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23 Register

4.5.2.478.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23 Register (Offset = E9Ch)
[reset = 0h]

QueueCnt23

Return to [Summary Table](#)

Table 4-2535. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3E9Ch
ICSSM1	4863 3E9Ch

Figure 4-1243. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_23							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_23							
R							
0h							

Table 4-2536. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_23	R	0h	Queue Entry Count23

4.5.2.479 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24 Register

4.5.2.479.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24 Register (Offset = EA0h)
[reset = 0h]

QueueCnt24

Return to [Summary Table](#)

Table 4-2537. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3EA0h
ICSSM1	4863 3EA0h

Figure 4-1244. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_24							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_24							
R							
0h							

Table 4-2538. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_24	R	0h	Queue Entry Count24

4.5.2.480 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25 Register

4.5.2.480.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25 Register (Offset = EA4h)
[reset = 0h]

QueueCnt25

Return to [Summary Table](#)

Table 4-2539. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3EA4h
ICSSM1	4863 3EA4h

Figure 4-1245. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_25							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_25							
R							
0h							

Table 4-2540. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_25	R	0h	Queue Entry Count25

4.5.2.481 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26 Register

4.5.2.481.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26 Register (Offset = EA8h) [reset = 0h]

QueueCnt26

Return to [Summary Table](#)

Table 4-2541. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3EA8h
ICSSM1	4863 3EA8h

Figure 4-1246. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_26							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_26							
R							
0h							

Table 4-2542. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_26	R	0h	Queue Entry Count26

4.5.2.482 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27 Register

4.5.2.482.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27 Register (Offset = ECh) [reset = 0h]

QueueCnt27

Return to [Summary Table](#)

Table 4-2543. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3ECh
ICSSM1	4863 3ECh

Figure 4-1247. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_27							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_27							
R							
0h							

Table 4-2544. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_27	R	0h	Queue Entry Count27

4.5.2.483 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28 Register

4.5.2.483.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28 Register (Offset = EB0h)
[reset = 0h]

QueueCnt28

Return to [Summary Table](#)

Table 4-2545. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3EB0h
ICSSM1	4863 3EB0h

Figure 4-1248. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_28							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_28							
R							
0h							

Table 4-2546. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_28	R	0h	Queue Entry Count28

4.5.2.484 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29 Register

4.5.2.484.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29 Register (Offset = EB4h) [reset = 0h]

QueueCnt29

Return to [Summary Table](#)

Table 4-2547. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3EB4h
ICSSM1	4863 3EB4h

Figure 4-1249. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_29							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_29							
R							
0h							

Table 4-2548. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_29	R	0h	Queue Entry Count29

4.5.2.485 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30 Register

4.5.2.485.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30 Register (Offset = EB8h) [reset = 0h]

QueueCnt30

Return to [Summary Table](#)**Table 4-2549. Instance Table**

Instance Name	Physical Address
ICSSM0	4803 3EB8h
ICSSM1	4863 3EB8h

Figure 4-1250. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_30							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_30							
R							
0h							

Table 4-2550. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_30	R	0h	Queue Entry Count30

4.5.2.486 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31 Register

4.5.2.486.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31 Register (Offset = EBCh) [reset = 0h]

QueueCnt31

Return to [Summary Table](#)

Table 4-2551. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3EBCh
ICSSM1	4863 3EBCh

Figure 4-1251. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
QUEUE_CNT_ENTRIES_31							
R							
0h							
7	6	5	4	3	2	1	0
QUEUE_CNT_ENTRIES_31							
R							
0h							

Table 4-2552. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	QUEUE_CNT_ENTRIES_31	R	0h	Queue Entry Count31

4.5.2.487 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET Register

4.5.2.487.1 ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET Register (Offset = F40h) [reset = 0h]

QueueReset32

Return to [Summary Table](#)

Table 4-2553. Instance Table

Instance Name	Physical Address
ICSSM0	4803 3F40h
ICSSM1	4863 3F40h

Figure 4-1252. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		RESET_QUEUE_ID					
NONE		R/W					
0h		0h					

Table 4-2554. ICSSM_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	RESET_QUEUE_ID	R/W	0h	Reset Queue ID

4.5.2.488 ICSSM_PR1_PDSP0_IRAM_RAM_IRAM Register

4.5.2.488.1 ICSSM_PR1_PDSP0_IRAM_RAM_IRAM Register (Offset = 0h) [reset = 0h]

PDSP instruction RAM.

Return to [Summary Table](#)

Table 4-2555. Instance Table

Instance Name	Physical Address
ICSSM0	4803 4000h
ICSSM1	4863 4000h

Figure 4-1253. ICSSM_PR1_PDSP0_IRAM_RAM_IRAM Name Register

31	30	29	28	27	26	25	24
VALUE							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE							
R/W							
0h							

Table 4-2556. ICSSM_PR1_PDSP0_IRAM_RAM_IRAM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE	R/W	0h	PDSP IRAM

4.5.2.489 ICSSM_PR1_PDSP1_IRAM_RAM_IRAM Register

4.5.2.489.1 ICSSM_PR1_PDSP1_IRAM_RAM_IRAM Register (Offset = 0h) [reset = 0h]

PDSP instruction RAM.

Return to [Summary Table](#)

Table 4-2557. Instance Table

Instance Name	Physical Address
ICSSM0	4803 8000h
ICSSM1	4863 8000h

Figure 4-1254. ICSSM_PR1_PDSP1_IRAM_RAM_IRAM Name Register

31	30	29	28	27	26	25	24
VALUE							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE							
R/W							
0h							

Table 4-2558. ICSSM_PR1_PDSP1_IRAM_RAM_IRAM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE	R/W	0h	PDSP IRAM

4.5.2.490 ECC_AGGR_REV Register

4.5.2.490.1 ECC_AGGR_REV Register (Offset = 0h) [reset = 66A0EA00h]

Revision parameters.

Return to [Summary Table](#)

Table 4-2559. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0000h
ICSSM1	4870 0000h

Figure 4-1255. ECC_AGGR_REV Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A0h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
1Dh				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		0h					

Table 4-2560. ECC_AGGR_REV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	MODULE_ID	R	6A0h	Module ID
15:11	REVRTL	R	1Dh	RTL version
10:8	REVMAJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	0h	Minor version

4.5.2.491 ECC_AGGR_VECTOR Register

4.5.2.491.1 ECC_AGGR_VECTOR Register (Offset = 8h) [reset = 0h]

ECC Vector Register.

Return to [Summary Table](#)

Table 4-2561. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0008h
ICSSM1	4870 0008h

Figure 4-1256. ECC_AGGR_VECTOR Name Register

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_DONE
NONE							R/W1TC
0h							0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED				ECC_VECTOR		
R/W1TS	NONE				R/W		
0h	0h				0h		
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W							
0h							

Table 4-2562. ECC_AGGR_VECTOR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	RD_SVBUS_DONE	R/W1TC	0h	Status to indicate if read on serial VBUS is complete, write of any value will clear this bit.
23:16	RD_SVBUS_ADDRESS	R/W	0h	Read address
15	RD_SVBUS	R/W1TS	0h	Write 1 to trigger a read on the serial VBUS
14:11	RESERVED	NONE	0h	Reserved
10:0	ECC_VECTOR	R/W	0h	Value written to select the corresponding ECC RAM for control or status

4.5.2.492 ECC_AGGR_STAT Register

4.5.2.492.1 ECC_AGGR_STAT Register (Offset = Ch) [reset = 5h]

Misc Status.

Return to [Summary Table](#)

Table 4-2563. Instance Table

Instance Name	Physical Address
ICSSM0	4810 000Ch
ICSSM1	4870 000Ch

Figure 4-1257. ECC_AGGR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				NUM_RAMs			
NONE				R			
0h				5h			
7	6	5	4	3	2	1	0
NUM_RAMs							
R							
5h							

Table 4-2564. ECC_AGGR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	NUM_RAMs	R	5h	Indicates the number of RAMs serviced by the ECC aggregator

4.5.2.493 ECC_AGGR_RESERVED_SVBUS_J Register

4.5.2.493.1 ECC_AGGR_RESERVED_SVBUS_J Register (Offset = 10h) [reset = 0h]

Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets.

Return to [Summary Table](#)

Table 4-2565. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0010h + formula
ICSSM1	4870 0010h + formula

Figure 4-1258. ECC_AGGR_RESERVED_SVBUS_J Name Register

31	30	29	28	27	26	25	24
DATA							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA							
R/W							
0h							

Table 4-2566. ECC_AGGR_RESERVED_SVBUS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA	R/W	0h	Serial VBUS register data

4.5.2.494 ECC_AGGR_SEC_EOI_REG Register

4.5.2.494.1 ECC_AGGR_SEC_EOI_REG Register (Offset = 3Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 4-2567. Instance Table

Instance Name	Physical Address
ICSSM0	4810 003Ch
ICSSM1	4870 003Ch

Figure 4-1259. ECC_AGGR_SEC_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 4-2568. ECC_AGGR_SEC_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

4.5.2.495 ECC_AGGR_SEC_STATUS_REG0 Register

4.5.2.495.1 ECC_AGGR_SEC_STATUS_REG0 Register (Offset = 40h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 4-2569. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0040h
ICSSM1	4870 0040h

Figure 4-1260. ECC_AGGR_SEC_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			PR1_RAM_PEND	PR1_PDSP1_IRAM_PEND	PR1_PDSP0_IRAM_PEND	PR1_DRAM1_PEND	PR1_DRAM0_PEND
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2570. ECC_AGGR_SEC_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	PR1_RAM_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_ram_pending
3	PR1_PDSP1_IRAM_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_pdsp1_iram_pending
2	PR1_PDSP0_IRAM_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_pdsp0_iram_pending
1	PR1_DRAM1_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_dram1_pending
0	PR1_DRAM0_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_dram0_pending

4.5.2.496 ECC_AGGR_SEC_ENABLE_SET_REG0 Register

4.5.2.496.1 ECC_AGGR_SEC_ENABLE_SET_REG0 Register (Offset = 80h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 4-2571. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0080h
ICSSM1	4870 0080h

Figure 4-1261. ECC_AGGR_SEC_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			PR1_RAM_EN ABLE_SET	PR1_PDSP1_I RAM_ENABLE _SET	PR1_PDSP0_I RAM_ENABLE _SET	PR1_DRAM1_E NABLE_SET	PR1_DRAM0_E NABLE_SET
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2572. ECC_AGGR_SEC_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	PR1_RAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_ram_pend
3	PR1_PDSP1_IRAM_ENA BLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_pdsp1_iram_pend
2	PR1_PDSP0_IRAM_ENA BLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_pdsp0_iram_pend
1	PR1_DRAM1_ENABLE_S ET	R/W1TS	0h	Interrupt Enable Set Register for pr1_dram1_pend
0	PR1_DRAM0_ENABLE_S ET	R/W1TS	0h	Interrupt Enable Set Register for pr1_dram0_pend

4.5.2.497 ECC_AGGR_SEC_ENABLE_CLR_REG0 Register

4.5.2.497.1 ECC_AGGR_SEC_ENABLE_CLR_REG0 Register (Offset = C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 4-2573. Instance Table

Instance Name	Physical Address
ICSSM0	4810 00C0h
ICSSM1	4870 00C0h

Figure 4-1262. ECC_AGGR_SEC_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			PR1_RAM_EN ABLE_CLR	PR1_PDSP1_I RAM_ENABLE _CLR	PR1_PDSP0_I RAM_ENABLE _CLR	PR1_DRAM1_E NABLE_CLR	PR1_DRAM0_E NABLE_CLR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 4-2574. ECC_AGGR_SEC_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	PR1_RAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_ram_pend
3	PR1_PDSP1_IRAM_ENA BLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_pdsp1_iram_pend
2	PR1_PDSP0_IRAM_ENA BLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_pdsp0_iram_pend
1	PR1_DRAM1_ENABLE_C LR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_dram1_pend
0	PR1_DRAM0_ENABLE_C LR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_dram0_pend

4.5.2.498 ECC_AGGR_DED_EOI_REG Register

4.5.2.498.1 ECC_AGGR_DED_EOI_REG Register (Offset = 13Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 4-2575. Instance Table

Instance Name	Physical Address
ICSSM0	4810 013Ch
ICSSM1	4870 013Ch

Figure 4-1263. ECC_AGGR_DED_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 4-2576. ECC_AGGR_DED_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

4.5.2.499 ECC_AGGR_DED_STATUS_REG0 Register

4.5.2.499.1 ECC_AGGR_DED_STATUS_REG0 Register (Offset = 140h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 4-2577. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0140h
ICSSM1	4870 0140h

Figure 4-1264. ECC_AGGR_DED_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			PR1_RAM_PEND	PR1_PDSP1_IRAM_PEND	PR1_PDSP0_IRAM_PEND	PR1_DRAM1_PEND	PR1_DRAM0_PEND
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2578. ECC_AGGR_DED_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	PR1_RAM_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_ram_pending
3	PR1_PDSP1_IRAM_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_pdsp1_iram_pending
2	PR1_PDSP0_IRAM_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_pdsp0_iram_pending
1	PR1_DRAM1_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_dram1_pending
0	PR1_DRAM0_PEND	R/W1TS	0h	Interrupt Pending Status for pr1_dram0_pending

4.5.2.500 ECC_AGGR_DED_ENABLE_SET_REG0 Register

4.5.2.500.1 ECC_AGGR_DED_ENABLE_SET_REG0 Register (Offset = 180h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 4-2579. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0180h
ICSSM1	4870 0180h

Figure 4-1265. ECC_AGGR_DED_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			PR1_RAM_EN ABLE_SET	PR1_PDSP1_I RAM_ENABLE _SET	PR1_PDSP0_I RAM_ENABLE _SET	PR1_DRAM1_E NABLE_SET	PR1_DRAM0_E NABLE_SET
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2580. ECC_AGGR_DED_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	PR1_RAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_ram_pend
3	PR1_PDSP1_IRAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_pdsp1_iram_pend
2	PR1_PDSP0_IRAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_pdsp0_iram_pend
1	PR1_DRAM1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_dram1_pend
0	PR1_DRAM0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for pr1_dram0_pend

4.5.2.501 ECC_AGGR_DED_ENABLE_CLR_REG0 Register

4.5.2.501.1 ECC_AGGR_DED_ENABLE_CLR_REG0 Register (Offset = 1C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 4-2581. Instance Table

Instance Name	Physical Address
ICSSM0	4810 01C0h
ICSSM1	4870 01C0h

Figure 4-1266. ECC_AGGR_DED_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			PR1_RAM_EN ABLE_CLR	PR1_PDSP1_I RAM_ENABLE _CLR	PR1_PDSP0_I RAM_ENABLE _CLR	PR1_DRAM1_E NABLE_CLR	PR1_DRAM0_E NABLE_CLR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 4-2582. ECC_AGGR_DED_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	PR1_RAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_ram_pend
3	PR1_PDSP1_IRAM_ENA BLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_pdsp1_iram_pend
2	PR1_PDSP0_IRAM_ENA BLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_pdsp0_iram_pend
1	PR1_DRAM1_ENABLE_C LR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_dram1_pend
0	PR1_DRAM0_ENABLE_C LR	R/W1TC	0h	Interrupt Enable Clear Register for pr1_dram0_pend

4.5.2.502 ECC_AGGR_AGGR_ENABLE_SET Register

4.5.2.502.1 ECC_AGGR_AGGR_ENABLE_SET Register (Offset = 200h) [reset = 0h]

AGGR interrupt enable set Register.

Return to [Summary Table](#)

Table 4-2583. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0200h
ICSSM1	4870 0200h

Figure 4-1267. ECC_AGGR_AGGR_ENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						TIMEOUT	PARITY
NONE						R/W1TS	R/W1TS
0h						0h	0h

Table 4-2584. ECC_AGGR_AGGR_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TS	0h	Interrupt enable set for svbus timeout errors
0	PARITY	R/W1TS	0h	Interrupt enable set for parity errors

4.5.2.503 ECC_AGGR_AGGR_ENABLE_CLR Register

4.5.2.503.1 ECC_AGGR_AGGR_ENABLE_CLR Register (Offset = 204h) [reset = 0h]

AGGR interrupt enable clear Register.

Return to [Summary Table](#)

Table 4-2585. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0204h
ICSSM1	4870 0204h

Figure 4-1268. ECC_AGGR_AGGR_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						TIMEOUT	PARITY
NONE						R/W1TC	R/W1TC
0h						0h	0h

Table 4-2586. ECC_AGGR_AGGR_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TC	0h	Interrupt enable clear for svbus timeout errors
0	PARITY	R/W1TC	0h	Interrupt enable clear for parity errors

4.5.2.504 ECC_AGGR_AGGR_STATUS_SET Register

4.5.2.504.1 ECC_AGGR_AGGR_STATUS_SET Register (Offset = 208h) [reset = 0h]

AGGR interrupt status set Register.

Return to [Summary Table](#)

Table 4-2587. Instance Table

Instance Name	Physical Address
ICSSM0	4810 0208h
ICSSM1	4870 0208h

Figure 4-1269. ECC_AGGR_AGGR_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WI		R/WI	
0h				0h		0h	

Table 4-2588. ECC_AGGR_AGGR_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WI	0h	Interrupt status set for svbus timeout errors
1:0	PARITY	R/WI	0h	Interrupt status set for parity errors

4.5.2.505 ECC_AGGR_AGGR_STATUS_CLR Register

4.5.2.505.1 ECC_AGGR_AGGR_STATUS_CLR Register (Offset = 20Ch) [reset = 0h]

AGGR interrupt status clear Register.

Return to [Summary Table](#)

Table 4-2589. Instance Table

Instance Name	Physical Address
ICSSM0	4810 020Ch
ICSSM1	4870 020Ch

Figure 4-1270. ECC_AGGR_AGGR_STATUS_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WD		R/WD	
0h				0h		0h	

Table 4-2590. ECC_AGGR_AGGR_STATUS_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WD	0h	Interrupt status clear for svbus timeout errors
1:0	PARITY	R/WD	0h	Interrupt status clear for parity errors

4.6 ICSSM_XBAR_INTR

ICSSM_XBAR_INTR

4.6.1 ICSSM_XBAR_INTR Summaries

ICSSM_XBAR_INTR Summaries

Table 4-2591. ICSSM_XBAR_INTR Registers, Base Address=52E0 3000h, Length=256

Offset	Length	Register Name	ICSSM_XBAR_INTR Physical Address
0h	32	ICSSM_XBAR_INTR_PID	52E0 3000h
4h	32	ICSSM_XBAR_INTR_MUXCNTL_J	52E0 3004h + formula

4.6.2 ICSSM_XBAR_INTR Registers

ICSSM_XBAR_INTR Registers

4.6.2.1 ICSSM_XBAR_INTR_PID Register

4.6.2.1.1 ICSSM_XBAR_INTR_PID Register (Offset = 0h) [reset = 66948100h]

Identification register.

Return to [Summary Table](#)

Table 4-2592. Instance Table

Instance Name	Physical Address
ICSSM_XBAR_INTR	52E0 3000h

Figure 4-1271. ICSSM_XBAR_INTR_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNCTION			
R		R		R			
1h		2h		694h			
23	22	21	20	19	18	17	16
FUNCTION							
R							
694h							
15	14	13	12	11	10	9	8
RTLVER				MAJREV			
R				R			
10h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINREV					
R		R					
0h		0h					

Table 4-2593. ICSSM_XBAR_INTR_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	FUNCTION	R	694h	function
15:11	RTLVER	R	10h	Rtl version
10:8	MAJREV	R	1h	major version
7:6	CUSTOM	R	0h	custom id
5:0	MINREV	R	0h	minor version

4.6.2.2 ICSSM_XBAR_INTR_MUXCNTL_J Register

4.6.2.2.1 ICSSM_XBAR_INTR_MUXCNTL_J Register (Offset = 4h) [reset = 0h]

Interrupt mux control register.

Return to [Summary Table](#)

Table 4-2594. Instance Table

Instance Name	Physical Address
ICSSM_XBAR_INTR	52E0 3004h + formula

Figure 4-1272. ICSSM_XBAR_INTR_MUXCNTL_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							INT_ENABLE
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		MUX_CNTL					
NONE		R/W					
0h		0h					

Table 4-2595. ICSSM_XBAR_INTR_MUXCNTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	INT_ENABLE	R/W	0h	Interrupt <i>j</i> Output Enable.
15:6	RESERVED	NONE	0h	Reserved
5:0	MUX_CNTL	R/W	0h	Mux Control for Interrupt <i>j</i> .

4.7 FSS

FSS

4.7.1 FSS Summaries

FSS Summaries

Table 4-2596. FSS_FSAS_GENREGS Registers, Base Address=5380 1000h, Length=256

Offset	Length	Register Name	FSS0 Physical Address
0h	32	FSS_FSAS_GENREGS_REVISION	5380 1000h
4h	32	FSS_FSAS_GENREGS_SYSCONFIG	5380 1004h
80h	32	FSS_FSAS_GENREGS_DP_ERR_INJ_CTRL	5380 1080h
0h	32	FSS_FSAS_GENREGS_IRQ_EOI	5380 1000h
4h	32	FSS_FSAS_GENREGS_IRQ_STATUS_RAW	5380 1004h
8h	32	FSS_FSAS_GENREGS_IRQ_STATUS	5380 1008h
Ch	32	FSS_FSAS_GENREGS_IRQ_ENABLE_SET	5380 100Ch
10h	32	FSS_FSAS_GENREGS_IRQ_ENABLE_CLR	5380 1010h
0h	32	FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSTRT_J	5380 1000h + formula
4h	32	FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSIZ_J	5380 1004h + formula
0h	32	FSS_FSAS_GENREGS_ERR_ECC_BLOCK_ADR	5380 1000h
4h	32	FSS_FSAS_GENREGS_ERR_ECC_TYPE	5380 1004h
8h	32	FSS_FSAS_GENREGS_ERR_WRT_TYPE	5380 1008h

Table 4-2597. FSAS_OTFA_REGS Registers, Base Address=5380 2000h, Length=4096

Offset	Length	Register Name	FSS0 Physical Address
0h	32	FSAS_OTFA_REGS_REVID	5380 2000h
4h	32	FSAS_OTFA_REGS_SCFG	5380 2004h
8h	32	FSAS_OTFA_REGS_ISR	5380 2008h
Ch	32	FSAS_OTFA_REGS_IS	5380 200Ch
10h	32	FSAS_OTFA_REGS_IES	5380 2010h
14h	32	FSAS_OTFA_REGS_IEC	5380 2014h
18h	32	FSAS_OTFA_REGS_CCFG	5380 2018h
1Ch	32	FSAS_OTFA_REGS_CSTATUS	5380 201Ch
220h	32	FSAS_OTFA_REGS_IRQADDINFO0	5380 2220h
224h	32	FSAS_OTFA_REGS_IRQADDINFO1	5380 2224h
228h	32	FSAS_OTFA_REGS_MACCACHEINFO	5380 2228h
22Ch	32	FSAS_OTFA_REGS_RMWRMCNT	5380 222Ch
0h	32	FSAS_OTFA_REGS_RG_RGCFG_J	5380 2000h + formula
4h	32	FSAS_OTFA_REGS_RG_RGMACST_J	5380 2004h + formula
8h	32	FSAS_OTFA_REGS_RG_RGST_J	5380 2008h + formula
Ch	32	FSAS_OTFA_REGS_RG_RGSI_J	5380 200Ch + formula
10h	32	FSAS_OTFA_REGS_RG_RKEYE_J_K	5380 2010h + formula
30h	32	FSAS_OTFA_REGS_RG_RKEYEP_J_K	5380 2030h + formula
50h	32	FSAS_OTFA_REGS_RG_RKEYA_J_K	5380 2050h + formula
60h	32	FSAS_OTFA_REGS_RG_RKEYAP_J_K	5380 2060h + formula
70h	32	FSAS_OTFA_REGS_RG_RIV_J_K	5380 2070h + formula

Table 4-2598. OSPI_FLASH_CFG Registers, Base Address=5380 8000h, Length=256

Offset	Length	Register Name	FSS0 Physical Address
0h	32	OSPI_FLASH_CFG_CONFIG_REG	5380 8000h
4h	32	OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG	5380 8004h
8h	32	OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG	5380 8008h
Ch	32	OSPI_FLASH_CFG_DEV_DELAY_REG	5380 800Ch
10h	32	OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG	5380 8010h
14h	32	OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG	5380 8014h
18h	32	OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG	5380 8018h
1Ch	32	OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG	5380 801Ch
24h	32	OSPI_FLASH_CFG_REMAP_ADDR_REG	5380 8024h
28h	32	OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG	5380 8028h
2Ch	32	OSPI_FLASH_CFG_SRAM_FILL_REG	5380 802Ch
30h	32	OSPI_FLASH_CFG_TX_THRESH_REG	5380 8030h
34h	32	OSPI_FLASH_CFG_RX_THRESH_REG	5380 8034h
38h	32	OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG	5380 8038h
3Ch	32	OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG	5380 803Ch
40h	32	OSPI_FLASH_CFG_IRQ_STATUS_REG	5380 8040h
44h	32	OSPI_FLASH_CFG_IRQ_MASK_REG	5380 8044h
50h	32	OSPI_FLASH_CFG_LOWER_WR_PROT_REG	5380 8050h
54h	32	OSPI_FLASH_CFG_UPPER_WR_PROT_REG	5380 8054h
58h	32	OSPI_FLASH_CFG_WR_PROT_CTRL_REG	5380 8058h
60h	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG	5380 8060h
64h	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG	5380 8064h
68h	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG	5380 8068h
6Ch	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG	5380 806Ch
70h	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG	5380 8070h
74h	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG	5380 8074h
78h	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG	5380 8078h
7Ch	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG	5380 807Ch
80h	32	OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG	5380 8080h
8Ch	32	OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG	5380 808Ch
90h	32	OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG	5380 8090h
94h	32	OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG	5380 8094h
A0h	32	OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG	5380 80A0h
A4h	32	OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG	5380 80A4h
A8h	32	OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG	5380 80A8h
ACh	32	OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG	5380 80ACh
B0h	32	OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG	5380 80B0h
B4h	32	OSPI_FLASH_CFG_PHY_CONFIGURATION_REG	5380 80B4h
B8h	32	OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG	5380 80B8h
BCh	32	OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG	5380 80BCh

Table 4-2598. OSPI_FLASH_CFG Registers, Base Address=5380 8000h, Length=256 (continued)

Offset	Length	Register Name	FSS0 Physical Address
C0h	32	OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG	5380 80C0h
E0h	32	OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG	5380 80E0h
E4h	32	OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG	5380 80E4h
FCh	32	OSPI_FLASH_CFG_MODULE_ID_REG	5380 80FCh

Table 4-2599. FOTA_GENREGS Registers, Base Address=5380 B000h, Length=256

Offset	Length	Register Name	FSS0 Physical Address
0h	32	FOTA_GENREGS_FOTA_INIT	5380 B000h
4h	32	FOTA_GENREGS_FOTA_CTRL	5380 B004h
8h	32	FOTA_GENREGS_FOTA_ERR_INFO	5380 B008h
10h	32	FOTA_GENREGS_FOTA_GP0	5380 B010h
14h	32	FOTA_GENREGS_FOTA_GP1	5380 B014h
18h	32	FOTA_GENREGS_FOTA_ADDR	5380 B018h
1Ch	32	FOTA_GENREGS_FOTA_CNT	5380 B01Ch
0h	32	FOTA_GENREGS_STS_IRQ_EOI	5380 B000h
4h	32	FOTA_GENREGS_STS_IRQ_STATUS_RAW	5380 B004h
8h	32	FOTA_GENREGS_STS_IRQ_STATUS	5380 B008h
Ch	32	FOTA_GENREGS_STS_IRQ_ENABLE_SET	5380 B00Ch
10h	32	FOTA_GENREGS_STS_IRQ_ENABLE_CLR	5380 B010h
0h	32	FOTA_GENREGS_ERR_STS_IRQ_EOI	5380 B000h
4h	32	FOTA_GENREGS_ERR_STS_IRQ_STATUS_RAW	5380 B004h
8h	32	FOTA_GENREGS_ERR_STS_IRQ_STATUS	5380 B008h
Ch	32	FOTA_GENREGS_ERR_STS_IRQ_ENABLE_SET	5380 B00Ch
10h	32	FOTA_GENREGS_ERR_STS_IRQ_ENABLE_CLR	5380 B010h

4.7.2 FSS Registers

FSS Registers

4.7.2.1 FSS_FSAS_GENREGS_REVISION Register

4.7.2.1.1 FSS_FSAS_GENREGS_REVISION Register (Offset = 0h) [reset = 68502200h]

IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility.

Return to [Summary Table](#)

Table 4-2600. Instance Table

Instance Name	Physical Address
FSS0	5380 1000h

Figure 4-1273. FSS_FSAS_GENREGS_REVISION Name Register

31	30	29	28	27	26	25	24
MODID							
R							
6850h							
23	22	21	20	19	18	17	16
MODID							
R							
6850h							
15	14	13	12	11	10	9	8
REVRTL				REVM AJ			
R				R			
4h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVM IN					
R		R					
0h		0h					

Table 4-2601. FSS_FSAS_GENREGS_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	MODID	R	6850h	Module ID field
15:11	REVRTL	R	4h	RTL revision. Will vary depending on release.
10:8	REVM AJ	R	2h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	REVM IN	R	0h	Minor revision

4.7.2.2 FSS_FSAS_GENREGS_SYSCONFIG Register

4.7.2.2.1 FSS_FSAS_GENREGS_SYSCONFIG Register (Offset = 4h) [reset = 5000h]

Controls various parameters of the controller state.

Return to [Summary Table](#)

Table 4-2602. Instance Table

Instance Name	Physical Address
FSS0	5380 1004h

Figure 4-1274. FSS_FSAS_GENREGS_SYSCONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED					HW_RW_DELAY_COUNT		
NONE					R/W		
0h					Ah		
15	14	13	12	11	10	9	8
HW_RW_DELAY_COUNT					HW_RW_DELAY_EN	DP_EN	OSPI_32B_DISABLE_MODE
R/W					R/W	R/W	R/W
Ah					0h	0h	0h
7	6	5	4	3	2	1	0
DISXIP	OSPI_DDR_DISABLE_MODE	RESERVED		ECC_DISABLE_ADR	FSS_AES_EN_IPCFG	RESERVED	ECC_EN
R/W	R/W	NONE		R/W	R	NONE	R/W
0h	0h	0h		0h	0h	0h	0h

Table 4-2603. FSS_FSAS_GENREGS_SYSCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED	NONE	0h	Reserved
18:11	HW_RW_DELAY_COUNT	R/W	Ah	Delay for switching between reads and writes
10	HW_RW_DELAY_EN	R/W	0h	Enable delay when switching between reads and writes to avoid read-write collision for sensitive logic.
9	DP_EN	R/W	0h	0 Safety double pumping disabled. 1 Safety double pumping enabled
8	OSPI_32B_DISABLE_MODE	R/W	0h	0 OSPI 32bit mode enabled. 1 OSPI 32bit mode disabled
7	DISXIP	R/W	0h	This field is used to disable XIP prefetching. 0 XIP Prefetch Enabled. 1 XIP prefetch disabled Please note that this is referring to prefetching feature that is useful for linear accesses associated with XIP. This is NOT referring to XIP features implemented in flash Controller or memory device.
6	OSPI_DDR_DISABLE_MODE	R/W	0h	0 OSPI DDR mode enabled. 1 OSPI DDR mode disabled
5:4	RESERVED	NONE	0h	Reserved
3	ECC_DISABLE_ADR	R/W	0h	0 Block address within ECC calculation, 1 Block address not within ECC calculation
2	FSS_AES_EN_IPCFG	R	0h	1 select security, 0 disable security
1	RESERVED	NONE	0h	Reserved
0	ECC_EN	R/W	0h	0 ECC disabled. 1 ECC enabled

4.7.2.3 FSS_FSAS_GENREGS_DP_ERR_INJ_CTRL Register

4.7.2.3.1 FSS_FSAS_GENREGS_DP_ERR_INJ_CTRL Register (Offset = 80h) [reset = 0h]

This register is used to setup double pumping error injection. Only one error injection enable field has to be set in this register at a given time. After error injection is enabled, a read must be issued to a valid flash address in order to trigger the error. Once triggered, the error will be reported using IRQ.STATUS register dp_cmd_err/dp_ret_err fields and corresponding interrupt fsas_ecc_intr_err_pend/fsas_ecc_intr_err_req will be generated if enabled.

Return to [Summary Table](#)

Table 4-2604. Instance Table

Instance Name	Physical Address
FSS0	5380 1080h

Figure 4-1275. FSS_FSAS_GENREGS_DP_ERR_INJ_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
BIT_SEL							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED			RET_NFIRST_LAST	EN_DUPL_RET	EN_ORIG_RET	EN_DUPL_CMD	EN_ORIG_CMD
NONE			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h

Table 4-2605. FSS_FSAS_GENREGS_DP_ERR_INJ_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	BIT_SEL	R/W	0h	Bit select for injecting error on command or read return fields. For command error, only 0 through 47 are valid values for bit select. For read return error, only 0 through 166 are valid values for bit select.
7:5	RESERVED	NONE	0h	Reserved
4	RET_NFIRST_LAST	R/W	0h	1'b0 - Inject on first read return phase, 1'b1 - Inject on last read return phase
3	EN_DUPL_RET	R/W	0h	Enable error injection on duplicate read return fields.
2	EN_ORIG_RET	R/W	0h	Enable error injection on original read return fields.
1	EN_DUPL_CMD	R/W	0h	Enable error injection on duplicate command fields.
0	EN_ORIG_CMD	R/W	0h	Enable error injection on original command fields.

4.7.2.4 FSS_FSAS_GENREGS_IRQ_EOI Register

4.7.2.4.1 FSS_FSAS_GENREGS_IRQ_EOI Register (Offset = 0h) [reset = 0h]

The End of Interrupt (EOI) Register allows the CPU to acknowledge completion of `fsas_ecc_intr_err_req` pulse interrupt. When this register is written to 1'b0, INTD logic used for converting `fsas_ecc_intr_err_req` level interrupt to pulse will be re-armed. That is, if interrupt sources remain after writing this register to 1'b0, another pulse interrupt will be triggered by INTD. Conversely, if this register is not written to 1'b0 after `fsas_ecc_intr_err_req` pulse interrupt is received, then another pulse interrupt will not be received as INTD has not been re-armed. This register will be reset one cycle after it has been written to. Please note that the reason for writing 1'b0 is because there is only one interrupt (no interrupt aggregation) associated with this EOI and the INTD vector associated with this interrupt is 1'b0.

Return to [Summary Table](#)

Table 4-2606. Instance Table

Instance Name	Physical Address
FSS0	5380 1000h

Figure 4-1276. FSS_FSAS_GENREGS_IRQ_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_VECTOR
NONE							W
0h							0h

Table 4-2607. FSS_FSAS_GENREGS_IRQ_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_VECTOR	W	0h	Write 1'b0 to acknowledge <code>fsas_ecc_intr_err_req</code> pulse interrupt.

4.7.2.5 FSS_FSAS_GENREGS_IRQ_STATUS_RAW Register

4.7.2.5.1 FSS_FSAS_GENREGS_IRQ_STATUS_RAW Register (Offset = 4h) [reset = 0h]

The IRQ_STATUS_RAW register allows the interrupt sources associated with each bit in this register to be manually set when writing a 1 to a specific bit. This register corresponds to fsas_ecc_intr_err_pend (level) and fsas_ecc_intr_err_req (pulse) interrupt outputs. Write 0: No action Write 1: Set event Read 0: No event pending Read 1: Event pending

Return to [Summary Table](#)

Table 4-2608. Instance Table

Instance Name	Physical Address
FSS0	5380 1004h

Figure 4-1277. FSS_FSAS_GENREGS_IRQ_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			DP_RET_ERR OR	DP_CMD_ERR OR	ECC_WRITE_N ONALIGN	ECC_ERROR_ 2BIT	ECC_ERROR_ 1BIT
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2609. FSS_FSAS_GENREGS_IRQ_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	DP_RET_ERROR	R/W1TS	0h	Safety double pumping read return error
3	DP_CMD_ERROR	R/W1TS	0h	Safety double pumping command error
2	ECC_WRITE_NONALIGN	R/W1TS	0h	Write is not aligned to 32B boundary or not a multiple of 32B
1	ECC_ERROR_2BIT	R/W1TS	0h	An ECC error occurred on 2 bits and was not correctable
0	ECC_ERROR_1BIT	R/W1TS	0h	An ECC error occurred on only 1 bit and was corrected

4.7.2.6 FSS_FSAS_GENREGS_IRQ_STATUS Register

4.7.2.6.1 FSS_FSAS_GENREGS_IRQ_STATUS Register (Offset = 8h) [reset = 0h]

The IRQ_STATUS register allows the interrupt sources associated with each bit in this register to be manually cleared when writing a 1 to a specific bit. This register corresponds to fsas_ecc_intr_err_pend (level) and fsas_ecc_intr_err_req (pulse) interrupt outputs. Write 0: No action Write 1: Clear event Read 0: No event pending Read 1: Event pending

Return to [Summary Table](#)

Table 4-2610. Instance Table

Instance Name	Physical Address
FSS0	5380 1008h

Figure 4-1278. FSS_FSAS_GENREGS_IRQ_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			DP_RET_ERR OR	DP_CMD_ERR OR	ECC_WRITE_N ONALIGN	ECC_ERROR_ 2BIT	ECC_ERROR_ 1BIT
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 4-2611. FSS_FSAS_GENREGS_IRQ_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	DP_RET_ERROR	R/W1TC	0h	Safety double pumping read return error
3	DP_CMD_ERROR	R/W1TC	0h	Safety double pumping command error
2	ECC_WRITE_NONALIGN	R/W1TC	0h	Write is not aligned to 32B boundary or not a multiple of 32B
1	ECC_ERROR_2BIT	R/W1TC	0h	An ECC error on 2 bits. Not correctable
0	ECC_ERROR_1BIT	R/W1TC	0h	ECC error on 1 bits. corrected

4.7.2.7 FSS_FSAS_GENREGS_IRQ_ENABLE_SET Register

4.7.2.7.1 FSS_FSAS_GENREGS_IRQ_ENABLE_SET Register (Offset = Ch) [reset = 0h]

The IRQ_ENABLE_SET register allows the interrupt sources associated with each bit in this register to be manually enabled when writing a 1 to a specific bit. This register corresponds to fsas_ecc_intr_err_pend (level) and fsas_ecc_intr_err_req (pulse) interrupt outputs. Write 0: No action Write 1: Enable event Read 0: Event is disabled Read 1: Event is enabled

Return to [Summary Table](#)

Table 4-2612. Instance Table

Instance Name	Physical Address
FSS0	5380 100Ch

Figure 4-1279. FSS_FSAS_GENREGS_IRQ_ENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			DP_RET_ERR OR	DP_CMD_ERR OR	ECC_WRITE_N ONALIGN	ECC_ERROR_ 2BIT	ECC_ERROR_ 1BIT
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2613. FSS_FSAS_GENREGS_IRQ_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	DP_RET_ERROR	R/W1TS	0h	Safety double pumping read return error
3	DP_CMD_ERROR	R/W1TS	0h	Safety double pumping command error
2	ECC_WRITE_NONALIGN	R/W1TS	0h	Write is not aligned to 32B boundary or not a multiple of 32B
1	ECC_ERROR_2BIT	R/W1TS	0h	ECC error on 2 bits. Not correctable
0	ECC_ERROR_1BIT	R/W1TS	0h	ECC error on 1 bits. corrected

4.7.2.8 FSS_FSAS_GENREGS_IRQ_ENABLE_CLR Register

4.7.2.8.1 FSS_FSAS_GENREGS_IRQ_ENABLE_CLR Register (Offset = 10h) [reset = 0h]

The IRQ_ENABLE_CLR register allows the interrupt sources associated with each bit in this register to be manually disabled when writing a 1 to a specific bit. This register corresponds to fsas_ecc_intr_err_pend (level) and fsas_ecc_intr_err_req (pulse) interrupt outputs. Write 0: No action Write 1: Disable event Read 0: Event is disabled Read 1: Event is enabled

Return to [Summary Table](#)

Table 4-2614. Instance Table

Instance Name	Physical Address
FSS0	5380 1010h

Figure 4-1280. FSS_FSAS_GENREGS_IRQ_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			DP_RET_ERR OR	DP_CMD_ERR OR	ECC_WRITE_N ONALIGN	ECC_ERROR_ 2BIT	ECC_ERROR_ 1BIT
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 4-2615. FSS_FSAS_GENREGS_IRQ_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	DP_RET_ERROR	R/W1TC	0h	Safety double pumping read return error
3	DP_CMD_ERROR	R/W1TC	0h	Safety double pumping command error
2	ECC_WRITE_NONALIGN	R/W1TC	0h	Write is not aligned to 32B boundary or not a multiple of 32B
1	ECC_ERROR_2BIT	R/W1TC	0h	ECC error on 2 bits. Not correctable
0	ECC_ERROR_1BIT	R/W1TC	0h	ECC error on 1 bits. corrected

4.7.2.9 FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSTRT_J Register

4.7.2.9.1 FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSTRT_J Register (Offset = 0h) [reset = 0h]

This defines the start of the ECC region in 4KBytes steps.

Return to [Summary Table](#)

Table 4-2616. Instance Table

Instance Name	Physical Address
FSS0	5380 1000h + formula

Figure 4-1281. FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSTRT_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R_START			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
R_START							
R/W							
0h							
7	6	5	4	3	2	1	0
R_START							
R/W							
0h							

Table 4-2617. FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSTRT_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R_START	R/W	0h	This defines the start of the ECC region in 4KBytes steps. Address start = {start[19:0], 0x000} 0x0 means the start is 0x0000_0000 0x1 means the start is 0x0000_1000 0xA means the start is 0x0000_A000 Note the offset + size should be <= 4GBytes, wrap around is not supported.

4.7.2.10 FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSIZ_J Register

4.7.2.10.1 FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSIZ_J Register (Offset = 4h) [reset = 0h]

This defines the size of the ECC region in 4KBytes steps.

Return to [Summary Table](#)

Table 4-2618. Instance Table

Instance Name	Physical Address
FSS0	5380 1004h + formula

Figure 4-1282. FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSIZ_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R_SIZE			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
R_SIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
R_SIZE							
R/W							
0h							

Table 4-2619. FSS_FSAS_GENREGS_ECC_REGCTRL_ECC_RGSIZ_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R_SIZE	R/W	0h	This defines the size of the ECC region in 4KBytes steps 0x0 means the size is zero and disabled 0x1 means the size is 4KBytes 0xA means the size is 40KBytes 0xF_FFFF means the size is 4GBytes Note the offset + size should be <= 4GBytes, wrap around is not supported.

4.7.2.11 FSS_FSAS_GENREGS_ERR_ECC_BLOCK_ADR Register

4.7.2.11.1 FSS_FSAS_GENREGS_ERR_ECC_BLOCK_ADR Register (Offset = 0h) [reset = 0h]

The ERR_ECC_BLOCK_ADR register holds the current top of stack ECC error block address, this is only valid when the ecc_err_valid is set

Return to [Summary Table](#)

Table 4-2620. Instance Table

Instance Name	Physical Address
FSS0	5380 1000h

Figure 4-1283. FSS_FSAS_GENREGS_ERR_ECC_BLOCK_ADR Name Register

31	30	29	28	27	26	25	24
ECC_ERROR_BLOCK_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
ECC_ERROR_BLOCK_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
ECC_ERROR_BLOCK_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
ECC_ERROR_BLOCK_ADDR				RESERVED			
R				NONE			
0h				0h			

Table 4-2621. FSS_FSAS_GENREGS_ERR_ECC_BLOCK_ADR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	ECC_ERROR_BLOCK_A DDR	R	0h	ECC 32 byte aligned block address
4:0	RESERVED	NONE	0h	Reserved

4.7.2.12 FSS_FSAS_GENREGS_ERR_ECC_TYPE Register

4.7.2.12.1 FSS_FSAS_GENREGS_ERR_ECC_TYPE Register (Offset = 4h) [reset = 0h]

The ERR_ECC_TYPE register holds the current top of stack ECC error info, this is only valid when the ecc_err_valid is set

Return to [Summary Table](#)

Table 4-2622. Instance Table

Instance Name	Physical Address
FSS0	5380 1004h

Figure 4-1284. FSS_FSAS_GENREGS_ERR_ECC_TYPE Name Register

31	30	29	28	27	26	25	24
ECC_ERR_VAL ID	RESERVED						
R/W1TC	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	ECC_ERR_AD R	ECC_ERR_MA C	ECC_ERR_DA 1	ECC_ERR_DA 0	ECC_ERR_DE D	ECC_ERR_SE C	
NONE	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2623. FSS_FSAS_GENREGS_ERR_ECC_TYPE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ECC_ERR_VALID	R/W1TC	0h	When set indicates that there is valid ECC error information available, Writing a one to this register will pop the top of the stack
30:6	RESERVED	NONE	0h	Reserved
5	ECC_ERR_ADR	R	0h	When set indicates that there was a single error detected within the address field. Bits 0 and 1 in this register indicate whether it is single or double error.
4	ECC_ERR_MAC	R	0h	When set indicates that there was a single error detected within the MAC field. Bits 0 and 1 in this register indicate whether it is single or double error.
3	ECC_ERR_DA1	R	0h	When set indicates that there was a single error detected within the High Data word, which is bits 127 through 64 of the data word. Bits 0 and 1 in this register indicate whether it is single or double error.
2	ECC_ERR_DA0	R	0h	When set indicates that there was a single error detected within the Low Data word, which is bits 63 through 0 of the data word. Bits 0 and 1 in this register indicate whether it is single or double error.
1	ECC_ERR_DED	R	0h	When set indicates that there was a double error detected for the block

Table 4-2623. FSS_FSAS_GENREGS_ERR_ECC_TYPE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	ECC_ERR_SEC	R	0h	When set indicates that there was a single error detected for the block. The fields that had single error are reported by bits 2 through 5 in this register. It is possible that single error is reported in multiple fields since the ECCM inputs are partitioned into four partitions and ECC code is separate for each partition. It is also possible that none of the fields report single error even though ecc_err_sec bit is set. This can happen if single bit error occurred on the ECC code.

4.7.2.13 FSS_FSAS_GENREGS_ERR_WRT_TYPE Register

4.7.2.13.1 FSS_FSAS_GENREGS_ERR_WRT_TYPE Register (Offset = 8h) [reset = 0h]

The ERR_WRT_TYPE register holds the current top of stack write error info. this is only valid when the wrt_err_valid is set

Return to [Summary Table](#)

Table 4-2624. Instance Table

Instance Name	Physical Address
FSS0	5380 1008h

Figure 4-1285. FSS_FSAS_GENREGS_ERR_WRT_TYPE Name Register

31	30	29	28	27	26	25	24
WRT_ERR_VALID	RESERVED						
R/W1TC	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED		WRT_ERR_BEN	WRT_ERR_ADR	WRT_ERR_ROUTEID			
NONE		R	R	R			
0h		0h	0h	0h			
7	6	5	4	3	2	1	0
WRT_ERR_ROUTEID							
R							
0h							

Table 4-2625. FSS_FSAS_GENREGS_ERR_WRT_TYPE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	WRT_ERR_VALID	R/W1TC	0h	When set indicates that there is valid write error information available, Writing a one to this register will pop the top of the stack
30:14	RESERVED	NONE	0h	Reserved
13	WRT_ERR_BEN	R	0h	When set indicates that there was a write error due to a non-contiguous byte enables or because write byte count was not 32-byte multiple. Please note that this bit will always be set when wrt_err_valid bit is set. There is no write error if byte count is 32-byte multiple and if byte-enables are all set.
12	WRT_ERR_ADR	R	0h	When set indicates that there was a write error due to a non-aligned address. Please note that this bit can only be set if address was 16-byte multiple but not 32-byte multiple. For example, an address of 0x10 or 0x30 for writes will cause this bit to get set.
11:0	WRT_ERR_ROUTEID	R	0h	Indicates the Route ID for the Master that caused the write error

4.7.2.14 FSAS_OTFA_REGS_REVID Register

4.7.2.14.1 FSAS_OTFA_REGS_REVID Register (Offset = 0h) [reset = 47500101h]

Revision.

Return to [Summary Table](#)

Table 4-2626. Instance Table

Instance Name	Physical Address
FSS0	5380 2000h

Figure 4-1286. FSAS_OTFA_REGS_REVID Name Register

31	30	29	28	27	26	25	24
REVID							
R							
47500101h							
23	22	21	20	19	18	17	16
REVID							
R							
47500101h							
15	14	13	12	11	10	9	8
REVID							
R							
47500101h							
7	6	5	4	3	2	1	0
REVID							
R							
47500101h							

Table 4-2627. FSAS_OTFA_REGS_REVID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	REVID	R	47500101h	REVID

4.7.2.15 FSAS_OTFA_REGS_SCFG Register

4.7.2.15.1 FSAS_OTFA_REGS_SCFG Register (Offset = 4h) [reset = 2h]

SysConfig.

Return to [Summary Table](#)

Table 4-2628. Instance Table

Instance Name	Physical Address
FSS0	5380 2004h

Figure 4-1287. FSAS_OTFA_REGS_SCFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						IDLE_MODE	
NONE						R/W	
0h						2h	

Table 4-2629. FSAS_OTFA_REGS_SCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	IDLE_MODE	R/W	2h	IDLE MODE

4.7.2.16 FSAS_OTFA_REGS_ISR Register

4.7.2.16.1 FSAS_OTFA_REGS_ISR Register (Offset = 8h) [reset = 0h]

IRQSTATUS_RAW.

Return to [Summary Table](#)

Table 4-2630. Instance Table

Instance Name	Physical Address
FSS0	5380 2008h

Figure 4-1288. FSAS_OTFA_REGS_ISR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MAC_ERR				WRT_ERR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
REGION_BV				CTR_WKV			
R/W				R/W			
0h				0h			

Table 4-2631. FSAS_OTFA_REGS_ISR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	MAC_ERR	R/W	0h	MAC error
11:8	WRT_ERR	R/W	0h	Write error
7:4	REGION_BV	R/W	0h	Region overflow boundary event caused by a burst transaction crossed a start or end of a region
3:0	CTR_WKV	R/W	0h	AES mode 0 enabled region violated Wrt Once Per Wrt Key rule

4.7.2.17 FSAS_OTFA_REGS_IS Register

4.7.2.17.1 FSAS_OTFA_REGS_IS Register (Offset = Ch) [reset = 0h]

IRQSTATUS .

Return to [Summary Table](#)

Table 4-2632. Instance Table

Instance Name	Physical Address
FSS0	5380 200Ch

Figure 4-1289. FSAS_OTFA_REGS_IS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MAC_ERR				WRT_ERR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
REGION_BV				CTR_WKV			
R/W				R/W			
0h				0h			

Table 4-2633. FSAS_OTFA_REGS_IS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	MAC_ERR	R/W	0h	MAC error
11:8	WRT_ERR	R/W	0h	Write error
7:4	REGION_BV	R/W	0h	Region overflow boundary event caused by a burst transaction crossed a start or end of a region
3:0	CTR_WKV	R/W	0h	AES mode 0 enabled region violated Wrt Once Per Wrt Key rule

4.7.2.18 FSAS_OTFA_REGS_IES Register

4.7.2.18.1 FSAS_OTFA_REGS_IES Register (Offset = 10h) [reset = 0h]

IRQENABLE_SET .

Return to [Summary Table](#)

Table 4-2634. Instance Table

Instance Name	Physical Address
FSS0	5380 2010h

Figure 4-1290. FSAS_OTFA_REGS_IES Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MAC_ERR				WRT_ERR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
REGION_BV				CTR_WKV			
R/W				R/W			
0h				0h			

Table 4-2635. FSAS_OTFA_REGS_IES Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	MAC_ERR	R/W	0h	MAC error
11:8	WRT_ERR	R/W	0h	Write error
7:4	REGION_BV	R/W	0h	Region overflow boundary event caused by a burst transaction crossed a start or end of a region
3:0	CTR_WKV	R/W	0h	AES mode 0 enabled region violated Wrt Once Per Wrt Key rule

4.7.2.19 FSAS_OTFA_REGS_IEC Register

4.7.2.19.1 FSAS_OTFA_REGS_IEC Register (Offset = 14h) [reset = 0h]

IRQENABLE_CLR.

Return to [Summary Table](#)

Table 4-2636. Instance Table

Instance Name	Physical Address
FSS0	5380 2014h

Figure 4-1291. FSAS_OTFA_REGS_IEC Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MAC_ERR				WRT_ERR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
REGION_BV				CTR_WKV			
R/W				R/W			
0h				0h			

Table 4-2637. FSAS_OTFA_REGS_IEC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	MAC_ERR	R/W	0h	MAC error
11:8	WRT_ERR	R/W	0h	Write error
7:4	REGION_BV	R/W	0h	Region overflow boundary event caused by a burst transaction crossed a start or end of a region
3:0	CTR_WKV	R/W	0h	AES mode 0 enabled region violated Wrt Once Per Wrt Key rule

4.7.2.20 FSAS_OTFA_REGS_CCFG Register

4.7.2.20.1 FSAS_OTFA_REGS_CCFG Register (Offset = 18h) [reset = 0h]

CryptoCfg .

Return to [Summary Table](#)

Table 4-2638. Instance Table

Instance Name	Physical Address
FSS0	5380 2018h

Figure 4-1292. FSAS_OTFA_REGS_CCFG Name Register

31	30	29	28	27	26	25	24
MASTER_EN_RD		RESERVED					
R/W		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
FE_PROC_EN	RESERVED		MAC_LSB_ALIGN_EN	MAC_SIZE		RSVD	OTFA_WAIT
R/W	NONE		R/W	R/W			R/W
0h	0h		0h	0h		0h	0h
7	6	5	4	3	2	1	0
RESERVED	RSVD	CACHE_EVICT_MODE	KEY_SIZE	RSVD			
NONE		R/W	R/W				
0h	0h	0h	0h	0h			

Table 4-2639. FSAS_OTFA_REGS_CCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	MASTER_EN_RD	R/W	0h	This register controls the enabling the functionality of this IP Disabled and Bypass mode active
30:16	RESERVED	NONE	0h	Reserved
15	FE_PROC_EN	R/W	0h	Setting this register to 1'b1 enables performance enhancement that performs AES computations on command rather than read return.
14:13	RESERVED	NONE	0h	Reserved
12	MAC_LSB_ALIGN_EN	R/W	0h	This register is used to enable MAC to be always lsb aligned. For legacy behavior with 4-byte MAC, this register can be retained at 1'b0. However for MAC sizes 8 through 16-bytes, only 1'b1 is supported for this register. Retaining this register at 1'b0 for MAC sizes 8 through 16-bytes results in undefined behavior.
11:10	MAC_SIZE	R/W	0h	This register defines the MAC size. 2'b00: 4-bytes, 2'b01: 8-bytes, 2'b10: 12-bytes, 2'b11: 16-bytes.
8	OTFA_WAIT	R/W	0h	This register allows the ability to stop accepting any new transactions from getting accepted and allow the current transactions to complete
7	RESERVED	NONE	0h	Reserved
5	CACHE_EVICT_MODE	R/W	0h	cache evict mode
4	KEY_SIZE	R/W	0h	Key Size, 0 128 Bit 1 256 Bit

4.7.2.21 FSAS_OTFA_REGS_CSTATUS Register

4.7.2.21.1 FSAS_OTFA_REGS_CSTATUS Register (Offset = 1Ch) [reset = 0h]

CryptoStatus.

Return to [Summary Table](#)

Table 4-2640. Instance Table

Instance Name	Physical Address
FSS0	5380 201Ch

Figure 4-1293. FSAS_OTFA_REGS_CSTATUS Name Register

31	30	29	28	27	26	25	24
BUSY	CRYPTO_BUSY	RD_STALL_EVENT_CNT					
R	R	R/W1TC					
0h	0h	0h					
23	22	21	20	19	18	17	16
RD_STALL_EVENT_CNT							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
RESERVED		WRT_STALL_EVENT_CNT					
NONE		R/W1TC					
0h		0h					
7	6	5	4	3	2	1	0
WRT_STALL_EVENT_CNT							
R/W1TC							
0h							

Table 4-2641. FSAS_OTFA_REGS_CSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	BUSY	R	0h	0 No transactions are active, crypto or none crypto 1 One or more transactions are active, crypto or none crypto
30	CRYPTO_BUSY	R	0h	0 No transactions are active, crypto or none crypto 1 One or more transactions are active, crypto or none crypto
29:16	RD_STALL_EVENT_CNT	R/W1TC	0h	Rd stall event do to lack of eng
15:14	RESERVED	NONE	0h	Reserved
13:0	WRT_STALL_EVENT_CN T	R/W1TC	0h	wrt stall event do to lack of eng

4.7.2.22 FSAS_OTFA_REGS_IRQADDINFO0 Register

4.7.2.22.1 FSAS_OTFA_REGS_IRQADDINFO0 Register (Offset = 220h) [reset = 0h]

IRQAdditionalInfo0 .

Return to [Summary Table](#)

Table 4-2642. Instance Table

Instance Name	Physical Address
FSS0	5380 2220h

Figure 4-1294. FSAS_OTFA_REGS_IRQADDINFO0 Name Register

31	30	29	28	27	26	25	24
IRQ_MADDR							
R							
0h							
23	22	21	20	19	18	17	16
IRQ_MADDR							
R							
0h							
15	14	13	12	11	10	9	8
IRQ_MADDR							
R							
0h							
7	6	5	4	3	2	1	0
IRQ_MADDR							
R							
0h							

Table 4-2643. FSAS_OTFA_REGS_IRQADDINFO0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IRQ_MADDR	R	0h	Master Address which caused the event

4.7.2.23 FSAS_OTFA_REGS_IRQADDINFO1 Register

4.7.2.23.1 FSAS_OTFA_REGS_IRQADDINFO1 Register (Offset = 224h) [reset = 0h]

IRQAdditionalInfo1 .

Return to [Summary Table](#)

Table 4-2644. Instance Table

Instance Name	Physical Address
FSS0	5380 2224h

Figure 4-1295. FSAS_OTFA_REGS_IRQADDINFO1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						IRQ_MLEN	
NONE						R	
0h						0h	
15	14	13	12	11	10	9	8
IRQ_MLEN		IRQ_MSEQ			IRQ_MCMD		
R		R			R		
0h		0h			0h		
7	6	5	4	3	2	1	0
IRQ_MID							
R							
0h							

Table 4-2645. FSAS_OTFA_REGS_IRQADDINFO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17:14	IRQ_MLEN	R	0h	Master LENGTH which caused the event
13:11	IRQ_MSEQ	R	0h	Master SEQ which caused the event
10:8	IRQ_MCMD	R	0h	Master CMD which caused the event
7:0	IRQ_MID	R	0h	Master TAG ID which caused the event

4.7.2.24 FSAS_OTFA_REGS_MACCACHEINFO Register

4.7.2.24.1 FSAS_OTFA_REGS_MACCACHEINFO Register (Offset = 228h) [reset = 0h]

MACCacheInfo .

Return to [Summary Table](#)

Table 4-2646. Instance Table

Instance Name	Physical Address
FSS0	5380 2228h

Figure 4-1296. FSAS_OTFA_REGS_MACCACHEINFO Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CACHE_MISS_EVENT_CNT							
R							
0h							
7	6	5	4	3	2	1	0
CACHE_MISS_EVENT_CNT							
R							
0h							

Table 4-2647. FSAS_OTFA_REGS_MACCACHEINFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	CACHE_MISS_EVENT_CNT	R	0h	MAC Cache Miss event cnt

4.7.2.25 FSAS_OTFA_REGS_RMWRMCNT Register

4.7.2.25.1 FSAS_OTFA_REGS_RMWRMCNT Register (Offset = 22Ch) [reset = 0h]

RMWRMCnt .

Return to [Summary Table](#)

Table 4-2648. Instance Table

Instance Name	Physical Address
FSS0	5380 222Ch

Figure 4-1297. FSAS_OTFA_REGS_RMWRMCNT Name Register

31	30	29	28	27	26	25	24
RM_EVENT_CNT							
R							
0h							
23	22	21	20	19	18	17	16
RM_EVENT_CNT							
R							
0h							
15	14	13	12	11	10	9	8
RMW_EVENT_CNT							
R							
0h							
7	6	5	4	3	2	1	0
RMW_EVENT_CNT							
R							
0h							

Table 4-2649. FSAS_OTFA_REGS_RMWRMCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RM_EVENT_CNT	R	0h	RM event cnt
15:0	RMW_EVENT_CNT	R	0h	RMW event cnt

4.7.2.26 FSAS_OTFA_REGS_RG_RGCFG_J Register

4.7.2.26.1 FSAS_OTFA_REGS_RG_RGCFG_J Register (Offset = 0h) [reset = 0h]

RegionCfg

Return to [Summary Table](#)

Table 4-2650. Instance Table

Instance Name	Physical Address
FSS0	5380 2000h + formula

Figure 4-1298. FSAS_OTFA_REGS_RG_RGCFG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			WRT_PROTECT	MAC_MODE		AES_MODE	
NONE			R/W	R/W		R/W	
0h			0h	0h		0h	

Table 4-2651. FSAS_OTFA_REGS_RG_RGCFG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	WRT_PROTECT	R/W	0h	WRT protect
3:2	MAC_MODE	R/W	0h	MAC mode
1:0	AES_MODE	R/W	0h	AES mode

4.7.2.27 FSAS_OTFA_REGS_RG_RGMACST_J Register

4.7.2.27.1 FSAS_OTFA_REGS_RG_RGMACST_J Register (Offset = 4h) [reset = 0h]

RegionMacStart

Return to [Summary Table](#)

Table 4-2652. Instance Table

Instance Name	Physical Address
FSS0	5380 2004h + formula

Figure 4-1299. FSAS_OTFA_REGS_RG_RGMACST_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				M_START			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
M_START							
R/W							
0h							
7	6	5	4	3	2	1	0
M_START							
R/W							
0h							

Table 4-2653. FSAS_OTFA_REGS_RG_RGMACST_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	M_START	R/W	0h	This defines the start of the mac buffer in 4KBytes steps

4.7.2.28 FSAS_OTFA_REGS_RG_RGST_J Register

4.7.2.28.1 FSAS_OTFA_REGS_RG_RGST_J Register (Offset = 8h) [reset = 0h]

RegionStart

Return to [Summary Table](#)

Table 4-2654. Instance Table

Instance Name	Physical Address
FSS0	5380 2008h + formula

Figure 4-1300. FSAS_OTFA_REGS_RG_RGST_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R_START			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
R_START							
R/W							
0h							
7	6	5	4	3	2	1	0
R_START							
R/W							
0h							

Table 4-2655. FSAS_OTFA_REGS_RG_RGST_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R_START	R/W	0h	This defines the start of the crypto region in 4KBytes steps

4.7.2.29 FSAS_OTFA_REGS_RG_RGSI_J Register

4.7.2.29.1 FSAS_OTFA_REGS_RG_RGSI_J Register (Offset = Ch) [reset = 0h]

RegionSize

Return to [Summary Table](#)

Table 4-2656. Instance Table

Instance Name	Physical Address
FSS0	5380 200Ch + formula

Figure 4-1301. FSAS_OTFA_REGS_RG_RGSI_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				R_SIZE			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
R_SIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
R_SIZE							
R/W							
0h							

Table 4-2657. FSAS_OTFA_REGS_RG_RGSI_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	R_SIZE	R/W	0h	This defines the size of the crypto region in 4KBytes steps

4.7.2.30 FSAS_OTFA_REGS_RG_RKEYE_J_K Register

4.7.2.30.1 FSAS_OTFA_REGS_RG_RKEYE_J_K Register (Offset = 10h) [reset = 0h]

RegionKeyE

Return to [Summary Table](#)

Table 4-2658. Instance Table

Instance Name	Physical Address
FSS0	5380 2010h + formula

Figure 4-1302. FSAS_OTFA_REGS_RG_RKEYE_J_K Name Register

31	30	29	28	27	26	25	24
R_KEY_E							
R/W							
0h							
23	22	21	20	19	18	17	16
R_KEY_E							
R/W							
0h							
15	14	13	12	11	10	9	8
R_KEY_E							
R/W							
0h							
7	6	5	4	3	2	1	0
R_KEY_E							
R/W							
0h							

Table 4-2659. FSAS_OTFA_REGS_RG_RKEYE_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R_KEY_E	R/W	0h	Key E

4.7.2.31 FSAS_OTFA_REGS_RG_RKEYEP_J_K Register

4.7.2.31.1 FSAS_OTFA_REGS_RG_RKEYEP_J_K Register (Offset = 30h) [reset = 0h]

RegionKeyEP

Return to [Summary Table](#)

Table 4-2660. Instance Table

Instance Name	Physical Address
FSS0	5380 2030h + formula

Figure 4-1303. FSAS_OTFA_REGS_RG_RKEYEP_J_K Name Register

31	30	29	28	27	26	25	24
R_KEY_EP							
R/W							
0h							
23	22	21	20	19	18	17	16
R_KEY_EP							
R/W							
0h							
15	14	13	12	11	10	9	8
R_KEY_EP							
R/W							
0h							
7	6	5	4	3	2	1	0
R_KEY_EP							
R/W							
0h							

Table 4-2661. FSAS_OTFA_REGS_RG_RKEYEP_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R_KEY_EP	R/W	0h	Key EP

4.7.2.32 FSAS_OTFA_REGS_RG_RKEYA_J_K Register

4.7.2.32.1 FSAS_OTFA_REGS_RG_RKEYA_J_K Register (Offset = 50h) [reset = 0h]

RegionKeyA

Return to [Summary Table](#)

Table 4-2662. Instance Table

Instance Name	Physical Address
FSS0	5380 2050h + formula

Figure 4-1304. FSAS_OTFA_REGS_RG_RKEYA_J_K Name Register

31	30	29	28	27	26	25	24
R_KEY_A							
R/W							
0h							
23	22	21	20	19	18	17	16
R_KEY_A							
R/W							
0h							
15	14	13	12	11	10	9	8
R_KEY_A							
R/W							
0h							
7	6	5	4	3	2	1	0
R_KEY_A							
R/W							
0h							

Table 4-2663. FSAS_OTFA_REGS_RG_RKEYA_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R_KEY_A	R/W	0h	Key A

4.7.2.33 FSAS_OTFA_REGS_RG_RKEYAP_J_K Register

4.7.2.33.1 FSAS_OTFA_REGS_RG_RKEYAP_J_K Register (Offset = 60h) [reset = 0h]

RegionKeyAP

Return to [Summary Table](#)

Table 4-2664. Instance Table

Instance Name	Physical Address
FSS0	5380 2060h + formula

Figure 4-1305. FSAS_OTFA_REGS_RG_RKEYAP_J_K Name Register

31	30	29	28	27	26	25	24
R_KEY_AP							
R/W							
0h							
23	22	21	20	19	18	17	16
R_KEY_AP							
R/W							
0h							
15	14	13	12	11	10	9	8
R_KEY_AP							
R/W							
0h							
7	6	5	4	3	2	1	0
R_KEY_AP							
R/W							
0h							

Table 4-2665. FSAS_OTFA_REGS_RG_RKEYAP_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R_KEY_AP	R/W	0h	Key AP

4.7.2.34 FSAS_OTFA_REGS_RG_RIV_J_K Register

4.7.2.34.1 FSAS_OTFA_REGS_RG_RIV_J_K Register (Offset = 70h) [reset = 0h]

RegionIV

Return to [Summary Table](#)

Table 4-2666. Instance Table

Instance Name	Physical Address
FSS0	5380 2070h + formula

Figure 4-1306. FSAS_OTFA_REGS_RG_RIV_J_K Name Register

31	30	29	28	27	26	25	24
R_IV							
R/W							
0h							
23	22	21	20	19	18	17	16
R_IV							
R/W							
0h							
15	14	13	12	11	10	9	8
R_IV							
R/W							
0h							
7	6	5	4	3	2	1	0
R_IV							
R/W							
0h							

Table 4-2667. FSAS_OTFA_REGS_RG_RIV_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	R_IV	R/W	0h	IV

4.7.2.35 OSPI_FLASH_CFG_CONFIG_REG Register

4.7.2.35.1 OSPI_FLASH_CFG_CONFIG_REG Register (Offset = 0h) [reset = 80780081h]

Octal-SPI Configuration Register.

Return to [Summary Table](#)

Table 4-2668. Instance Table

Instance Name	Physical Address
FSS0	5380 8000h

Figure 4-1307. OSPI_FLASH_CFG_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
IDLE_FLD	DUAL_BYTE_OPCODE_EN_FLD	CRC_ENABLE_FLD	CONFIG_RESV2_FLD		PIPELINE_PHY_FLD	ENABLE_DTR_PROTOCOL_FLD	
R	R/W	R/W	R		R/W	R/W	
1h	0h	0h	0h		0h	0h	
23	22	21	20	19	18	17	16
ENABLE_AHB_DECODER_FLD	MSTR_BAUD_DIV_FLD			ENTER_XIP_MODE_IMM_FLD	ENTER_XIP_MODE_FLD	ENB_AHB_ADDR_REMAP_FLD	
R/W	R/W			R/W	R/W	R/W	
0h	Fh			0h	0h	0h	
15	14	13	12	11	10	9	8
ENB_DMA_IF_FLD	WR_PROT_FLASH_FLD	PERIPH_CS_LINES_FLD			PERIPH_SEL_DEC_FLD	ENB_LEGACY_IP_MODE_FLD	
R/W	R/W	R/W			R/W	R/W	
0h	0h	0h			0h	0h	
7	6	5	4	3	2	1	0
ENB_DIR_ACC_CTLR_FLD	RESET_CFG_FLD	RESET_PIN_FLD	HOLD_PIN_FLD	PHY_MODE_ENABLE_FLD	SEL_CLK_PHASE_FLD	SEL_CLK_POL_FLD	ENB_SPI_FLD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	0h	0h	0h	1h

Table 4-2669. OSPI_FLASH_CFG_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	IDLE_FLD	R	1h	Serial interface and low level SPI pipeline is IDLE: This is a STATUS read-only bit. Note this is a retimed signal, so there will be some inherent delay on the generation of this status signal.
30	DUAL_BYTE_OPCODE_EN_FLD	R/W	0h	Dual-byte Opcode Mode enable bit This bit is to be set in case the target Flash Device supports dual byte opcode [i.e. Macronix MX25]. It is applicable for Octal I/O Mode or Protocol only so should be set back to low if the device is configured to work in another SPI Mode. If enabled, the supplementing bytes are taken from Opcode Extension Register [Lower] and from Opcode Extension Register [Upper].
29	CRC_ENABLE_FLD	R/W	0h	CRC enable bit This bit is to be set in case the target Flash Device supports CRC [Macronix MX25]. It is applicable for Octal DDR Protocol only so should be set back to low if the device is configured to work in another SPI Mode.
28:26	CONFIG_RESV2_FLD	R	0h	Reserved
25	PIPELINE_PHY_FLD	R/W	0h	Pipeline PHY Mode enable: This bit is relevant only for configuration with PHY Module. It should be asserted to 1 between consecutive PHY pipeline reads transfers and de-asserted to 0 otherwise.
24	ENABLE_DTR_PROTOCOL_FLD	R/W	0h	Enable DTR Protocol: This bit should be set if device is configured to work in DTR protocol.

Table 4-2669. OSPI_FLASH_CFG_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	ENABLE_AHB_DECODE R_FLD	R/W	0h	Enable AHB Decoder: Value 0 : Active target is selected based on Peripheral Chip Select Lines [bits [13:10]]. Value=1 Active target is selected based on actual AHB address [the partition for each device is calculated with respect to bits [28:21] of Device Size Configuration Register]
22:19	MSTR_BAUD_DIV_FLD	R/W	Fh	Master Mode Baud Rate Divisor: SPI baud rate = (master reference clock) baud_rate_divisor. Where BD is: 4b0000 = /2 4b0001 = /4 4b0010 = /6 4b0011 = /8 4b0100 = /10 4b0101 = /12 .. 4b1111 = /32 While the PHY Mode is enabled, clock from DLL is granted and consequently forwarded into external FLASH Device. Its frequency is equal to ref_clk i.e., value of /1 is used in PHY mode. Set this register up before enabling the Octal-SPI controller.
18	ENTER_XIP_MODE_IMM _FLD	R/W	0h	Enter XIP Mode immediately: Value 0 : If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction. Value 1 : Operate the device in XIP mode immediately Use this register when the external device wakes up in XIP mode [as per the contents of its non- volatile configuration register]. The controller will assume the next READ instruction will be passed to the device as an XIP instruction, and therefore will not require the READ opcode to be transferred. Note: To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only after the next READ instruction is executed. Software therefore should ensure that at least one READ instruction is requested after resetting this bit in order to be sure that XIP mode is exited.
17	ENTER_XIP_MODE_FLD	R/W	0h	Enter XIP Mode on next READ: Value 0 : If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction. Value 1 : If XIP is disabled, then setting to 1 will inform the controller that the device is ready to enter XIP on the next READ instruction. The controller will therefore send the appropriate command sequence, including mode bits to cause the device to enter XIP mode. Use this register after the controller has ensured the FLASH device has been configured to be ready to enter XIP mode. Note : To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only AFTER the next READ instruction is executed. Software should therefore ensure that at least one READ instruction is requested after resetting this bit before it can be sure XIP mode in the device is exited.
16	ENB_AHB_ADDR_REMA P_FLD	R/W	0h	Enable AHB Address Re-mapping: [Direct Access Mode Only] When set to 1, the incoming AHB address will be adapted and sent to the FLASH device as [address + N], where N is the value stored in the remap address register.
15	ENB_DMA_IF_FLD	R/W	0h	Enable DMA Peripheral Interface: Set to 1 to enable the DMA handshaking logic. When enabled the controller will trigger DMA transfer requests via the DMA peripheral interface. Set to 0 to disable
14	WR_PROT_FLASH_FLD	R/W	0h	Write Protect Flash Pin: Set to drive the Write Protect pin of the FLASH device. This is resynchronized to the generated memory clock as necessary.

Table 4-2669. OSPI_FLASH_CFG_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:10	PERIPH_CS_LINES_FLD	R/W	0h	Peripheral Chip Select Lines: Peripheral chip select lines If pdec = 0, ss[3:0] are output thus: ss[3:0] n_ss_out[3:0] xxx0 1110xx01 1101x011 10110111 01111111 1111[no peripheral selected] else ss[3:0] directly drives n_ss_out[3:0]
9	PERIPH_SEL_DEC_FLD	R/W	0h	Peripheral select decode: 0 : only 1 of 4 selects n_ss_out[3:0] is active 1 : allow external 4-to-16 decode [n_ss_out = ss]
8	ENB_LEGACY_IP_MODE_FLD	R/W	0h	Legacy IP Mode Enable: 0 : Use Direct Access Controller/Indirect Access Controller 1 : legacy Mode is enabled. In this mode, any write to the controller via the AHB interface is serialized and sent to the FLASH device. Any valid AHB read will pop the internal RX-FIFO, retrieving data that was forwarded by the external FLASH device on the SPI lines, 4, 2 or 1 byte transfers are permitted and controlled via the HSIZE input.
7	ENB_DIR_ACC_CTLR_FLD	R/W	1h	Enable Direct Access Controller: 0 : disable the Direct Access Controller once current transfer of the data word [FF_W] is complete. 1 : enable the Direct Access Controller When the Direct Access Controller and Indirect Access Controller are both disabled, all AHB requested are completed with an error response.
6	RESET_CFG_FLD	R/W	0h	RESET pin configuration: 0 = RESET feature on DQ3 pin of the device 1 = RESET feature on dedicated pin of the device [controlling of 5th bit influences on reset_out output]
5	RESET_PIN_FLD	R/W	0h	Set to drive the RESET pin of the FLASH device and reset for de-activation of the RESET pin feature
4	HOLD_PIN_FLD	R/W	0h	Set to drive the HOLD pin of the FLASH device and reset for de-activation of the HOLD pin feature
3	PHY_MODE_ENABLE_FLD	R/W	0h	PHY mode enable: When enabled, the controller is informed that PHY Module is to be used for handling SPI transfers. This bit is relevant only for configuration with PHY Module.
2	SEL_CLK_PHASE_FLD	R/W	0h	Select Clock Phase: Selects whether the clock is in an active or inactive phase outside the SPI word. 0 : the SPI clock is active outside the word 1 : the SPI clock is inactive outside the word
1	SEL_CLK_POL_FLD	R/W	0h	Clock polarity outside SPI word: 0 : the SPI clock is quiescent low 1 : the SPI clock is quiescent high
0	ENB_SPI_FLD	R/W	1h	Octal-SPI Enable: 0 : disable the Octal-SPI, once current transfer of the data word [FF_W] is complete. 1 : enable the Octal-SPI, when spi_enable = 0, all output enables are inactive and all pins are set to input mode.

4.7.2.36 OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register

4.7.2.36.1 OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register (Offset = 4h) [reset = 3h]

Device Read Instruction Configuration Register.

Return to [Summary Table](#)

Table 4-2670. Instance Table

Instance Name	Physical Address
FSS0	5380 8004h

Figure 4-1308. OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
RD_INSTR_RESV5_FLD			DUMMY_RD_CLK_CYCLES_FLD				
R			R/W				
0h			0h				
23	22	21	20	19	18	17	16
RD_INSTR_RESV4_FLD			MODE_BIT_EN ABLE_FLD	RD_INSTR_RESV3_FLD		DATA_XFER_TYPE_EXT_MODE _FLD	
R			R/W	R		R/W	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RD_INSTR_RESV2_FLD		ADDR_XFER_TYPE_STD_MOD E_FLD		RD_INSTR_RE SV1_FLD	DDR_EN_FLD	INSTR_TYPE_FLD	
R		R/W		R	R/W	R/W	
0h		0h		0h	0h	0h	
7	6	5	4	3	2	1	0
RD_OPCODE_NON_XIP_FLD							
R/W							
3h							

Table 4-2671. OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RD_INSTR_RESV5_FLD	R	0h	Reserved
28:24	DUMMY_RD_CLK_CYCL ES_FLD	R/W	0h	Dummy Read Clock Cycles: Number of dummy clock cycles required by device for read instruction.
23:21	RD_INSTR_RESV4_FLD	R	0h	Reserved
20	MODE_BIT_ENABLE_FL D	R/W	0h	Mode Bit Enable: Set this field to 1 to ensure that the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes.
19:18	RD_INSTR_RESV3_FLD	R	0h	Reserved
17:16	DATA_XFER_TYPE_EXT _MODE_FLD	R/W	0h	Data Transfer Type for Standard SPI modes: 0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0,DQ1,DQ2 and DQ3 are used as both inputs and outputs. 3 : Used for Quad Input/Output instructions. For data transfers, DQ[7:0] are used as both inputs and outputs.
15:14	RD_INSTR_RESV2_FLD	R	0h	Reserved

Table 4-2671. OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:12	ADDR_XFER_TYPE_STD_MODE_FLD	R/W	0h	Address Transfer Type for Standard SPI modes: 0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3 3 : Addresses can be shifted to the device on DQ[7:0]
11	RD_INSTR_RESV1_FLD	R	0h	Reserved
10	DDR_EN_FLD	R/W	0h	DDR Enable: This is to inform that opcode from rd_opcode_non_xip_fld is compliant with one of the DDR READ Commands
9:8	INSTR_TYPE_FLD	R/W	0h	Instruction Type: 0 : Use Standard SPI mode [instruction always shifted into the device on DQ0 only] 1 : Use DIO-SPI mode [Instructions, Address and Data always sent on DQ0 and DQ1] 2 : Use QIO-SPI mode [Instructions, Address and Data always sent on DQ0, DQ1, DQ2 and DQ3] 3 : Use Octal-IO-SPI mode [Instructions, Address and Data always sent on DQ[7:0]]
7:0	RD_OPCODE_NON_XIP_FLD	R/W	3h	Read Opcode in non-XIP mode: Read Opcode to use when not in XIP mode

4.7.2.37 OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register

4.7.2.37.1 OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register (Offset = 8h) [reset = 2h]

Device Write Instruction Configuration Register.

Return to [Summary Table](#)

Table 4-2672. Instance Table

Instance Name	Physical Address
FSS0	5380 8008h

Figure 4-1309. OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
WR_INSTR_RESV4_FLD			DUMMY_WR_CLK_CYCLES_FLD				
R			R/W				
0h			0h				
23	22	21	20	19	18	17	16
WR_INSTR_RESV3_FLD						DATA_XFER_TYPE_EXT_MODE_FLD	
R						R/W	
0h						0h	
15	14	13	12	11	10	9	8
WR_INSTR_RESV2_FLD		ADDR_XFER_TYPE_STD_MODE_FLD		WR_INSTR_RESV1_FLD			WEL_DIS_FLD
R		R/W		R			R/W
0h		0h		0h			0h
7	6	5	4	3	2	1	0
WR_OPCODE_FLD							
R/W							
2h							

Table 4-2673. OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	WR_INSTR_RESV4_FLD	R	0h	Reserved
28:24	DUMMY_WR_CLK_CYCLES_FLD	R/W	0h	Dummy Write Clock Cycles: Number of dummy clock cycles required by device for write instruction.
23:18	WR_INSTR_RESV3_FLD	R	0h	Reserved
17:16	DATA_XFER_TYPE_EXT_MODE_FLD	R/W	0h	Data Transfer Type for Standard SPI modes: 0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0, DQ1, DQ2 and DQ3 are used as both inputs and outputs. 3 : Used for Quad Input/Output instructions. For data transfers, DQ[7:0] are used as both inputs and outputs.
15:14	WR_INSTR_RESV2_FLD	R	0h	Reserved
13:12	ADDR_XFER_TYPE_STD_MODE_FLD	R/W	0h	Address Transfer Type for Standard SPI modes: 0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3 3 : Addresses can be shifted to the device on DQ[7:0]
11:9	WR_INSTR_RESV1_FLD	R	0h	Reserved
8	WEL_DIS_FLD	R/W	0h	WEL Disable: This is to turn off automatic issuing of WEL Command before write operation for DAC or INDAC

**Table 4-2673. OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
7:0	WR_OPCODE_FLD	R/W	2h	Write Opcode

4.7.2.38 OSPI_FLASH_CFG_DEV_DELAY_REG Register

4.7.2.38.1 OSPI_FLASH_CFG_DEV_DELAY_REG Register (Offset = Ch) [reset = 0h]

Octal-SPI Device Delay Register: This register is used to introduce relative delays into the generation of the master output signals. All timings are defined in cycles of the SPI REFERENCE CLOCK/ext_clk, defined in this table as SPI master ref clock.

Return to [Summary Table](#)

Table 4-2674. Instance Table

Instance Name	Physical Address
FSS0	5380 800Ch

Figure 4-1310. OSPI_FLASH_CFG_DEV_DELAY_REG Name Register

31	30	29	28	27	26	25	24
D_NSS_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
D_BTWN_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
D_AFTER_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
D_INIT_FLD							
R/W							
0h							

Table 4-2675. OSPI_FLASH_CFG_DEV_DELAY_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	D_NSS_FLD	R/W	0h	Clock Delay for Chip Select Deassert: Delay in master reference clocks for the length that the master mode chip select outputs are de-asserted between transactions. The minimum delay is always SCLK period to ensure the chip select is never re-asserted within an SCLK period.
23:16	D_BTWN_FLD	R/W	0h	Clock Delay for Chip Select Deactivation: Delay in master reference clocks between one chip select being de-activated and the activation of another. This is used to ensure a quiet period between the selection of two different targets and requires the transmit FIFO to be empty.
15:8	D_AFTER_FLD	R/W	0h	Clock Delay for Last Transaction Bit: Delay in master reference clocks between last bit of current transaction and deasserting the device chip select [n_ss_out]. By default, the chip select will be deasserted on the cycle following the completion of the current transaction.
7:0	D_INIT_FLD	R/W	0h	Clock Delay with n_ss_out: Delay in master reference clocks between setting n_ss_out low and first bit transfer.

4.7.2.39 OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Register

4.7.2.39.1 OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Register (Offset = 10h) [reset = 1h]

Read Data Capture Register.

Return to [Summary Table](#)

Table 4-2676. Instance Table

Instance Name	Physical Address
FSS0	5380 8010h

Figure 4-1311. OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Name Register

31	30	29	28	27	26	25	24
RD_DATA_RESV3_FLD							
R							
0h							
23	22	21	20	19	18	17	16
RD_DATA_RESV3_FLD				DDR_READ_DELAY_FLD			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RD_DATA_RESV2_FLD							DQS_ENABLE_FLD
R							R/W
0h							0h
7	6	5	4	3	2	1	0
RD_DATA_RESV1_FLD		SAMPLE_EDGE_SEL_FLD	DELAY_FLD			BYPASS_FLD	
R		R/W	R/W			R/W	
0h		0h	0h			1h	

Table 4-2677. OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RD_DATA_RESV3_FLD	R	0h	Reserved
19:16	DDR_READ_DELAY_FLD	R/W	0h	DDR read delay: Delay the transmitted data by the programmed number of ref_clk cycles. This field is only relevant when DDR Read Command is executed. Otherwise can be ignored.
15:9	RD_DATA_RESV2_FLD	R	0h	Reserved
8	DQS_ENABLE_FLD	R/W	0h	DQS enable bit: If enabled, signal from DQS input is driven into RX DLL and is used for data capturing in PHY Mode rather than internally generated gated ref_clk..
7:6	RD_DATA_RESV1_FLD	R	0h	Reserved
5	SAMPLE_EDGE_SEL_FLD	R/W	0h	Sample edge selection: Choose edge on which data outputs from flash memory will be sampled
4:1	DELAY_FLD	R/W	0h	Read Delay: Delay the read data capturing logic by the programmed number of ref_clk cycles
0	BYPASS_FLD	R/W	1h	Bypass the adapted loopback clock circuit

4.7.2.40 OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register

4.7.2.40.1 OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register (Offset = 14h) [reset = 101002h]

Device Size Configuration Register.

Return to [Summary Table](#)

Table 4-2678. Instance Table

Instance Name	Physical Address
FSS0	5380 8014h

Figure 4-1312. OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
DEV_SIZE_RESV_FLD			MEM_SIZE_ON_CS3_FLD		MEM_SIZE_ON_CS2_FLD		MEM_SIZE_ON_CS1_FLD
R			R/W		R/W		R/W
0h			0h		0h		0h
23	22	21	20	19	18	17	16
MEM_SIZE_ON_CS1_FLD	MEM_SIZE_ON_CS0_FLD		BYTES_PER_SUBSECTOR_FLD				
R/W	R/W		R/W				
0h	0h		10h				
15	14	13	12	11	10	9	8
BYTES_PER_DEVICE_PAGE_FLD							
R/W							
100h							
7	6	5	4	3	2	1	0
BYTES_PER_DEVICE_PAGE_FLD				NUM_ADDR_BYTES_FLD			
R/W				R/W			
100h				2h			

Table 4-2679. OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	DEV_SIZE_RESV_FLD	R	0h	Reserved
28:27	MEM_SIZE_ON_CS3_FLD	R/W	0h	Size of Flash Device connected to CS[3] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
26:25	MEM_SIZE_ON_CS2_FLD	R/W	0h	Size of Flash Device connected to CS[2] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
24:23	MEM_SIZE_ON_CS1_FLD	R/W	0h	Size of Flash Device connected to CS[1] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
22:21	MEM_SIZE_ON_CS0_FLD	R/W	0h	Size of Flash Device connected to CS[0] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
20:16	BYTES_PER_SUBSECTOR_FLD	R/W	10h	Number of bytes per Block. This is required by the controller for performing the write protection logic. The number of bytes per block must be a power of 2 number.

Table 4-2679. OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:4	BYTES_PER_DEVICE_PAGE_FLD	R/W	100h	Number of bytes per device page. This is required by the controller for performing FLASH writes up to and across page boundaries.
3:0	NUM_ADDR_BYTES_FLD	R/W	2h	Number of address bytes. A value of 0 indicates 1 byte.

4.7.2.41 OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Register

4.7.2.41.1 OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Register (Offset = 18h) [reset = 80h]

SRAM Partition Configuration Register.

Return to [Summary Table](#)

Table 4-2680. Instance Table

Instance Name	Physical Address
FSS0	5380 8018h

Figure 4-1313. OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Name Register

31	30	29	28	27	26	25	24
SRAM_PARTITION_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
SRAM_PARTITION_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
SRAM_PARTITION_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
80h							

Table 4-2681. OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	SRAM_PARTITION_RESV_FLD	R	0h	Reserved
7:0	ADDR_FLD	R/W	80h	Indirect Read Partition Size: Defines the size of the indirect read partition in the SRAM, in units of SRAM locations. By default, half of the SRAM is reserved for indirect read operation, and half for indirect write. The size of this register will scale with the depth of the SRAM.

4.7.2.42 OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Register

4.7.2.42.1 OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Register (Offset = 1Ch) [reset = 0h]

Indirect AHB Address Trigger Register.

Return to [Summary Table](#)

Table 4-2682. Instance Table

Instance Name	Physical Address
FSS0	5380 801Ch

Figure 4-1314. OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 4-2683. OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	This is the base address that will be used by the AHB controller. When the incoming AHB read access address matches a range of addresses from this trigger address to the trigger address + 15, then the AHB request will be completed by fetching data from the Indirect Controllers SRAM.

4.7.2.43 OSPI_FLASH_CFG_REMAP_ADDR_REG Register

4.7.2.43.1 OSPI_FLASH_CFG_REMAP_ADDR_REG Register (Offset = 24h) [reset = 0h]

Remap Address Register.

Return to [Summary Table](#)

Table 4-2684. Instance Table

Instance Name	Physical Address
FSS0	5380 8024h

Figure 4-1315. OSPI_FLASH_CFG_REMAP_ADDR_REG Name Register

31	30	29	28	27	26	25	24
VALUE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE_FLD							
R/W							
0h							

Table 4-2685. OSPI_FLASH_CFG_REMAP_ADDR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE_FLD	R/W	0h	This register is used to remap an incoming AHB address to a different address used by the FLASH device.

4.7.2.44 OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Register

4.7.2.44.1 OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Register (Offset = 28h) [reset = 200h]

Mode Bit Configuration Register.

Return to [Summary Table](#)

Table 4-2686. Instance Table

Instance Name	Physical Address
FSS0	5380 8028h

Figure 4-1316. OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
RX_CRC_DATA_LOW_FLD							
R							
0h							
23	22	21	20	19	18	17	16
RX_CRC_DATA_UP_FLD							
R							
0h							
15	14	13	12	11	10	9	8
CRC_OUT_ENABLE_FLD	MODE_BIT_RESV1_FLD				CHUNK_SIZE_FLD		
R/W	R				R/W		
0h	0h				2h		
7	6	5	4	3	2	1	0
MODE_FLD							
R/W							
0h							

Table 4-2687. OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RX_CRC_DATA_LOW_FLD	R	0h	RX CRC data [lower] The first CRC byte returned after RX data chunk.
23:16	RX_CRC_DATA_UP_FLD	R	0h	RX CRC data [upper] The second CRC byte returned after RX data chunk.
15	CRC_OUT_ENABLE_FLD	R/W	0h	CRC# output enable bit When enabled, the controller expects the Flash Device to toggle CRC data on both SPI clock edges in CRC->CRC# sequence and calculates CRC compliance accordingly.
14:11	MODE_BIT_RESV1_FLD	R	0h	Reserved
10:8	CHUNK_SIZE_FLD	R/W	2h	It defines size of chunk after which CRC data is expected to show up on the SPI interface for write and read data transfers.
7:0	MODE_FLD	R/W	0h	These are the 8 mode bits that are sent to the device following the address bytes if mode bit transmission has been enabled.

4.7.2.45 OSPI_FLASH_CFG_SRAM_FILL_REG Register

4.7.2.45.1 OSPI_FLASH_CFG_SRAM_FILL_REG Register (Offset = 2Ch) [reset = 0h]

SRAM Fill Register.

Return to [Summary Table](#)

Table 4-2688. Instance Table

Instance Name	Physical Address
FSS0	5380 802Ch

Figure 4-1317. OSPI_FLASH_CFG_SRAM_FILL_REG Name Register

31	30	29	28	27	26	25	24
SRAM_FILL_INDAC_WRITE_FLD							
R							
0h							
23	22	21	20	19	18	17	16
SRAM_FILL_INDAC_WRITE_FLD							
R							
0h							
15	14	13	12	11	10	9	8
SRAM_FILL_INDAC_READ_FLD							
R							
0h							
7	6	5	4	3	2	1	0
SRAM_FILL_INDAC_READ_FLD							
R							
0h							

Table 4-2689. OSPI_FLASH_CFG_SRAM_FILL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SRAM_FILL_INDAC_WRITE_FLD	R	0h	SRAM Fill Level [Indirect Write Partition]: Identifies the current fill level of the SRAM Indirect Write partition
15:0	SRAM_FILL_INDAC_READ_FLD	R	0h	SRAM Fill Level [Indirect Read Partition]: Identifies the current fill level of the SRAM Indirect Read partition

4.7.2.46 OSPI_FLASH_CFG_TX_THRESH_REG Register

4.7.2.46.1 OSPI_FLASH_CFG_TX_THRESH_REG Register (Offset = 30h) [reset = 1h]

TX Threshold Register.

Return to [Summary Table](#)

Table 4-2690. Instance Table

Instance Name	Physical Address
FSS0	5380 8030h

Figure 4-1318. OSPI_FLASH_CFG_TX_THRESH_REG Name Register

31	30	29	28	27	26	25	24
TX_THRESH_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
TX_THRESH_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
TX_THRESH_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
TX_THRESH_RESV_FLD				LEVEL_FLD			
R				R/W			
0h				1h			

Table 4-2691. OSPI_FLASH_CFG_TX_THRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	TX_THRESH_RESV_FLD	R	0h	Reserved
4:0	LEVEL_FLD	R/W	1h	Defines the level at which the small TX FIFO not full interrupt is generated

4.7.2.47 OSPI_FLASH_CFG_RX_THRESH_REG Register

4.7.2.47.1 OSPI_FLASH_CFG_RX_THRESH_REG Register (Offset = 34h) [reset = 1h]

RX Threshold Register.

Return to [Summary Table](#)

Table 4-2692. Instance Table

Instance Name	Physical Address
FSS0	5380 8034h

Figure 4-1319. OSPI_FLASH_CFG_RX_THRESH_REG Name Register

31	30	29	28	27	26	25	24
RX_THRESH_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
RX_THRESH_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
RX_THRESH_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
RX_THRESH_RESV_FLD				LEVEL_FLD			
R				R/W			
0h				1h			

Table 4-2693. OSPI_FLASH_CFG_RX_THRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RX_THRESH_RESV_FLD	R	0h	Reserved
4:0	LEVEL_FLD	R/W	1h	Defines the level at which the small RX FIFO not empty interrupt is generated

4.7.2.48 OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Register

4.7.2.48.1 OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Register (Offset = 38h) [reset = 10005h]

Write Completion Control Register: This register defines how the controller will poll the device following a write transfer.

Return to [Summary Table](#)

Table 4-2694. Instance Table

Instance Name	Physical Address
FSS0	5380 8038h

Figure 4-1320. OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Name Register

31	30	29	28	27	26	25	24
POLL_REP_DELAY_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
POLL_COUNT_FLD							
R/W							
1h							
15	14	13	12	11	10	9	8
ENABLE_POLLING_EXP_FLD	DISABLE_POLLING_FLD	POLLING_POLARITY_FLD	WR_COMP_CTRL_RESV1_FLD		POLLING_BIT_INDEX_FLD		
R/W	R/W	R/W	R		R/W		
0h	0h	0h	0h		0h		
7	6	5	4	3	2	1	0
OPCODE_FLD							
R/W							
5h							

Table 4-2695. OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	POLL_REP_DELAY_FLD	R/W	0h	Defines additional delay for maintain Chip Select de-asserted during auto-polling phase
23:16	POLL_COUNT_FLD	R/W	1h	Defines the number of times the controller should expect to see a true result from the polling in successive reads of the device register.
15	ENABLE_POLLING_EXP_FLD	R/W	0h	Set to '1' for enabling auto-polling expiration.
14	DISABLE_POLLING_FLD	R/W	0h	This switches off the automatic polling function
13	POLLING_POLARITY_FLD	R/W	0h	Defines the polling polarity. If '1', then the write transfer to the device will be complete if the polled bit is equal to '1'. If '0', then the write transfer to the device will be complete if the polled bit is equal to '0'.
12:11	WR_COMP_CTRL_RESV1_FLD	R	0h	Reserved
10:8	POLLING_BIT_INDEX_FLD	R/W	0h	Defines the bit index that should be polled. A value of 010 means that bit 2 of the returned data will be polled for. A value of 111 means that bit 7 of the returned data will be polled for.
7:0	OPCODE_FLD	R/W	5h	Defines the opcode that should be issued by the controller when it is automatically polling for device program completion. This command is issued followed all device write operations. By default, this will poll the standard device STATUS register using opcode 0x05

4.7.2.49 OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Register

4.7.2.49.1 OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Register (Offset = 3Ch) [reset = FFFFFFFFh]

Polling Expiration Register.

Return to [Summary Table](#)

Table 4-2696. Instance Table

Instance Name	Physical Address
FSS0	5380 803Ch

Figure 4-1321. OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Name Register

31	30	29	28	27	26	25	24
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							
23	22	21	20	19	18	17	16
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							
15	14	13	12	11	10	9	8
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							
7	6	5	4	3	2	1	0
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							

Table 4-2697. OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	NO_OF_POLLS_BEF_EXP_FLD	R/W	FFFFFFFh	Number of polls cycles before expiration

4.7.2.50 OSPI_FLASH_CFG_IRQ_STATUS_REG Register

4.7.2.50.1 OSPI_FLASH_CFG_IRQ_STATUS_REG Register (Offset = 40h) [reset = 0h]

Interrupt Status Register: The status fields in this register are set when the described event occurs and the interrupt is enabled in the mask register. When any of these bit fields are set, the interrupt output is asserted high. The fields are each cleared by writing a 1 to the field. Note that bit fields 6 thru 10 are only valid when legacy SPI mode is active.

Return to [Summary Table](#)

Table 4-2698. Instance Table

Instance Name	Physical Address
FSS0	5380 8040h

Figure 4-1322. OSPI_FLASH_CFG_IRQ_STATUS_REG Name Register

31	30	29	28	27	26	25	24
IRQ_STAT_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
IRQ_STAT_RESV_FLD				ECC_FAIL_FLD	TX_CRC_CHUNK_BRK_FLD	RX_CRC_DATA_VAL_FLD	RX_CRC_DATA_ERR_FLD
R				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
IRQ_STAT_RESV1_FLD	STIG_REQ_INT_FLD	POLL_EXP_INT_FLD	INDRD_SRAM_FULL_FLD	RX_FIFO_FULL_FLD	RX_FIFO_NOT_EMPTY_FLD	TX_FIFO_FULL_FLD	TX_FIFO_NOT_FULL_FLD
R	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RECV_OVERFLOW_FLD	INDIRECT_XFER_LEVEL_BREACH_FLD	ILLEGAL_ACCESS_DET_FLD	PROT_WR_ATTEMPT_FLD	INDIRECT_READ_REJECT_FLD	INDIRECT_OPERATION_DONE_FLD	UNDERFLOW_DET_FLD	MODE_M_FAIL_FLD
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2699. OSPI_FLASH_CFG_IRQ_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	IRQ_STAT_RESV_FLD	R	0h	Reserved
19	ECC_FAIL_FLD	R/W1TC	0h	ECC failure This interrupt informs the system that Flash Device reported ECC error.
18	TX_CRC_CHUNK_BRK_FLD	R/W1TC	0h	TX CRC chunk was broken This interrupt informs the system that program page SPI transfer was discontinued somewhere inside the chunk.
17	RX_CRC_DATA_VAL_FLD	R/W1TC	0h	RX CRC data valid New RX CRC data was captured from Flash Device
16	RX_CRC_DATA_ERR_FLD	R/W1TC	0h	RX CRC data error CRC data from Flash Device does not correspond to the one dynamically calculated by the controller.
15	IRQ_STAT_RESV1_FLD	R	0h	Reserved
14	STIG_REQ_INT_FLD	R/W1TC	0h	The controller is ready for getting another STIG request.
13	POLL_EXP_INT_FLD	R/W1TC	0h	The maximum number of programmed polls cycles is expired
12	INDRD_SRAM_FULL_FLD	R/W1TC	0h	Indirect Read Partition overflow: Indirect Read Partition of SRAM is full and unable to immediately complete indirect operation

Table 4-2699. OSPI_FLASH_CFG_IRQ_STATUS_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11	RX_FIFO_FULL_FLD	R/W1TC	0h	Small RX FIFO full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO is not full 1 : FIFO is full
10	RX_FIFO_NOT_EMPTY_FLD	R/W1TC	0h	Small RX FIFO not empty: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO has less than RX THRESHOLD entries, 1 : FIFO has >= THRESHOLD entries
9	TX_FIFO_FULL_FLD	R/W1TC	0h	Small TX FIFO full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO is not full, 1 : FIFO is full
8	TX_FIFO_NOT_FULL_FLD	R/W1TC	0h	Small TX FIFO not full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO has >= THRESHOLD entries, 1 : FIFO has less than THRESHOLD entries
7	RECV_OVERFLOW_FLD	R/W1TC	0h	Receive Overflow: This should only occur in Legacy SPI mode. Set if an attempt is made to push the RX FIFO when it is full. This bit is reset only by a system reset and cleared only when this register is read. If a new push to the RX FIFO occurs coincident with a register read this flag will remain set. 0 : no overflow has been detected. 1 : an overflow has occurred.
6	INDIRECT_XFER_LEVEL_BREACH_FLD	R/W1TC	0h	Indirect Transfer Watermark Level Breached
5	ILLEGAL_ACCESS_DET_FLD	R/W1TC	0h	Illegal AHB access has been detected. AHB wrapping bursts and the use of SPLIT/RETRY accesses will cause this error interrupt to trigger.
4	PROT_WR_ATTEMPT_FLD	R/W1TC	0h	Write to protected area was attempted and rejected.
3	INDIRECT_READ_REJECT_FLD	R/W1TC	0h	Indirect operation was requested but could not be accepted. Two indirect operations already in storage.
2	INDIRECT_OP_DONE_FLD	R/W1TC	0h	Indirect Operation Complete: Controller has completed last triggered indirect operation
1	UNDERFLOW_DET_FLD	R/W1TC	0h	Underflow Detected: 0 : no underflow has been detected 1 : underflow is detected and an attempt to transfer data is made when the small TX FIFO is empty. This may occur when AHB write data is being supplied too slowly to keep up with the requested write operation This bit is reset only by a system reset and cleared only when the register is read.
0	MODE_M_FAIL_FLD	R/W1TC	0h	Mode M Failure: Mode M failure indicates the voltage on pin n_ss_in is inconsistent with the SPI mode. Set =1 if n_ss_in is low in master mode [multi-master contention]. These conditions will clear the spi_enable bit and disable the SPI. This bit is reset only by a system reset and cleared only when this register is read. 0 : no mode fault has been detected 1 : a mode fault has occurred

4.7.2.51 OSPI_FLASH_CFG_IRQ_MASK_REG Register

4.7.2.51.1 OSPI_FLASH_CFG_IRQ_MASK_REG Register (Offset = 44h) [reset = 0h]

Interrupt Mask: 0 : the interrupt for the corresponding interrupt status register bit is disabled.
1 : the interrupt for the corresponding interrupt status register bit is enabled.

Return to [Summary Table](#)

Table 4-2700. Instance Table

Instance Name	Physical Address
FSS0	5380 8044h

Figure 4-1323. OSPI_FLASH_CFG_IRQ_MASK_REG Name Register

31	30	29	28	27	26	25	24
IRQ_MASK_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
IRQ_MASK_RESV_FLD				ECC_FAIL_MA SK_FLD	TX_CRC_CHU NK_BRK_MAS K_FLD	RX_CRC_DATA _VAL_MASK_F LD	RX_CRC_DATA _ERR_MASK_F LD
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
IRQ_MASK_RE SV1_FLD	STIG_REQ_MA SK_FLD	POLL_EXP_IN T_MASK_FLD	INDRD_SRAM FULL_MASK_F LD	RX_FIFO_FULL _MASK_FLD	RX_FIFO_NOT _EMPTY_MAS K_FLD	TX_FIFO_FULL _MASK_FLD	TX_FIFO_NOT _FULL_MASK_ FLD
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RECV_OVERF LOW_MASK_F LD	INDIRECT_XFE R_LEVEL_BRE ACH_MASK_FL D	ILLEGAL_ACC ESS_DET_MA SK_FLD	PROT_WR_AT TEMPT_MASK _FLD	INDIRECT_RE AD_REJECT_M ASK_FLD	INDIRECT_OP _DONE_MASK _FLD	UNDERFLOW_ DET_MASK_FL D	MODE_M_FAIL _MASK_FLD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2701. OSPI_FLASH_CFG_IRQ_MASK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	IRQ_MASK_RESV_FLD	R	0h	Reserved
19	ECC_FAIL_MASK_FLD	R/W	0h	ECC failure Mask
18	TX_CRC_CHUNK_BRK_MASK_FLD	R/W	0h	TX CRC chunk was broken Mask
17	RX_CRC_DATA_VAL_MASK_FLD	R/W	0h	RX CRC data valid Mask
16	RX_CRC_DATA_ERR_MASK_FLD	R/W	0h	RX CRC data error Mask
15	IRQ_MASK_RESV1_FLD	R	0h	Reserved
14	STIG_REQ_MASK_FLD	R/W	0h	STIG request completion Mask
13	POLL_EXP_INT_MASK_FLD	R/W	0h	Polling expiration detected Mask
12	INDRD_SRAM_FULL_MASK_FLD	R/W	0h	Indirect Read Partition overflow mask
11	RX_FIFO_FULL_MASK_FLD	R/W	0h	Small RX FIFO full Mask

Table 4-2701. OSPI_FLASH_CFG_IRQ_MASK_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	RX_FIFO_NOT_EMPTY_MASK_FLD	R/W	0h	Small RX FIFO not empty Mask
9	TX_FIFO_FULL_MASK_FLD	R/W	0h	Small TX FIFO full Mask
8	TX_FIFO_NOT_FULL_MASK_FLD	R/W	0h	Small TX FIFO not full Mask
7	RECV_OVERFLOW_MASK_FLD	R/W	0h	Receive Overflow Mask
6	INDIRECT_XFER_LEVEL_BREACH_MASK_FLD	R/W	0h	Transfer Watermark Breach Mask
5	ILLEGAL_ACCESS_DETECTED_MASK_FLD	R/W	0h	Illegal Access Detected Mask
4	PROT_WR_ATTEMPT_MASK_FLD	R/W	0h	Protected Area Write Attempt Mask
3	INDIRECT_READ_REJECT_MASK_FLD	R/W	0h	Indirect Read Reject Mask
2	INDIRECT_OP_DONE_MASK_FLD	R/W	0h	Indirect Complete Mask
1	UNDERFLOW_DETECTED_MASK_FLD	R/W	0h	Underflow Detected Mask
0	MODE_M_FAIL_MASK_FLD	R/W	0h	Mode M Failure Mask

4.7.2.52 OSPI_FLASH_CFG_LOWER_WR_PROT_REG Register

4.7.2.52.1 OSPI_FLASH_CFG_LOWER_WR_PROT_REG Register (Offset = 50h) [reset = 0h]

Lower Write Protection Register.

Return to [Summary Table](#)

Table 4-2702. Instance Table

Instance Name	Physical Address
FSS0	5380 8050h

Figure 4-1324. OSPI_FLASH_CFG_LOWER_WR_PROT_REG Name Register

31	30	29	28	27	26	25	24
SUBSECTOR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
SUBSECTOR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
SUBSECTOR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
SUBSECTOR_FLD							
R/W							
0h							

Table 4-2703. OSPI_FLASH_CFG_LOWER_WR_PROT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SUBSECTOR_FLD	R/W	0h	The block number that defines the lower block in the range of blocks that is to be locked from Writing. The definition of a block in terms of number of bytes is programmable via the Device Size Configuration register.

4.7.2.53 OSPI_FLASH_CFG_UPPER_WR_PROT_REG Register

4.7.2.53.1 OSPI_FLASH_CFG_UPPER_WR_PROT_REG Register (Offset = 54h) [reset = 0h]

Upper Write Protection Register.

Return to [Summary Table](#)

Table 4-2704. Instance Table

Instance Name	Physical Address
FSS0	5380 8054h

Figure 4-1325. OSPI_FLASH_CFG_UPPER_WR_PROT_REG Name Register

31	30	29	28	27	26	25	24
SUBSECTOR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
SUBSECTOR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
SUBSECTOR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
SUBSECTOR_FLD							
R/W							
0h							

Table 4-2705. OSPI_FLASH_CFG_UPPER_WR_PROT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SUBSECTOR_FLD	R/W	0h	The block number that defines the upper block in the range of blocks that is to be locked from Writing. The definition of a block in terms of number of bytes is programmable via the Device Size Configuration register.

4.7.2.54 OSPI_FLASH_CFG_WR_PROT_CTRL_REG Register

4.7.2.54.1 OSPI_FLASH_CFG_WR_PROT_CTRL_REG Register (Offset = 58h) [reset = 0h]

Write Protection Control Register.

Return to [Summary Table](#)

Table 4-2706. Instance Table

Instance Name	Physical Address
FSS0	5380 8058h

Figure 4-1326. OSPI_FLASH_CFG_WR_PROT_CTRL_REG Name Register

31	30	29	28	27	26	25	24
WR_PROT_CTRL_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
WR_PROT_CTRL_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
WR_PROT_CTRL_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
WR_PROT_CTRL_RESV_FLD						ENB_FLD	INV_FLD
R						R/W	R/W
0h						0h	0h

Table 4-2707. OSPI_FLASH_CFG_WR_PROT_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	WR_PROT_CTRL_RESV_FLD	R	0h	Reserved
1	ENB_FLD	R/W	0h	Write Protection Enable Bit: When set to 1, any AHB write access with an address within the protection region defined in the lower and upper write protection registers is rejected. An AHB error response is generated and an interrupt source triggered. When set to 0, the protection region is disabled.
0	INV_FLD	R/W	0h	Write Protection Inversion Bit: When set to 1, the protection region defined in the lower and upper write protection registers is inverted meaning it is the region that the system is permitted to write to. When set to 0, the protection region defined in the lower and upper write protection registers is the region that the system is not permitted to write to.

4.7.2.55 OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Register

4.7.2.55.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Register (Offset = 60h) [reset = 0h]

Indirect Read Transfer Control Register.

Return to [Summary Table](#)

Table 4-2708. Instance Table

Instance Name	Physical Address
FSS0	5380 8060h

Figure 4-1327. OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Name Register

31	30	29	28	27	26	25	24
INDIR_RD_XFER_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
INDIR_RD_XFER_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
INDIR_RD_XFER_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
NUM_IND_OPS_DONE_FLD	IND_OPS_DON E_STATUS_FL D	RD_QUEUED_ FLD	SRAM_FULL_F LD	RD_STATUS_F LD	CANCEL_FLD	START_FLD	
R	R/W1TC	R	R/W1TC	R	W	W	
0h	0h	0h	0h	0h	0h	0h	

Table 4-2709. OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	INDIR_RD_XFER_RESV_FLD	R	0h	Reserved
7:6	NUM_IND_OPS_DONE_FLD	R	0h	This field contains the number of indirect operations which have been completed. This is used in conjunction with the indirect completion status field [bit 5]. It is incremented by hardware when an indirect operation has completed. Write a 1 to bit 5 of this register to decrement it.
5	IND_OPS_DONE_STATUS_FLD	R/W1TC	0h	Indirect Completion Status: This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it.
4	RD_QUEUED_FLD	R	0h	Two indirect read operations have been queued
3	SRAM_FULL_FLD	R/W1TC	0h	SRAM Full: SRAM full and unable to immediately complete an indirect operation. Write a 1 to this field to clear it.; indirect operation [status]
2	RD_STATUS_FLD	R	0h	Indirect Read Status: Indirect read operation in progress [status]
1	CANCEL_FLD	W	0h	Cancel Indirect Read: Writing a 1 to this bit will cancel all ongoing indirect read operations.
0	START_FLD	W	0h	Start Indirect Read: Writing a 1 to this bit will trigger an indirect read operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect read operation.

4.7.2.56 OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Register

4.7.2.56.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Register (Offset = 64h) [reset = 0h]

Indirect Read Transfer Watermark Register.

Return to [Summary Table](#)

Table 4-2710. Instance Table

Instance Name	Physical Address
FSS0	5380 8064h

Figure 4-1328. OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Name Register

31	30	29	28	27	26	25	24
LEVEL_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
LEVEL_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
LEVEL_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
LEVEL_FLD							
R/W							
0h							

Table 4-2711. OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LEVEL_FLD	R/W	0h	Watermark Value: This represents the minimum fill level of the SRAM before a DMA peripheral access is permitted. When the SRAM fill level passes the watermark, an interrupt is also generated. This field can be disabled by Writing a value of all zeroes.

4.7.2.57 OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Register

4.7.2.57.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Register (Offset = 68h) [reset = 0h]

Indirect Read Transfer Start Address Register.

Return to [Summary Table](#)

Table 4-2712. Instance Table

Instance Name	Physical Address
FSS0	5380 8068h

Figure 4-1329. OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 4-2713. OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	This is the start address from which the indirect access will commence its READ operation.

4.7.2.58 OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Register

4.7.2.58.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Register (Offset = 6Ch) [reset = 0h]

Indirect Read Transfer Number Bytes Register.

Return to [Summary Table](#)

Table 4-2714. Instance Table

Instance Name	Physical Address
FSS0	5380 806Ch

Figure 4-1330. OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Name Register

31	30	29	28	27	26	25	24
VALUE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE_FLD							
R/W							
0h							

Table 4-2715. OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE_FLD	R/W	0h	This is the number of bytes that the indirect access will consume. This can be bigger than the configured size of SRAM.

4.7.2.59 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Register

4.7.2.59.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Register (Offset = 70h) [reset = 0h]

Indirect Write Transfer Control Register.

Return to [Summary Table](#)

Table 4-2716. Instance Table

Instance Name	Physical Address
FSS0	5380 8070h

Figure 4-1331. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Name Register

31	30	29	28	27	26	25	24
INDIR_WR_XFER_RESV2_FLD							
R							
0h							
23	22	21	20	19	18	17	16
INDIR_WR_XFER_RESV2_FLD							
R							
0h							
15	14	13	12	11	10	9	8
INDIR_WR_XFER_RESV2_FLD							
R							
0h							
7	6	5	4	3	2	1	0
NUM_IND_OPS_DONE_FLD	IND_OPS_DON E_STATUS_FL D	WR_QUEUED_ FLD	INDIR_WR_XF ER_RESV1_FL D	WR_STATUS_F LD	CANCEL_FLD	START_FLD	
R	R/W1TC	R	R	R	W	W	
0h	0h	0h	0h	0h	0h	0h	

Table 4-2717. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	INDIR_WR_XFER_RESV2_FLD	R	0h	Reserved
7:6	NUM_IND_OPS_DONE_FLD	R	0h	This field contains the number of indirect operations which have been completed. This is used in conjunction with the indirect completion status field [bit 5]. It is incremented by hardware when an indirect operation has completed. Write a 1 to bit 5 of this register to decrement it.
5	IND_OPS_DONE_STATUS_FLD	R/W1TC	0h	Indirect Completion Status: This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it.
4	WR_QUEUED_FLD	R	0h	Two indirect write operations have been queued
3	INDIR_WR_XFER_RESV1_FLD	R	0h	Reserved
2	WR_STATUS_FLD	R	0h	Indirect Write Status: Indirect write operation in progress [status]
1	CANCEL_FLD	W	0h	Cancel Indirect Write: Writing a 1 to this bit will cancel all ongoing indirect write operations.
0	START_FLD	W	0h	Start Indirect Write: Writing a 1 to this bit will trigger an indirect write operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect write operation.

4.7.2.60 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Register

4.7.2.60.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Register (Offset = 74h) [reset = FFFFFFFFh]

Indirect Write Transfer Watermark Register.

Return to [Summary Table](#)

Table 4-2718. Instance Table

Instance Name	Physical Address
FSS0	5380 8074h

Figure 4-1332. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Name Register

31	30	29	28	27	26	25	24
LEVEL_FLD							
R/W							
FFFFFFFh							
23	22	21	20	19	18	17	16
LEVEL_FLD							
R/W							
FFFFFFFh							
15	14	13	12	11	10	9	8
LEVEL_FLD							
R/W							
FFFFFFFh							
7	6	5	4	3	2	1	0
LEVEL_FLD							
R/W							
FFFFFFFh							

Table 4-2719. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LEVEL_FLD	R/W	FFFFFFFh	Watermark Value: This represents the maximum fill level of the SRAM before a DMA peripheral access is permitted. When the SRAM fill level falls below the watermark, an interrupt is also generated. This field can be disabled by Writing a value of all ones.

4.7.2.61 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Register

4.7.2.61.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Register (Offset = 78h) [reset = 0h]

Indirect Write Transfer Start Address Register.

Return to [Summary Table](#)

Table 4-2720. Instance Table

Instance Name	Physical Address
FSS0	5380 8078h

Figure 4-1333. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 4-2721. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	Start of Indirect Access: This is the start address from which the indirect access will commence its READ operation.

4.7.2.62 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Register

4.7.2.62.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Register (Offset = 7Ch) [reset = 0h]

Indirect Write Transfer Number Bytes Register.

Return to [Summary Table](#)

Table 4-2722. Instance Table

Instance Name	Physical Address
FSS0	5380 807Ch

Figure 4-1334. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Name Register

31	30	29	28	27	26	25	24
VALUE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE_FLD							
R/W							
0h							

Table 4-2723. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE_FLD	R/W	0h	Indirect Number of Bytes: This is the number of bytes that the indirect access will consume. This can be bigger than the configured size of SRAM.

4.7.2.63 OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Register

4.7.2.63.1 OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Register (Offset = 80h) [reset = 4h]

Indirect Trigger Address Range Register.

Return to [Summary Table](#)

Table 4-2724. Instance Table

Instance Name	Physical Address
FSS0	5380 8080h

Figure 4-1335. OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Name Register

31	30	29	28	27	26	25	24
IND_RANGE_RESV1_FLD							
R							
0h							
23	22	21	20	19	18	17	16
IND_RANGE_RESV1_FLD							
R							
0h							
15	14	13	12	11	10	9	8
IND_RANGE_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
IND_RANGE_RESV1_FLD				IND_RANGE_WIDTH_FLD			
R				R/W			
0h				4h			

Table 4-2725. OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	IND_RANGE_RESV1_FLD	R	0h	Reserved
3:0	IND_RANGE_WIDTH_FLD	R/W	4h	This is the address offset of Indirect Trigger Address Register.

4.7.2.64 OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Register

4.7.2.64.1 OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Register (Offset = 8Ch) [reset = 0h]

Flash Command Control Memory Register.

Return to [Summary Table](#)

Table 4-2726. Instance Table

Instance Name	Physical Address
FSS0	5380 808Ch

Figure 4-1336. OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Name Register

31	30	29	28	27	26	25	24
FLASH_COMMAND_CTRL_MEM_RESV1_FLD			MEM_BANK_ADDR_FLD				
R			R/W				
0h			0h				
23	22	21	20	19	18	17	16
MEM_BANK_ADDR_FLD			FLASH_COMMAND_CTRL_MEM_RESV2_FLD		NB_OF_STIG_READ_BYTES_FLD		
R/W			R		R/W		
0h			0h		0h		
15	14	13	12	11	10	9	8
MEM_BANK_READ_DATA_FLD							
R							
0h							
7	6	5	4	3	2	1	0
FLASH_COMMAND_CTRL_MEM_RESV3_FLD					MEM_BANK_REQ_IN_PROGRESS_FLD		TRIGGER_MEM_BANK_REQ_FLD
R					R		W
0h					0h		0h

Table 4-2727. OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	FLASH_COMMAND_CTRL_MEM_RESV1_FLD	R	0h	Reserved
28:20	MEM_BANK_ADDR_FLD	R/W	0h	The address of the Memory Bank which data will be read from.
19	FLASH_COMMAND_CTRL_MEM_RESV2_FLD	R	0h	Reserved
18:16	NB_OF_STIG_READ_BYTES_FLD	R/W	0h	It defines the number of read bytes for the extended STIG.
15:8	MEM_BANK_READ_DATA_FLD	R	0h	Last requested data from the STIG Memory Bank.
7:2	FLASH_COMMAND_CTRL_MEM_RESV3_FLD	R	0h	Reserved
1	MEM_BANK_REQ_IN_PROGRESS_FLD	R	0h	Memory Bank data request in progress.
0	TRIGGER_MEM_BANK_REQ_FLD	W	0h	Trigger the Memory Bank data request.

4.7.2.65 OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register

4.7.2.65.1 OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register (Offset = 90h) [reset = 0h]

Flash Command Control Register.

Return to [Summary Table](#)**Table 4-2728. Instance Table**

Instance Name	Physical Address
FSS0	5380 8090h

Figure 4-1337. OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Name Register

31	30	29	28	27	26	25	24
CMD_OPCODE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ENB_READ_DATA_FLD	NUM_RD_DATA_BYTES_FLD			ENB_CMD_ADDR_FLD	ENB_MODE_BIT_FLD	NUM_ADDR_BYTES_FLD	
R/W	R/W			R/W	R/W	R/W	
0h	0h			0h	0h	0h	
15	14	13	12	11	10	9	8
ENB_WRITE_DATA_FLD	NUM_WR_DATA_BYTES_FLD			NUM_DUMMY_CYCLES_FLD			
R/W	R/W			R/W			
0h	0h			0h			
7	6	5	4	3	2	1	0
NUM_DUMMY_CYCLES_FLD	FLASH_CMD_CTRL_RESV1_FLD				STIG_MEM_BANK_EN_FLD	CMD_EXEC_STATUS_FLD	CMD_EXEC_FLD
R/W	R				R/W	R	W
0h	0h				0h	0h	0h

Table 4-2729. OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	CMD_OPCODE_FLD	R/W	0h	Command Opcode: The command opcode field should be setup before triggering the command. For example, 0x20 maps to SubSector Erase. Writing to the execute field [bit 0] of this register launches the command. NOTE : Using this approach to issue commands to the device will make use of the instruction type of the device instruction configuration register. If this field is set to 2'b00, then the command opcode, command address, command dummy bytes and command data will all be transferred in a serial fashion. If this field is set to 2'b01, then the command opcode, command address, command dummy bytes and command data will all be transferred in parallel using DQ0 and DQ1 pins. If this field is set to 2'b10, then the command opcode, command address, command dummy bytes and command data will all be transferred in parallel using DQ0, DQ1, DQ2 and DQ3 pins.
23	ENB_READ_DATA_FLD	R/W	0h	Read Data Enable: Set to 1 if the command specified in the command opcode field [bits 31:24] requires read data bytes to be received from the device.
22:20	NUM_RD_DATA_BYTES_FLD	R/W	0h	Number of Read Data Bytes: Up to 8 data bytes may be read using this command. Set to 0 for 1 byte and 7 for 8 bytes.
19	ENB_CMD_ADDR_FLD	R/W	0h	Command Address Enable: Set to 1 if the command specified in bits 31:24 requires an address. This should be setup before triggering the command via Writing a 1 to the execute field.

Table 4-2729. OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18	ENB_MODE_BIT_FLD	R/W	0h	Mode Bit Enable: Set to 1 to ensure the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes.
17:16	NUM_ADDR_BYTES_FLD	R/W	0h	Number of Address Bytes: Set to the number of address bytes required [the address itself is programmed in the FLASH COMMAND ADDRESS REGISTERS]. This should be setup before triggering the command via bit 0 of this register. 2'b00 : 1 address byte 2'b01 : 2 address bytes 2'b10 : 3 address bytes 2'b11 : 4 address bytes
15	ENB_WRITE_DATA_FLD	R/W	0h	Write Data Enable: Set to 1 if the command specified in the command opcode field requires write data bytes to be sent to the device.
14:12	NUM_WR_DATA_BYTES_FLD	R/W	0h	Number of Write Data Bytes: Up to 8 Data bytes may be written using this command Set to 0 for 1 byte, 7 for 8 bytes.
11:7	NUM_DUMMY_CYCLES_FLD	R/W	0h	Number of Dummy cycles: Set to the number of dummy cycles required. This should be setup before triggering the command via the execute field of this register.
6:3	FLASH_CMD_CTRL_RESERVED1_FLD	R	0h	Reserved
2	STIG_MEM_BANK_EN_FLD	R/W	0h	STIG Memory Bank enable bit.
1	CMD_EXEC_STATUS_FLD	R	0h	Command execution in progress.
0	CMD_EXEC_FLD	W	0h	Execute the command.

4.7.2.66 OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Register

4.7.2.66.1 OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Register (Offset = 94h) [reset = 0h]

Flash Command Address Register.

Return to [Summary Table](#)

Table 4-2730. Instance Table

Instance Name	Physical Address
FSS0	5380 8094h

Figure 4-1338. OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 4-2731. OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	Command Address: This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the address used by the command specified in the opcode field [bits 31:24] of the Flash Command Control register.

4.7.2.67 OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Register

4.7.2.67.1 OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Register (Offset = A0h) [reset = 0h]

Flash Command Read Data Register (Lower).

Return to [Summary Table](#)

Table 4-2732. Instance Table

Instance Name	Physical Address
FSS0	5380 80A0h

Figure 4-1339. OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R							
0h							

Table 4-2733. OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R	0h	This is the data that is returned by the flash device for any status or configuration read operation carried out by triggering the event in the control register. The register will be valid when the polling bit in the control register is low.

4.7.2.68 OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Register

4.7.2.68.1 OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Register (Offset = A4h) [reset = 0h]

Flash Command Read Data Register (Upper).

Return to [Summary Table](#)

Table 4-2734. Instance Table

Instance Name	Physical Address
FSS0	5380 80A4h

Figure 4-1340. OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R							
0h							

Table 4-2735. OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R	0h	This is the data that is returned by the FLASH device for any status or configuration read operation carried out by triggering the event in the control register. The register will be valid when the polling bit in the control register is low.

4.7.2.69 OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Register

4.7.2.69.1 OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Register (Offset = A8h) [reset = 0h]

Flash Command Write Data Register (Lower).

Return to [Summary Table](#)

Table 4-2736. Instance Table

Instance Name	Physical Address
FSS0	5380 80A8h

Figure 4-1341. OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R/W							
0h							

Table 4-2737. OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R/W	0h	Command Write Data Lower Byte: This is the command write data lower byte. This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the data that is to be written to the flash for any status or configuration write operation carried out by triggering the event in the Flash Command Control register.

4.7.2.70 OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Register

4.7.2.70.1 OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Register (Offset = ACh) [reset = 0h]

Flash Command Write Data Register (Upper).

Return to [Summary Table](#)

Table 4-2738. Instance Table

Instance Name	Physical Address
FSS0	5380 80ACh

Figure 4-1342. OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R/W							
0h							

Table 4-2739. OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R/W	0h	Command Write Data Upper Byte: This is the command write data upper byte. This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the data that is to be written to the flash for any status or configuration write operation carried out by triggering the event in the Flash Command Control register.

4.7.2.71 OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Register

4.7.2.71.1 OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Register (Offset = B0h) [reset = 0h]

Polling Flash Status Register.

Return to [Summary Table](#)

Table 4-2740. Instance Table

Instance Name	Physical Address
FSS0	5380 80B0h

Figure 4-1343. OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Name Register

31	30	29	28	27	26	25	24
DEVICE_STATUS_RSVD_FLD2							
R							
0h							
23	22	21	20	19	18	17	16
DEVICE_STATUS_RSVD_FLD2				DEVICE_STATUS_NB_DUMMY			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
DEVICE_STATUS_RSVD_FLD1							DEVICE_STAT US_VALID_FLD
R							R
0h							0h
7	6	5	4	3	2	1	0
DEVICE_STATUS_FLD							
R							
0h							

Table 4-2741. OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	DEVICE_STATUS_RSVD_FLD2	R	0h	Reserved
19:16	DEVICE_STATUS_NB_DUMMY	R/W	0h	Number of dummy cycles for auto-polling
15:9	DEVICE_STATUS_RSVD_FLD1	R	0h	Reserved
8	DEVICE_STATUS_VALID_FLD	R	0h	Device Status Valid: This should be set when value in bits from 7 to 0 is valid.
7:0	DEVICE_STATUS_FLD	R	0h	Defines actual Status Register of Device

4.7.2.72 OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Register

4.7.2.72.1 OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Register (Offset = B4h) [reset = 4000000h]

PHY Configuration Register.

Return to [Summary Table](#)

Table 4-2742. Instance Table

Instance Name	Physical Address
FSS0	5380 80B4h

Figure 4-1344. OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Name Register

31	30	29	28	27	26	25	24
PHY_CONFIG_RESYNC_FLD	PHY_CONFIG_RESET_FLD	PHY_CONFIG_RX_DLL_BYPASS_FLD	PHY_CONFIG_RESV2_FLD				
W	W	R/W	R				
0h	1h	0h	0h				
23	22	21	20	19	18	17	16
PHY_CONFIG_RESV2_FLD	PHY_CONFIG_TX_DLL_DELAY_FLD						
R	R/W						
0h	0h						
15	14	13	12	11	10	9	8
PHY_CONFIG_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
PHY_CONFIG_RESV1_FLD	PHY_CONFIG_RX_DLL_DELAY_FLD						
R	R/W						
0h	0h						

Table 4-2743. OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PHY_CONFIG_RESYNC_FLD	W	0h	This bit is used for re-synchronisation delay lines to update them with values from TX DLL Delay and RX DLL Delay fields.
30	PHY_CONFIG_RESET_FLD	W	1h	DLL Reset bit: This bit is used for reset of Delay Lines by software.
29	PHY_CONFIG_RX_DLL_BYPASS_FLD	R/W	0h	RX DLL Bypass: This field determines id RX DLL is bypassed.
28:23	PHY_CONFIG_RESV2_FLD	R	0h	Reserved
22:16	PHY_CONFIG_TX_DLL_DELAY_FLD	R/W	0h	TX DLL Delay: This field determines the number of delay elements to insert on data path between ref_clk and spi_clk.
15:7	PHY_CONFIG_RESV1_FLD	R	0h	Reserved
6:0	PHY_CONFIG_RX_DLL_DELAY_FLD	R/W	0h	RX DLL Delay: This field determines the number of delay elements to insert on data path between ref_clk and rx_dll_clk.

4.7.2.73 OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Register

4.7.2.73.1 OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Register (Offset = B8h) [reset = 800000h]

PHY DLL Master Control Register.

Return to [Summary Table](#)

Table 4-2744. Instance Table

Instance Name	Physical Address
FSS0	5380 80B8h

Figure 4-1345. OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
PHY_MASTER_CONTROL_RESV3_FLD							PHY_MASTER_LOCK_MODE_FLD
R							R/W
0h							0h
23	22	21	20	19	18	17	16
PHY_MASTER_BYPASS_MODE_FLD	PHY_MASTER_PHASE_DETECT_SELECTOR_FLD			PHY_MASTER_CONTROL_RESV2_FLD	PHY_MASTER_NB_INDICATIONS_FLD		
R/W	R/W			R	R/W		
1h	0h			0h	0h		
15	14	13	12	11	10	9	8
PHY_MASTER_CONTROL_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
PHY_MASTER_CONTROL_RESV0_FLD	PHY_MASTER_INITIAL_DELAY_FLD						
R	R/W						
0h	0h						

Table 4-2745. OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	PHY_MASTER_CONTROL_RESV3_FLD	R	0h	Reserved
24	PHY_MASTER_LOCK_MODE_FLD	R/W	0h	Determines if the master delay line locks on a full cycle or half cycle of delay.
23	PHY_MASTER_BYPASS_MODE_FLD	R/W	1h	Controls the bypass mode of the master and target DLLs.
22:20	PHY_MASTER_PHASE_DETECT_SELECTOR_FLD	R/W	0h	Selects the number of delay elements to be inserted between the phase detect flip-flops.
19	PHY_MASTER_CONTROL_RESV2_FLD	R	0h	Reserved
18:16	PHY_MASTER_NB_INDICATIONS_FLD	R/W	0h	Holds the number of consecutive increment or decrement indications.
15:7	PHY_MASTER_CONTROL_RESV1_FLD	R	0h	Reserved
6:0	PHY_MASTER_INITIAL_DELAY_FLD	R/W	0h	This value is the initial delay value for the DLL.

4.7.2.74 OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Register

4.7.2.74.1 OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Register (Offset = BCh) [reset = 0h]

DLL Observable Register Lower.

Return to [Summary Table](#)

Table 4-2746. Instance Table

Instance Name	Physical Address
FSS0	5380 80BCh

Figure 4-1346. OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Name Register

31	30	29	28	27	26	25	24
DLL_OBSERVABLE_LOWER_DLL_LOCK_INC_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DLL_OBSERVABLE_LOWER_DLL_LOCK_DEC_FLD							
R							
0h							
15	14	13	12	11	10	9	8
DLL_OBSERVABLE_LOWER_LOOPBACK_LOCK_FLD	DLL_OBSERVABLE_LOWER_LOCK_VALUE_FLD						
R	R						
0h	0h						
7	6	5	4	3	2	1	0
DLL_OBSERVABLE_LOWER_UNLOCK_COUNTER_FLD					DLL_OBSERVABLE_LOWER_LOCK_MODE_FLD		DLL_OBSERVABLE_LOWER_DLL_LOCK_FLD
R					R		R
0h					0h		0h

Table 4-2747. OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	DLL_OBSERVABLE_LOWER_DLL_LOCK_INC_FLD	R	0h	Holds the state of the cumulative dll_lock_inc register.
23:16	DLL_OBSERVABLE_LOWER_DLL_LOCK_DEC_FLD	R	0h	Holds the state of the cumulative dll_lock_dec register.
15	DLL_OBSERVABLE_LOWER_LOOPBACK_LOCK_FLD	R	0h	This bit indicates that lock of loopback is done.
14:8	DLL_OBSERVABLE_LOWER_LOCK_VALUE_FLD	R	0h	Reports the DLL encoder value from the master DLL to the target DLLs.
7:3	DLL_OBSERVABLE_LOWER_UNLOCK_COUNTER_FLD	R	0h	Reports the number of increments or decrements required for the master DLL to complete the locking process.
2:1	DLL_OBSERVABLE_LOWER_LOCK_MODE_FLD	R	0h	Defines the mode in which the DLL has achieved the lock.
0	DLL_OBSERVABLE_LOWER_DLL_LOCK_FLD	R	0h	Indicates status of DLL.

4.7.2.75 OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Register

4.7.2.75.1 OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Register (Offset = C0h) [reset = 0h]

DLL Observable Register Upper.

Return to [Summary Table](#)

Table 4-2748. Instance Table

Instance Name	Physical Address
FSS0	5380 80C0h

Figure 4-1347. OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Name Register

31	30	29	28	27	26	25	24
DLL_OBSERVABLE_UPPER_RESV2_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DLL_OBSERVABLE_UPPER_RESV2_FLD	DLL_OBSERVABLE_UPPER_TX_DECODER_OUTPUT_FLD						
R	R						
0h	0h						
15	14	13	12	11	10	9	8
DLL_OBSERVABLE_UPPER_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
DLL_OBSERVABLE_UPPER_RESV1_FLD	DLL_OBSERVABLE_UPPER_RX_DECODER_OUTPUT_FLD						
R	R						
0h	0h						

Table 4-2749. OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	DLL_OBSERVABLE_UPPER_RESV2_FLD	R	0h	Reserved
22:16	DLL_OBSERVABLE_UPPER_TX_DECODER_OUTPUT_FLD	R	0h	Holds the encoded value for the TX delay line for this slice.
15:7	DLL_OBSERVABLE_UPPER_RESV1_FLD	R	0h	Reserved
6:0	DLL_OBSERVABLE_UPPER_RX_DECODER_OUTPUT_FLD	R	0h	Holds the encoded value for the RX delay line for this slice.

4.7.2.76 OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Register

4.7.2.76.1 OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Register (Offset = E0h) [reset = 13EDFA00h]

Opcode Extension Register (Lower).

Return to [Summary Table](#)

Table 4-2750. Instance Table

Instance Name	Physical Address
FSS0	5380 80E0h

Figure 4-1348. OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Name Register

31	30	29	28	27	26	25	24
EXT_READ_OPCODE_FLD							
R/W							
13h							
23	22	21	20	19	18	17	16
EXT_WRITE_OPCODE_FLD							
R/W							
EDh							
15	14	13	12	11	10	9	8
EXT_POLL_OPCODE_FLD							
R/W							
FAh							
7	6	5	4	3	2	1	0
EXT_STIG_OPCODE_FLD							
R/W							
0h							

Table 4-2751. OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	EXT_READ_OPCODE_FLD	R/W	13h	Supplement byte of any Read Opcode
23:16	EXT_WRITE_OPCODE_FLD	R/W	EDh	Supplement byte of any Write Opcode
15:8	EXT_POLL_OPCODE_FLD	R/W	FAh	Supplement byte of any Polling Opcode
7:0	EXT_STIG_OPCODE_FLD	R/W	0h	Supplement byte of any STIG Opcode

4.7.2.77 OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Register

4.7.2.77.1 OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Register (Offset = E4h) [reset = 6F90000h]

Opcode Extension Register (Upper).

Return to [Summary Table](#)

Table 4-2752. Instance Table

Instance Name	Physical Address
FSS0	5380 80E4h

Figure 4-1349. OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Name Register

31	30	29	28	27	26	25	24
WEL_OPCODE_FLD							
R/W							
6h							
23	22	21	20	19	18	17	16
EXT_WEL_OPCODE_FLD							
R/W							
F9h							
15	14	13	12	11	10	9	8
OPCODE_EXT_UPPER_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
OPCODE_EXT_UPPER_RESV1_FLD							
R							
0h							

Table 4-2753. OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	WEL_OPCODE_FLD	R/W	6h	First byte of any WEL Opcode
23:16	EXT_WEL_OPCODE_FLD	R/W	F9h	Supplement byte of any WEL Opcode
15:0	OPCODE_EXT_UPPER_RESV1_FLD	R	0h	Reserved

4.7.2.78 OSPI_FLASH_CFG_MODULE_ID_REG Register

4.7.2.78.1 OSPI_FLASH_CFG_MODULE_ID_REG Register (Offset = FCh) [reset = 3000300h]

Module ID Register.

Return to [Summary Table](#)

Table 4-2754. Instance Table

Instance Name	Physical Address
FSS0	5380 80FCh

Figure 4-1350. OSPI_FLASH_CFG_MODULE_ID_REG Name Register

31	30	29	28	27	26	25	24
FIX_PATCH_FLD							
R							
3h							
23	22	21	20	19	18	17	16
MODULE_ID_FLD							
R							
3h							
15	14	13	12	11	10	9	8
MODULE_ID_FLD							
R							
3h							
7	6	5	4	3	2	1	0
MODULE_ID_RESV_FLD						CONF_FLD	
R						R	
0h						0h	

Table 4-2755. OSPI_FLASH_CFG_MODULE_ID_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	FIX_PATCH_FLD	R	3h	Fix/path number related to revision described by 3 LSBs of this register
23:8	MODULE_ID_FLD	R	3h	Module/Revision ID number
7:2	MODULE_ID_RESV_FLD	R	0h	Reserved
1:0	CONF_FLD	R	0h	Configuration ID number: 0 : OCTAL + PHY Configuration 1 : OCTAL Configuration 2 : QUAD + PHY Configuration 3 : QUAD Configuration

4.7.2.79 FOTA_GENREGS_FOTA_INIT Register

4.7.2.79.1 FOTA_GENREGS_FOTA_INIT Register (Offset = 0h) [reset = 15h]

This register is used to initialize FOTA logic including M8051EW MCU.

Return to [Summary Table](#)

Table 4-2756. Instance Table

Instance Name	Physical Address
FSS0	5380 B000h

Figure 4-1351. FOTA_GENREGS_FOTA_INIT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	MCU_STALL_EN	FUNC_MODE	PDMEM_INIT_DONE	MEMACCESS	CLKDIS	RESET	
NONE	R/W	R/W	R	R/W	R/W	R/W	R/W
0h	0h	1h	0h	1h	0h	1h	

Table 4-2757. FOTA_GENREGS_FOTA_INIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5	MCU_STALL_EN	R/W	0h	Reserved field. This field SHALL be retained at 0, which is the default value.
4	FUNC_MODE	R/W	1h	This bit is used for selection functional or debug mode. 1'b1 - M8051EW uses functional mode for regular operation. 1'b0 - M8051EW uses debug mode for debug using JTAG.
3	PDMEM_INIT_DONE	R	0h	This bit indicates that FOTA program/data memory RAM initialization is done. Until this bit is set, access to program/data memory should not be performed by software.
2	MEMACCESS	R/W	1h	This bit provides SOC CPU access to program/data memory and internal memory through FSS config interface when set. If clear, these M8051EW memories are not accessible through config interface and is fully under the control of M8051EW. Software has to ensure that M8051EW is in reset by setting bit 0 of this register when memaccess is set.
1	CLKDIS	R/W	0h	This bit holds M8051EW core clock gated when set to 1'b1. Clock to M8051EW is enabled at reset. SOC software sets this bit to put M8051EW and other FOTA logic in low power state when not used by enabling clock gating.
0	RESET	R/W	1h	This bit holds M8051EW core in reset when set to 1'b1. System firmware clears this bit after setting up program and data memories.

4.7.2.80 FOTA_GENREGS_FOTA_CTRL Register

4.7.2.80.1 FOTA_GENREGS_FOTA_CTRL Register (Offset = 4h) [reset = 0h]

This register is used to start M8051EW firmware.

Return to [Summary Table](#)

Table 4-2758. Instance Table

Instance Name	Physical Address
FSS0	5380 B004h

Figure 4-1352. FOTA_GENREGS_FOTA_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							GO
NONE							R/W1TS
0h							0h

Table 4-2759. FOTA_GENREGS_FOTA_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	GO	R/W1TS	0h	SOC CPU sets this bit to indicate to M8051EW firmware that it can start the next FOTA page write. Once go is set, SOC software has to ensure that it is set again only after receiving an interrupt (completion or error) from M8051EW. If this requirement is not followed, it could result in M8051EW firmware repeating the FOTA write erroneously. A write to this register causes an indirect write to ESFR space for M8051EW. Firmware polls until ESFR GO bit is set and then starts the FOTA write sequence. This bit is cleared by hardware when the MCU has acknowledged GO through a write to the GO_ACK ESFR bit.

4.7.2.81 FOTA_GENREGS_FOTA_ERR_INFO Register

4.7.2.81.1 FOTA_GENREGS_FOTA_ERR_INFO Register (Offset = 8h) [reset = 0h]

This register contains information from FOTA logic used when servicing `fsas_fota_stat_err_pend/` `fsas_fota_stat_err_req` interrupt. This information is used in conjunction with FOTA interrupt status register `ERR_STS_IRQ_STATUS_RAW`. Software is expected to clear the fields in this register as it is not auto cleared by hardware.

Return to [Summary Table](#)

Table 4-2760. Instance Table

Instance Name	Physical Address
FSS0	5380 B008h

Figure 4-1353. FOTA_GENREGS_FOTA_ERR_INFO Name Register

31	30	29	28	27	26	25	24	RESERVED							
NONE								0h							
23	22	21	20	19	18	17	16	RESERVED				MCU_ERR_CODE			
NONE								R/W				0h			
15	14	13	12	11	10	9	8	MCU_ERR_CODE				DAT_ERR_SSTATUS	DAT_ERR_RSTATUS		
R/W				R/W				R/W				0h			
0h				0h				0h				0h			
7	6	5	4	3	2	1	0	DAT_ERR_RSTATUS		CFG_ERR_SSTATUS			CFG_ERR_RSTATUS		
R/W		R/W			R/W			0h			0h				
0h		0h			0h			0h			0h				

Table 4-2761. FOTA_GENREGS_FOTA_ERR_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16:12	MCU_ERR_CODE	R/W	0h	This field contains error code reported by M8051EW firmware when <code>ERR_STS_IRQ_STATUS_RAW.mcu_err</code> is set. Error codes are software defined. Example encoding: 5'd0 - Flash error encountered during auto status polling, 5'd1 - Auto polling timeout error as status read from flash did not occur within expected time, 5'd2 - FOTA write timeout error where auto polling by M8051EW has indicated that flash write is still in progress after auto polling expiry time programmed in firmware, 5'd3 to 5'd31 - Reserved for future use.
11:9	DAT_ERR_SSTATUS	R/W	0h	This field contains read error status code when <code>ERR_STS_IRQ_STATUS_RAW.dat_read_err</code> interrupt flag is set
8:6	DAT_ERR_RSTATUS	R/W	0h	This field contains read error status code when <code>ERR_STS_IRQ_STATUS_RAW.dat_read_err</code> interrupt flag is set
5:3	CFG_ERR_SSTATUS	R/W	0h	This field contains read error status code when <code>ERR_STS_IRQ_STATUS_RAW.cfg_read_err</code> interrupt flag is set
2:0	CFG_ERR_RSTATUS	R/W	0h	This field contains read error status code when <code>ERR_STS_IRQ_STATUS_RAW.cfg_read_err</code> interrupt flag is set

4.7.2.82 FOTA_GENREGS_FOTA_GP0 Register

4.7.2.82.1 FOTA_GENREGS_FOTA_GP0 Register (Offset = 10h) [reset = 0h]

FOTA general purpose 0 register. SOC CPU can write to this register to pass information to M8051EW firmware through ESFR space.

Return to [Summary Table](#)

Table 4-2762. Instance Table

Instance Name	Physical Address
FSS0	5380 B010h

Figure 4-1354. FOTA_GENREGS_FOTA_GP0 Name Register

31	30	29	28	27	26	25	24
VAL3							
R/W							
0h							
23	22	21	20	19	18	17	16
VAL2							
R/W							
0h							
15	14	13	12	11	10	9	8
VAL1							
R/W							
0h							
7	6	5	4	3	2	1	0
VAL0							
R/W							
0h							

Table 4-2763. FOTA_GENREGS_FOTA_GP0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	VAL3	R/W	0h	General purpose 0 register val3.
23:16	VAL2	R/W	0h	General purpose 0 register val2.
15:8	VAL1	R/W	0h	General purpose 0 register val1.
7:0	VAL0	R/W	0h	General purpose 0 register val0.

4.7.2.83 FOTA_GENREGS_FOTA_GP1 Register

4.7.2.83.1 FOTA_GENREGS_FOTA_GP1 Register (Offset = 14h) [reset = 0h]

FOTA general purpose 1 register. M8051EW can write to this register to pass information to SOC CPU through ESR space. Interpretation for this register is software defined and can be made context dependent if required.

Return to [Summary Table](#)

Table 4-2764. Instance Table

Instance Name	Physical Address
FSS0	5380 B014h

Figure 4-1355. FOTA_GENREGS_FOTA_GP1 Name Register

31	30	29	28	27	26	25	24
VAL3							
R							
0h							
23	22	21	20	19	18	17	16
VAL2							
R							
0h							
15	14	13	12	11	10	9	8
VAL1							
R							
0h							
7	6	5	4	3	2	1	0
VAL0							
R							
0h							

Table 4-2765. FOTA_GENREGS_FOTA_GP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	VAL3	R	0h	General purpose 1 register val3.
23:16	VAL2	R	0h	General purpose 1 register val2.
15:8	VAL1	R	0h	General purpose 1 register val1.
7:0	VAL0	R	0h	General purpose 1 register val0.

4.7.2.84 FOTA_GENREGS_FOTA_ADDR Register

4.7.2.84.1 FOTA_GENREGS_FOTA_ADDR Register (Offset = 18h) [reset = 0h]

FOTA operation write address register. SOC can write to this register to preload address for FOTA write instead of having 8051 firmware to setup address. Writing this register causes an indirect write to MCU_DAT_ADDR0-MCU_DAT_ADDR3 ESFR registers that are used by the VBUSM initiator as address for the FOTA write operation. Preloading these ESFR registers through this register removes the burden from 8051 firmware and reduces 8051 code size.

Return to [Summary Table](#)

Table 4-2766. Instance Table

Instance Name	Physical Address
FSS0	5380 B018h

Figure 4-1356. FOTA_GENREGS_FOTA_ADDR Name Register

31	30	29	28	27	26	25	24
VAL3							
R/W							
0h							
23	22	21	20	19	18	17	16
VAL2							
R/W							
0h							
15	14	13	12	11	10	9	8
VAL1							
R/W							
0h							
7	6	5	4	3	2	1	0
VAL0							
R/W							
0h							

Table 4-2767. FOTA_GENREGS_FOTA_ADDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	VAL3	R/W	0h	FOTA write address bits 31:24
23:16	VAL2	R/W	0h	FOTA write address bits 23:16
15:8	VAL1	R/W	0h	FOTA write address bits 15:8
7:0	VAL0	R/W	0h	FOTA write address bits 7:0

4.7.2.85 FOTA_GENREGS_FOTA_CNT Register

4.7.2.85.1 FOTA_GENREGS_FOTA_CNT Register (Offset = 1Ch) [reset = 0h]

FOTA operation write byte count. SOC can write to this register to preload byte count based on the page size of the flash memory used. Writing this register causes an indirect write to MCU_DAT_CNT0-MCU_DAT_CNT1 ESFR registers that are used by the VBUSM initiator as the overall byte count for the FOTA write operation. VBUSM initiator performs the required number of 32-byte writes to match this overall byte count. Preloading these ESFR registers through this register removes the burden from 8051 firmware and reduces 8051 code size.

Return to [Summary Table](#)

Table 4-2768. Instance Table

Instance Name	Physical Address
FSS0	5380 B01Ch

Figure 4-1357. FOTA_GENREGS_FOTA_CNT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						VAL1	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
VAL0							
R/W							
0h							

Table 4-2769. FOTA_GENREGS_FOTA_CNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:8	VAL1	R/W	0h	FOTA write byte count bits 9:8
7:0	VAL0	R/W	0h	FOTA write byte count bits 7:0

4.7.2.86 FOTA_GENREGS_STS_IRQ_EOI Register

4.7.2.86.1 FOTA_GENREGS_STS_IRQ_EOI Register (Offset = 0h) [reset = 0h]

The End of Interrupt (EOI) Register allows the CPU to acknowledge completion of `fsas_fota_stat_intr_req` pulse interrupt. When this register is written to 1'b0, INTD logic used for converting `fsas_ecc_intr_err_pend` level interrupt to pulse will be re-armed. That is, if interrupt sources remain after writing this register to 1'b0, another pulse interrupt will be triggered by INTD. Conversely, if this register is not written to 1'b0 after `fsas_fota_stat_intr_req` pulse interrupt is received, then another pulse interrupt will not be received as INTD has not been re-armed. This register will be reset one cycle after it has been written to. Please note that the reason for writing 1'b0 is because there is only one interrupt (no interrupt aggregation) associated with this EOI and the INTD vector associated with this interrupt is 1'b0.

Return to [Summary Table](#)

Table 4-2770. Instance Table

Instance Name	Physical Address
FSS0	5380 B000h

Figure 4-1358. FOTA_GENREGS_STS_IRQ_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_VECTOR
NONE							W
0h							0h

Table 4-2771. FOTA_GENREGS_STS_IRQ_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_VECTOR	W	0h	Write 1'b0 to acknowledge <code>fsas_fota_stat_intr_req</code> pulse interrupt.

4.7.2.87 FOTA_GENREGS_STS_IRQ_STATUS_RAW Register

4.7.2.87.1 FOTA_GENREGS_STS_IRQ_STATUS_RAW Register (Offset = 4h) [reset = 0h]

The IRQ_STATUS_RAW register allows the interrupt sources to be manually set when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_intr_pend/fsas_fota_stat_intr_req interrupt output. Write 0: No action Write 1: Set event Read 0: No event pending Read 1: Event pending

Return to [Summary Table](#)

Table 4-2772. Instance Table

Instance Name	Physical Address
FSS0	5380 B004h

Figure 4-1359. FOTA_GENREGS_STS_IRQ_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FOTA_DONE
NONE							R/W1TS
0h							0h

Table 4-2773. FOTA_GENREGS_STS_IRQ_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FOTA_DONE	R/W1TS	0h	FOTA done raw status flag

4.7.2.88 FOTA_GENREGS_STS_IRQ_STATUS Register

4.7.2.88.1 FOTA_GENREGS_STS_IRQ_STATUS Register (Offset = 8h) [reset = 0h]

The IRQ_STATUS register allows the interrupt sources to be manually cleared when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_intr_pend/fsas_fota_stat_intr_req interrupt output. Write 0: No action Write 1: Clear event Read 0: No event pending Read 1: Event pending

Return to [Summary Table](#)

Table 4-2774. Instance Table

Instance Name	Physical Address
FSS0	5380 B008h

Figure 4-1360. FOTA_GENREGS_STS_IRQ_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FOTA_DONE
NONE							R/W1TC
0h							0h

Table 4-2775. FOTA_GENREGS_STS_IRQ_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FOTA_DONE	R/W1TC	0h	FOTA done status flag

4.7.2.89 FOTA_GENREGS_STS_IRQ_ENABLE_SET Register

4.7.2.89.1 FOTA_GENREGS_STS_IRQ_ENABLE_SET Register (Offset = Ch) [reset = 0h]

The IRQ_ENABLE_SET register allows the interrupt sources to be manually enabled when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_intr_pend/fsas_fota_stat_intr_req interrupt output. Write 0: No action Write 1: Enable event Read 0: Event is disabled Read 1: Event is enabled

Return to [Summary Table](#)

Table 4-2776. Instance Table

Instance Name	Physical Address
FSS0	5380 B00Ch

Figure 4-1361. FOTA_GENREGS_STS_IRQ_ENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FOTA_DONE
NONE							R/W1TS
0h							0h

Table 4-2777. FOTA_GENREGS_STS_IRQ_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FOTA_DONE	R/W1TS	0h	FOTA done enable set

4.7.2.90 FOTA_GENREGS_STS_IRQ_ENABLE_CLR Register

4.7.2.90.1 FOTA_GENREGS_STS_IRQ_ENABLE_CLR Register (Offset = 10h) [reset = 0h]

The IRQ_ENABLE_CLR register allows the interrupt sources to be manually disabled when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_intr_pend/fsas_fota_stat_intr_req interrupt output. Write 0: No action Write 1: Disable event Read 0: Event is disabled Read 1: Event is enabled

Return to [Summary Table](#)

Table 4-2778. Instance Table

Instance Name	Physical Address
FSS0	5380 B010h

Figure 4-1362. FOTA_GENREGS_STS_IRQ_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FOTA_DONE
NONE							R/W1TC
0h							0h

Table 4-2779. FOTA_GENREGS_STS_IRQ_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FOTA_DONE	R/W1TC	0h	FOTA done enable clear

4.7.2.91 FOTA_GENREGS_ERR_STS_IRQ_EOI Register

4.7.2.91.1 FOTA_GENREGS_ERR_STS_IRQ_EOI Register (Offset = 0h) [reset = 0h]

The End of Interrupt (EOI) Register allows the CPU to acknowledge completion of `fsas_fota_stat_err_req` pulse interrupt. When this register is written to 1'b0, INTD logic used for converting `fsas_ecc_intr_err_pend` level interrupt to pulse will be re-armed. That is, if interrupt sources remain after writing this register to 1'b0, another pulse interrupt will be triggered by INTD. Conversely, if this register is not written to 1'b0 after `fsas_fota_stat_err_req` pulse interrupt is received, then another pulse interrupt will not be received as INTD has not been re-armed. This register will be reset one cycle after it has been written to. Please note that the reason for writing 1'b0 is because there is only one interrupt (no interrupt aggregation) associated with this EOI and the INTD vector associated with this interrupt is 1'b0.

Return to [Summary Table](#)

Table 4-2780. Instance Table

Instance Name	Physical Address
FSS0	5380 B000h

Figure 4-1363. FOTA_GENREGS_ERR_STS_IRQ_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_VECTOR
NONE							W
0h							0h

Table 4-2781. FOTA_GENREGS_ERR_STS_IRQ_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_VECTOR	W	0h	Write 1'b0 to acknowledge <code>fsas_fota_stat_err_req</code> pulse interrupt.

4.7.2.92 FOTA_GENREGS_ERR_STS_IRQ_STATUS_RAW Register

4.7.2.92.1 FOTA_GENREGS_ERR_STS_IRQ_STATUS_RAW Register (Offset = 4h) [reset = 0h]

The IRQ_STATUS_RAW register allows the interrupt sources to be manually set when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_err_pend/fsas_fota_stat_err_req interrupt output. Write 0: No action Write 1: Set event Read 0: No event pending Read 1: Event pending

Return to [Summary Table](#)

Table 4-2782. Instance Table

Instance Name	Physical Address
FSS0	5380 B004h

Figure 4-1364. FOTA_GENREGS_ERR_STS_IRQ_STATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	MCU_ERR	DAT_WRITE_ERR	DAT_READ_ERR	CFG_WRITE_ERR	CFG_READ_ERR	RESERVED	
NONE	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	NONE	
0h	0h	0h	0h	0h	0h	0h	

Table 4-2783. FOTA_GENREGS_ERR_STS_IRQ_STATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	MCU_ERR	R/W1TS	0h	MCU error raw status flag. This is used to communicate error conditions encountered by 8051 firmware to SOC CPU. Error code is captured in FOTA_ERR_INFO.mcu_err_code field. If 8051 firmware runs into any error conditions, it sets the FOTA_ERR_STAT.mcu_err ESFR bit to 1'b1 and writes the corresponding error code into FOTA_ERR_STAT.mcu_err_code field. This causes an indirect writes to STATUS_RAW.mcu_err MMR and FOTA_ERR_INFO.mcu_err_code MMR. M8051EW firmware defines the error codes that result in this error. Please refer to FOTA_ERR_INFO.mcu_err_code MMR description for suggested encoding.
5	DAT_WRITE_ERR	R/W1TS	0h	Data interface write status error raw status flag. This error flag gets set when M8051EW performs a data write and error status is returned. The CBA error status code received is stored in FOTA_ERR_INFO.dat_err_sstatus register.
4	DAT_READ_ERR	R/W1TS	0h	Data interface read status error raw status flag. This error flag gets set when M8051EW performs a data read and error status is returned. The CBA error status code received is stored in FOTA_ERR_INFO.dat_err_rstatus register.

Table 4-2783. FOTA_GENREGS_ERR_STS_IRQ_STATUS_RAW Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	CFG_WRITE_ERR	RW1TS	0h	Config interface write status error raw status flag. This error flag gets set when M8051EW performs a configuration write and error status is returned. The CBA error status code received is stored in FOTA_ERR_INFO.cfg_err_sstatus register.
2	CFG_READ_ERR	RW1TS	0h	Config interface read status error raw status flag. This error flag gets set when M8051EW performs a configuration read and error status is returned. The CBA error status code received is stored in FOTA_ERR_INFO.cfg_err_rstatus register.
1:0	RESERVED	NONE	0h	Reserved

4.7.2.93 FOTA_GENREGS_ERR_STS_IRQ_STATUS Register

4.7.2.93.1 FOTA_GENREGS_ERR_STS_IRQ_STATUS Register (Offset = 8h) [reset = 0h]

The IRQ_STATUS register allows the interrupt sources to be manually cleared when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_err_pend/fsas_fota_stat_err_req interrupt output. Write 0: No action Write 1: Clear event Read 0: No event pending Read 1: Event pending

Return to [Summary Table](#)

Table 4-2784. Instance Table

Instance Name	Physical Address
FSS0	5380 B008h

Figure 4-1365. FOTA_GENREGS_ERR_STS_IRQ_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	MCU_ERR	DAT_WRITE_ERR	DAT_READ_ERR	CFG_WRITE_ERR	CFG_READ_ERR	RESERVED	
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	NONE	
0h	0h	0h	0h	0h	0h	0h	

Table 4-2785. FOTA_GENREGS_ERR_STS_IRQ_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	MCU_ERR	R/W1TC	0h	MCU error status flag
5	DAT_WRITE_ERR	R/W1TC	0h	Data interface write status error status flag
4	DAT_READ_ERR	R/W1TC	0h	Data interface read status error status flag
3	CFG_WRITE_ERR	R/W1TC	0h	Config interface write status error status flag
2	CFG_READ_ERR	R/W1TC	0h	Config interface read status error status flag
1:0	RESERVED	NONE	0h	Reserved

4.7.2.94 FOTA_GENREGS_ERR_STS_IRQ_ENABLE_SET Register

4.7.2.94.1 FOTA_GENREGS_ERR_STS_IRQ_ENABLE_SET Register (Offset = Ch) [reset = 0h]

The IRQ_ENABLE_SET register allows the interrupt sources to be manually enabled when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_err_pend/fsas_fota_stat_err_req interrupt output. Write 0: No action Write 1: Enable event Read 0: Event is disabled Read 1: Event is enabled

Return to [Summary Table](#)

Table 4-2786. Instance Table

Instance Name	Physical Address
FSS0	5380 B00Ch

Figure 4-1366. FOTA_GENREGS_ERR_STS_IRQ_ENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	MCU_ERR	DAT_WRITE_ERR	DAT_READ_ERR	CFG_WRITE_ERR	CFG_READ_ERR	RESERVED	
NONE	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	NONE	
0h	0h	0h	0h	0h	0h	0h	

Table 4-2787. FOTA_GENREGS_ERR_STS_IRQ_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	MCU_ERR	R/W1TS	0h	MCU error enable set
5	DAT_WRITE_ERR	R/W1TS	0h	Data interface write status error enable set
4	DAT_READ_ERR	R/W1TS	0h	Data interface read status error enable set
3	CFG_WRITE_ERR	R/W1TS	0h	Config interface write status error enable set
2	CFG_READ_ERR	R/W1TS	0h	Config interface read status error enable set
1:0	RESERVED	NONE	0h	Reserved

4.7.2.95 FOTA_GENREGS_ERR_STS_IRQ_ENABLE_CLR Register

4.7.2.95.1 FOTA_GENREGS_ERR_STS_IRQ_ENABLE_CLR Register (Offset = 10h) [reset = 0h]

The IRQ_ENABLE_CLR register allows the interrupt sources to be manually disabled when writing a 1 to a specific bit. This register corresponds to fsas_fota_stat_err_pend/fsas_fota_stat_err_req interrupt output. Write 0: No action Write 1: Disable event Read 0: Event is disabled Read 1: Event is enabled

Return to [Summary Table](#)

Table 4-2788. Instance Table

Instance Name	Physical Address
FSS0	5380 B010h

Figure 4-1367. FOTA_GENREGS_ERR_STS_IRQ_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	MCU_ERR	DAT_WRITE_ERR	DAT_READ_ERR	CFG_WRITE_ERR	CFG_READ_ERR	RESERVED	
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	NONE	
0h	0h	0h	0h	0h	0h	0h	

Table 4-2789. FOTA_GENREGS_ERR_STS_IRQ_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	MCU_ERR	R/W1TC	0h	MCU error enable clear
5	DAT_WRITE_ERR	R/W1TC	0h	Data interface write status error enable clear
4	DAT_READ_ERR	R/W1TC	0h	Data interface read status error enable clear
3	CFG_WRITE_ERR	R/W1TC	0h	Config interface write status error enable clear
2	CFG_READ_ERR	R/W1TC	0h	Config interface read status error enable clear
1:0	RESERVED	NONE	0h	Reserved

4.8 FSS_TIMEOUT_CFG

FSS_TIMEOUT_CFG

4.8.1 FSS_TIMEOUT_CFG Summaries

FSS_TIMEOUT_CFG Summaries

Table 4-2790. FSS_TIMEOUT_CFG Registers, Base Address=5340 0000h, Length=1024

Offset	Length	Register Name	FSS_TIMEOUT_CFG0 Physical Address
0h	32	FSS_TIMEOUT_CFG_PID	5340 0000h
4h	32	FSS_TIMEOUT_CFG_CFG	5340 0004h
8h	32	FSS_TIMEOUT_CFG_INFO	5340 0008h
Ch	32	FSS_TIMEOUT_CFG_ENABLE	5340 000Ch
10h	32	FSS_TIMEOUT_CFG_FLUSH	5340 0010h
14h	32	FSS_TIMEOUT_CFG_TIMEOUT	5340 0014h
18h	32	FSS_TIMEOUT_CFG_TIMER	5340 0018h
20h	32	FSS_TIMEOUT_CFG_ERR_RAW	5340 0020h
24h	32	FSS_TIMEOUT_CFG_ERR	5340 0024h
28h	32	FSS_TIMEOUT_CFG_ERR_MSK_SET	5340 0028h
2Ch	32	FSS_TIMEOUT_CFG_ERR_MSK_CLR	5340 002Ch
30h	32	FSS_TIMEOUT_CFG_ERR_TM_INFO	5340 0030h
34h	32	FSS_TIMEOUT_CFG_ERR_UN_INFO	5340 0034h
38h	32	FSS_TIMEOUT_CFG_ERR_VAL	5340 0038h
3Ch	32	FSS_TIMEOUT_CFG_ERR_TAG	5340 003Ch
40h	32	FSS_TIMEOUT_CFG_ERR_BYT	5340 0040h
44h	32	FSS_TIMEOUT_CFG_ERR_ADDR_U	5340 0044h
48h	32	FSS_TIMEOUT_CFG_ERR_ADDR_L	5340 0048h

4.8.2 FSS_TIMEOUT_CFG Registers

FSS_TIMEOUT_CFG Registers

4.8.2.1 FSS_TIMEOUT_CFG_PID Register

4.8.2.1.1 FSS_TIMEOUT_CFG_PID Register (Offset = 0h) [reset = 66067100h]

The Revision Register contains the major and minor revisions for the module.

Return to [Summary Table](#)

Table 4-2791. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0000h

Figure 4-1368. FSS_TIMEOUT_CFG_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNC			
R		R		R			
1h		2h		606h			
23	22	21	20	19	18	17	16
FUNC							
R							
606h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
Eh				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 4-2792. FSS_TIMEOUT_CFG_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	FUNC	R	606h	Module ID
15:11	RTL	R	Eh	RTL revision. Will vary depending on release.
10:8	MAJOR	R	1h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	0h	Minor revision

4.8.2.2 FSS_TIMEOUT_CFG_CFG Register

4.8.2.2.1 FSS_TIMEOUT_CFG_CFG Register (Offset = 4h) [reset = 40004h]

The Configuration Register contains information about the configuration of the gasket.

Return to [Summary Table](#)

Table 4-2793. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0004h

Figure 4-1369. FSS_TIMEOUT_CFG_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
NUM_WRITES							
R							
4h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
NUM_READS							
R							
4h							

Table 4-2794. FSS_TIMEOUT_CFG_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	NUM_WRITES	R	4h	Total Number of slots in the write scoreboard
15:8	RESERVED	NONE	0h	Reserved
7:0	NUM_READS	R	4h	Total Number of slots in the read scoreboard

4.8.2.3 FSS_TIMEOUT_CFG_INFO Register

4.8.2.3.1 FSS_TIMEOUT_CFG_INFO Register (Offset = 8h) [reset = 0h]

The Info Register contains information about the current state of the gasket.

Return to [Summary Table](#)

Table 4-2795. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0008h

Figure 4-1370. FSS_TIMEOUT_CFG_INFO Name Register

31	30	29	28	27	26	25	24
RESERVED							CUR_WRITES
NONE							R
0h							0h
23	22	21	20	19	18	17	16
CUR_WRITES							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							CUR_READS
NONE							R
0h							0h
7	6	5	4	3	2	1	0
CUR_READS							
R							
0h							

Table 4-2796. FSS_TIMEOUT_CFG_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24:16	CUR_WRITES	R	0h	Current number of occupied slots in the write scoreboard
15:9	RESERVED	NONE	0h	Reserved
8:0	CUR_READS	R	0h	Current number of occupied slots in the read scoreboard

4.8.2.4 FSS_TIMEOUT_CFG_ENABLE Register

4.8.2.4.1 FSS_TIMEOUT_CFG_ENABLE Register (Offset = Ch) [reset = 0h]

The Enable Register contains the gasket enable.

Return to [Summary Table](#)

Table 4-2797. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 000Ch

Figure 4-1371. FSS_TIMEOUT_CFG_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				EN			
NONE				R/W			
0h				0h			

Table 4-2798. FSS_TIMEOUT_CFG_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	EN	R/W	0h	Enable. 0 - Disabled, All other values - Enabled.

4.8.2.5 FSS_TIMEOUT_CFG_FLUSH Register

4.8.2.5.1 FSS_TIMEOUT_CFG_FLUSH Register (Offset = 10h) [reset = 0h]

The Flush Register contains software flush control.

Return to [Summary Table](#)

Table 4-2799. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0010h

Figure 4-1372. FSS_TIMEOUT_CFG_FLUSH Name Register

31	30	29	28	27	26	25	24
EXT_FL	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FL			
NONE				R/W			
0h				0h			

Table 4-2800. FSS_TIMEOUT_CFG_FLUSH Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EXT_FL	R	0h	The value of external flush input
30:4	RESERVED	NONE	0h	Reserved
3:0	FL	R/W	0h	SW control and indicator for whether the gasket is in flush mode. 4'b1111 - Flush mode, All other values - Normal mode.

4.8.2.6 FSS_TIMEOUT_CFG_TIMEOUT Register

4.8.2.6.1 FSS_TIMEOUT_CFG_TIMEOUT Register (Offset = 14h) [reset = 3FFFFFFh]

The Timeout Value Register contains the timeout value for scoreboarded transactions.

Return to [Summary Table](#)

Table 4-2801. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0014h

Figure 4-1373. FSS_TIMEOUT_CFG_TIMEOUT Name Register

31	30	29	28	27	26	25	24
RESERVED				TO			
NONE				R/W			
0h				3FFFFFFh			
23	22	21	20	19	18	17	16
				TO			
				R/W			
				3FFFFFFh			
15	14	13	12	11	10	9	8
				TO			
				R/W			
				3FFFFFFh			
7	6	5	4	3	2	1	0
				TO			
				R/W			
				3FFFFFFh			

Table 4-2802. FSS_TIMEOUT_CFG_TIMEOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29:0	TO	R/W	3FFFFFFh	The number of cycles in each eon. Each transaction can be outstanding for 2-3 eons before it times out.

4.8.2.7 FSS_TIMEOUT_CFG_TIMER Register

4.8.2.7.1 FSS_TIMEOUT_CFG_TIMER Register (Offset = 18h) [reset = 0h]

The Timer Register contains the current value for free-running timer.

Return to [Summary Table](#)

Table 4-2803. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0018h

Figure 4-1374. FSS_TIMEOUT_CFG_TIMER Name Register

31	30	29	28	27	26	25	24
EON		CNTR					
R		R/WTC					
0h		0h					
23	22	21	20	19	18	17	16
CNTR							
R/WTC							
0h							
15	14	13	12	11	10	9	8
CNTR							
R/WTC							
0h							
7	6	5	4	3	2	1	0
CNTR							
R/WTC							
0h							

Table 4-2804. FSS_TIMEOUT_CFG_TIMER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	EON	R	0h	Current eon
29:0	CNTR	R/WTC	0h	Current value of the free-running timer. It increments once per clock cycle when the gasket is enabled.

4.8.2.8 FSS_TIMEOUT_CFG_ERR_RAW Register

4.8.2.8.1 FSS_TIMEOUT_CFG_ERR_RAW Register (Offset = 20h) [reset = 0h]

This register contains the masked interrupt bits.

Return to [Summary Table](#)

Table 4-2805. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0020h

Figure 4-1375. FSS_TIMEOUT_CFG_ERR_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CMD	UNEXP	TIMEOUT
NONE					R/W1TS	R/W1TS	R/W1TS
0h					0h	0h	0h

Table 4-2806. FSS_TIMEOUT_CFG_ERR_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	CMD	R/W1TS	0h	Raw Command Error Interrupt
1	UNEXP	R/W1TS	0h	Raw Unexpected Error Interrupt
0	TIMEOUT	R/W1TS	0h	Raw Timeout Error Interrupt

4.8.2.9 FSS_TIMEOUT_CFG_ERR Register

4.8.2.9.1 FSS_TIMEOUT_CFG_ERR Register (Offset = 24h) [reset = 0h]

This register contains the masked interrupt bits.

Return to [Summary Table](#)

Table 4-2807. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0024h

Figure 4-1376. FSS_TIMEOUT_CFG_ERR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CMD	UNEXP	TIMEOUT
NONE					R/W1TC	R/W1TC	R/W1TC
0h					0h	0h	0h

Table 4-2808. FSS_TIMEOUT_CFG_ERR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	CMD	R/W1TC	0h	Masked Command Error Interrupt
1	UNEXP	R/W1TC	0h	Masked Unexpected Error Interrupt
0	TIMEOUT	R/W1TC	0h	Masked Timeout Error Interrupt

4.8.2.10 FSS_TIMEOUT_CFG_ERR_MSK_SET Register

4.8.2.10.1 FSS_TIMEOUT_CFG_ERR_MSK_SET Register (Offset = 28h) [reset = 7h]

This register contains interrupt mask set bits.

Return to [Summary Table](#)

Table 4-2809. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0028h

Figure 4-1377. FSS_TIMEOUT_CFG_ERR_MSK_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CMD	UNEXP	TIMEOUT
NONE					R/W1TS	R/W1TS	R/W1TS
0h					1h	1h	1h

Table 4-2810. FSS_TIMEOUT_CFG_ERR_MSK_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	CMD	R/W1TS	1h	Raw Command Error Interrupt Mask Set
1	UNEXP	R/W1TS	1h	Raw Unexpected Error Interrupt Mask Set
0	TIMEOUT	R/W1TS	1h	Raw Timeout Error Interrupt Mask Set

4.8.2.11 FSS_TIMEOUT_CFG_ERR_MSK_CLR Register

4.8.2.11.1 FSS_TIMEOUT_CFG_ERR_MSK_CLR Register (Offset = 2Ch) [reset = 7h]

This register contains interrupt mask clear bits.

Return to [Summary Table](#)

Table 4-2811. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 002Ch

Figure 4-1378. FSS_TIMEOUT_CFG_ERR_MSK_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					CMD	UNEXP	TIMEOUT
NONE					R/W1TC	R/W1TC	R/W1TC
0h					1h	1h	1h

Table 4-2812. FSS_TIMEOUT_CFG_ERR_MSK_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	CMD	R/W1TC	1h	Raw Command Error Interrupt Mask Clear
1	UNEXP	R/W1TC	1h	Raw Unexpected Error Interrupt Mask Clear
0	TIMEOUT	R/W1TC	1h	Raw Timeout Error Interrupt Mask Clear

4.8.2.12 FSS_TIMEOUT_CFG_ERR_TM_INFO Register

4.8.2.12.1 FSS_TIMEOUT_CFG_ERR_TM_INFO Register (Offset = 30h) [reset = 0h]

This register contains information about timeout interrupts.

Return to [Summary Table](#)

Table 4-2813. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0030h

Figure 4-1379. FSS_TIMEOUT_CFG_ERR_TM_INFO Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						CNT	
NONE						R/WTD	
0h						0h	

Table 4-2814. FSS_TIMEOUT_CFG_ERR_TM_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	CNT	R/WTD	0h	This field contains information about how many transactions have timed out since the last one was serviced. Writing to this register decrements the contents by the value written. The value saturates at 3.

4.8.2.13 FSS_TIMEOUT_CFG_ERR_UN_INFO Register

4.8.2.13.1 FSS_TIMEOUT_CFG_ERR_UN_INFO Register (Offset = 34h) [reset = 0h]

This register contains information about unexpected interrupts.

Return to [Summary Table](#)

Table 4-2815. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0034h

Figure 4-1380. FSS_TIMEOUT_CFG_ERR_UN_INFO Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						CNT	
NONE						R/WTD	
0h						0h	

Table 4-2816. FSS_TIMEOUT_CFG_ERR_UN_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	CNT	R/WTD	0h	This field contains information about how many unexpected responses have been received since the last one was serviced. Writing to this register decrements the contents by the value written. The value saturates at 3.

4.8.2.14 FSS_TIMEOUT_CFG_ERR_VAL Register

4.8.2.14.1 FSS_TIMEOUT_CFG_ERR_VAL Register (Offset = 38h) [reset = 0h]

This register contains information about transaction that caused the interrupt.

Return to [Summary Table](#)

Table 4-2817. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0038h

Figure 4-1381. FSS_TIMEOUT_CFG_ERR_VAL Name Register

31	30	29	28	27	26	25	24
RESERVED				RID			
NONE				R			
0h				0h			
23	22	21	20	19	18	17	16
				RID			
				R			
				0h			
15	14	13	12	11	10	9	8
RESERVED				OID			
NONE				R			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED					DIR	TYP	VAL
NONE					R	R	R
0h					0h	0h	0h

Table 4-2818. FSS_TIMEOUT_CFG_ERR_VAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:16	RID	R	0h	Route ID Indicator
15:12	RESERVED	NONE	0h	Reserved
11:8	OID	R	0h	Order ID Indicator
7:3	RESERVED	NONE	0h	Reserved
2	DIR	R	0h	Direction Indicator. 0-write. 1-read.
1	TYP	R	0h	Error Type Indicator. 0-transaction timeout. 1-unexpected response.
0	VAL	R	0h	Valid Indicator. If this field is a 1, then the contents of this and the below registers is considered valid: it contains the information about the transaction that was captured. If this field is 0 then this and the other listed registers are not valid.

4.8.2.15 FSS_TIMEOUT_CFG_ERR_TAG Register

4.8.2.15.1 FSS_TIMEOUT_CFG_ERR_TAG Register (Offset = 3Ch) [reset = 0h]

This register contains information about transaction that caused the interrupt.

Return to [Summary Table](#)

Table 4-2819. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 003Ch

Figure 4-1382. FSS_TIMEOUT_CFG_ERR_TAG Name Register

31	30	29	28	27	26	25	24
RESERVED				TAG			
NONE				R			
0h				0h			
23	22	21	20	19	18	17	16
				TAG			
				R			
				0h			
15	14	13	12	11	10	9	8
RESERVED				CID			
NONE				R			
0h				0h			
7	6	5	4	3	2	1	0
				CID			
				R			
				0h			

Table 4-2820. FSS_TIMEOUT_CFG_ERR_TAG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:16	TAG	R	0h	Command Tag Indicator consisting of replacement CID for timeout error, or SID/RID for unexpected response error.
15:12	RESERVED	NONE	0h	Reserved
11:0	CID	R	0h	Command ID Indicator. This is the original command id and is only valid on timeout error.

4.8.2.16 FSS_TIMEOUT_CFG_ERR_BYT Register

4.8.2.16.1 FSS_TIMEOUT_CFG_ERR_BYT Register (Offset = 40h) [reset = 0h]

This register contains information about transaction that caused the interrupt.

Return to [Summary Table](#)

Table 4-2821. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0040h

Figure 4-1383. FSS_TIMEOUT_CFG_ERR_BYT Name Register

31	30	29	28	27	26	25	24
RESERVED						CBYTECNT	
NONE						R	
0h						0h	
23	22	21	20	19	18	17	16
CBYTECNT							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED						OBYTECNT	
NONE						R	
0h						0h	
7	6	5	4	3	2	1	0
OBYTECNT							
R							
0h							

Table 4-2822. FSS_TIMEOUT_CFG_ERR_BYT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:16	CBYTECNT	R	0h	Current Bytecnt. For timeout error this is the number of bytes that were not returned.
15:10	RESERVED	NONE	0h	Reserved
9:0	OBYTECNT	R	0h	Original Bytecnt. This field represents the transaction cbytecnt of the original command.

4.8.2.17 FSS_TIMEOUT_CFG_ERR_ADDR_U Register

4.8.2.17.1 FSS_TIMEOUT_CFG_ERR_ADDR_U Register (Offset = 44h) [reset = 0h]

This register contains information about transaction that caused the interrupt.

Return to [Summary Table](#)

Table 4-2823. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0044h

Figure 4-1384. FSS_TIMEOUT_CFG_ERR_ADDR_U Name Register

31	30	29	28	27	26	25	24
ADDR							
R							
0h							
23	22	21	20	19	18	17	16
ADDR							
R							
0h							
15	14	13	12	11	10	9	8
ADDR							
R							
0h							
7	6	5	4	3	2	1	0
ADDR							
R							
0h							

Table 4-2824. FSS_TIMEOUT_CFG_ERR_ADDR_U Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR	R	0h	Upper bits of the address for the captured transaction. This is field is only valid for timeout error.

4.8.2.18 FSS_TIMEOUT_CFG_ERR_ADDR_L Register

4.8.2.18.1 FSS_TIMEOUT_CFG_ERR_ADDR_L Register (Offset = 48h) [reset = 0h]

This register contains information about transaction that caused the interrupt.

Return to [Summary Table](#)

Table 4-2825. Instance Table

Instance Name	Physical Address
FSS_TIMEOUT_CFG0	5340 0048h

Figure 4-1385. FSS_TIMEOUT_CFG_ERR_ADDR_L Name Register

31	30	29	28	27	26	25	24
ADDR							
R							
0h							
23	22	21	20	19	18	17	16
ADDR							
R							
0h							
15	14	13	12	11	10	9	8
ADDR							
R							
0h							
7	6	5	4	3	2	1	0
ADDR							
R							
0h							

Table 4-2826. FSS_TIMEOUT_CFG_ERR_ADDR_L Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR	R	0h	Lower bits of the address for the captured transaction. This is field is only valid for timeout error. If the address width is less than 32, then the bits above the address range will be read as 0.

4.9 RL2

RL2

4.9.1 RL2 Summaries

RL2 Summaries

Table 4-2827. RL2 Registers, Base Address=5321 2000h, Length=1024

Offset	Length	Register Name	RL2_R5SS0_CORE0 Physical Address	RL2_R5SS0_CORE1 Physical Address
0h	32	RL2_MOD_VER	5321 2000h	5321 3000h
4h	32	RL2_L2_CTRL	5321 2004h	5321 3004h
8h	32	RL2_L2_STS	5321 2008h	5321 3008h
10h	32	RL2_L2_LO	5321 2010h	5321 3010h
18h	32	RL2_L2_HI	5321 2018h	5321 3018h
78h	32	RL2_L2HC	5321 2078h	5321 3078h
7Ch	32	RL2_L2MC	5321 207Ch	5321 307Ch
80h	32	RL2_IRQSTATUS_RAW	5321 2080h	5321 3080h
84h	32	RL2_IRQSTATUS_MSK	5321 2084h	5321 3084h
88h	32	RL2_IRQENABLE_SET	5321 2088h	5321 3088h
8Ch	32	RL2_IRQENABLE_CLR	5321 208Ch	5321 308Ch
104h	32	RL2_FLC_CFG	5321 2104h	5321 3104h
108h	32	RL2_FLC_STS	5321 2108h	5321 3108h
110h	32	RL2_FLC_DBG0	5321 2110h	5321 3110h
114h	32	RL2_FLC_DBG1	5321 2114h	5321 3114h
204h	32	RL2_RAT_CFG	5321 2204h	5321 3204h
0h	32	RL2_REM_ADR_J	5321 2000h + formula	5321 3000h + formula
8h	32	RL2_REM_LEN_J	5321 2008h + formula	5321 3008h + formula
0h	32	RL2_FLC_LO_J	5321 2000h + formula	5321 3000h + formula
8h	32	RL2_FLC_HI_J	5321 2008h + formula	5321 3008h + formula
10h	32	RL2_FLC_RA_J	5321 2010h + formula	5321 3010h + formula
18h	32	RL2_FLC_CTL_J	5321 2018h + formula	5321 3018h + formula
0h	32	RL2_RAT_CTL_J	5321 2000h + formula	5321 3000h + formula
4h	32	RL2_RAT_RBA_J	5321 2004h + formula	5321 3004h + formula
8h	32	RL2_RAT_RTA_J	5321 2008h + formula	5321 3008h + formula

4.9.2 RL2 Registers

RL2 Registers

4.9.2.1 RL2_MOD_VER Register

4.9.2.1.1 RL2_MOD_VER Register (Offset = 0h) [reset = 68841900h]

The Module and Version Register identifies the module identifier and revision of the RL2 module.

Return to [Summary Table](#)

Table 4-2828. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h
RL2_R5SS0_CORE1	5321 3000h

Figure 4-1386. RL2_MOD_VER Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		884h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
884h							
15	14	13	12	11	10	9	8
RTL_VERSION				MAJOR_REVISION			
R				R			
3h				1h			
7	6	5	4	3	2	1	0
CUSTOM_REVISION		MINOR_REVISION					
R		R					
0h		0h					

Table 4-2829. RL2_MOD_VER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Module Scheme
29:28	BU	R	2h	Module Business Unit
27:16	MODULE_ID	R	884h	RL2 module ID.
15:11	RTL_VERSION	R	3h	RTL Version.
10:8	MAJOR_REVISION	R	1h	Major Revision.
7:6	CUSTOM_REVISION	R	0h	Custom Revision.
5:0	MINOR_REVISION	R	0h	Minor Revision.

4.9.2.2 RL2_L2_CTRL Register

4.9.2.2.1 RL2_L2_CTRL Register (Offset = 4h) [reset = 0h]

The control register defines the size of the remote cache data storage memory to use and whether the L2 is enabled.

Return to [Summary Table](#)

Table 4-2830. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2004h
RL2_R5SS0_CORE1	5321 3004h

Figure 4-1387. RL2_L2_CTRL Name Register

31	30	29	28	27	26	25	24
ENABLE	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						SIZE	
NONE						R/W	
0h						0h	

Table 4-2831. RL2_L2_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENABLE	R/W	0h	The ~enable field determines whether the L2 is enabled or not. Setting the enable from a 0 to 1 restarts the cache 0:Disabled 1:Enabled
30:3	RESERVED	NONE	0h	Reserved
2:0	SIZE	R/W	0h	The ~size field determines the size of the remote cache data storage memory that is currently active. This field can be change dynamically, but will cause the entire cache to be invalidated when inflight transactions have completed. Changing the ~size while ~enable is already a '1' will restart the cache. 0:8KB 1:16KB 2:32KB 3:64KB 4:128KB 5:256KB (Dual Mode) Note: Setting this field to an invalid value will result in the field being set to '0'. The remote address range registers must be setup correctly to ensure it has sufficient memory for the selected size.

4.9.2.3 RL2_L2_STS Register

4.9.2.3.1 RL2_L2_STS Register (Offset = 8h) [reset = 0h]

The Status register displays the state of the RL2 module.

Return to [Summary Table](#)

Table 4-2832. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h
RL2_R5SS0_CORE1	5321 3008h

Figure 4-1388. RL2_L2_STS Name Register

31	30	29	28	27	26	25	24
OK_TO_GO		RESERVED					
R		NONE					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2833. RL2_L2_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	OK_TO_GO	R	0h	The ~iok_to_go status bit indicates the Tag/LRU Ram has been initialized and the cache is in an operable state.
30:0	RESERVED	NONE	0h	Reserved

4.9.2.4 RL2_L2_LO Register

4.9.2.4.1 RL2_L2_LO Register (Offset = 10h) [reset = 0h]

The L2 Low address Least Significant word defines the least significant portion of the low cache address. The RL2 cache can cache a range of 1 to 16MB of cache as defined by $L2_LO \geq \text{CachedRange} \leq L2_HI$. This register is write protected when $\sim ienable$ is set.

Return to [Summary Table](#)

Table 4-2834. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2010h
RL2_R5SS0_CORE1	5321 3010h

Figure 4-1389. RL2_L2_LO Name Register

31	30	29	28	27	26	25	24
ADDRESS_LO_LSW							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDRESS_LO_LSW							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDRESS_LO_LSW					RESERVED		
R/W					NONE		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2835. RL2_L2_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	ADDRESS_LO_LSW	R/W	0h	The $\sim iaddress_lo_lsw$ defines the L2 low address[31:11] for the RL2 to cache. The remaining bits 10:0 are assumed to be zero.
10:0	RESERVED	NONE	0h	Reserved

4.9.2.5 RL2_L2_HI Register

4.9.2.5.1 RL2_L2_HI Register (Offset = 18h) [reset = 0h]

The L2 High address Least Significant word defines the least significant portion of the high cache address. The RL2 cache can cache a range of 1 to 16MB of cache as defined by $L2_LO \geq \text{CachedRange} \leq L2_HI$. This register is write protected when `~ienable` is set.

Return to [Summary Table](#)

Table 4-2836. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2018h
RL2_R5SS0_CORE1	5321 3018h

Figure 4-1390. RL2_L2_HI Name Register

31	30	29	28	27	26	25	24
ADDRESS_HI_LSW							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDRESS_HI_LSW							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDRESS_HI_LSW					RESERVED		
R/W					NONE		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2837. RL2_L2_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	ADDRESS_HI_LSW	R/W	0h	The <code>~iaddress_hi_lsw</code> defines the high address[31:11] for the RL2 to cache. The remaining bits 10:0 are assumed to be ones.
10:0	RESERVED	NONE	0h	Reserved

4.9.2.6 RL2_L2HC Register

4.9.2.6.1 RL2_L2HC Register (Offset = 78h) [reset = 0h]

The L2 HIT Counter register holds the number of L2 Hits to the Remote data storage memory.

Return to [Summary Table](#)

Table 4-2838. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2078h
RL2_R5SS0_CORE1	5321 3078h

Figure 4-1391. RL2_L2HC Name Register

31	30	29	28	27	26	25	24
HIT							
R/W							
0h							
23	22	21	20	19	18	17	16
HIT							
R/W							
0h							
15	14	13	12	11	10	9	8
HIT							
R/W							
0h							
7	6	5	4	3	2	1	0
HIT							
R/W							
0h							

Table 4-2839. RL2_L2HC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HIT	R/W	0h	The ~ihit Counts the number of hits to the L2 cache. Writing to this register will set the value written or restarting the cache will clear its contents. This field does not roll over, it will stop counting at all ones.

4.9.2.7 RL2_L2MC Register

4.9.2.7.1 RL2_L2MC Register (Offset = 7Ch) [reset = 0h]

The L2 MISS Counter register holds the number of L2 Misses to the Remote data storage memory.

Return to [Summary Table](#)

Table 4-2840. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 207Ch
RL2_R5SS0_CORE1	5321 307Ch

Figure 4-1392. RL2_L2MC Name Register

31	30	29	28	27	26	25	24
MISS							
R/W							
0h							
23	22	21	20	19	18	17	16
MISS							
R/W							
0h							
15	14	13	12	11	10	9	8
MISS							
R/W							
0h							
7	6	5	4	3	2	1	0
MISS							
R/W							
0h							

Table 4-2841. RL2_L2MC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MISS	R/W	0h	The ~imiss Counts the number of misses to the L2 cache. Writing to this register will set the value written or restarting the cache will clear its contents. This field does not roll over, it will stop counting at all ones.

4.9.2.8 RL2_IRQSTATUS_RAW Register

4.9.2.8.1 RL2_IRQSTATUS_RAW Register (Offset = 80h) [reset = 0h]

The Interrupt Raw Status Register holds the raw status of the FLC/RL2 status/error interrupts.

Return to [Summary Table](#)

Table 4-2842. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2080h
RL2_R5SS0_CORE1	5321 3080h

Figure 4-1393. RL2_IRQSTATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			FLC_DON	FLC_WRERR	FLC_RDERR	WR_HIT	WR_ERR
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2843. RL2_IRQSTATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	FLC_DON	R/W1TS	0h	The ~iflc_don bit indicates a FLC has completed the transfer to the FLC range. Write 1 to set the ~iflc_don status for diagnostic purposes. Writing a 0 has no effect.
3	FLC_WRERR	R/W1TS	0h	The ~iflc_wrerr bit indicates a write error from FLC remote range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to set the ~iflc_wrerr status for diagnostic purposes. Writing a 0 has no effect.
2	FLC_RDERR	R/W1TS	0h	The ~iflc_rderr bit indicates a read error from FLC range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to set the ~iflc_rderr status for diagnostic purposes. Writing a 0 has no effect.
1	WR_HIT	R/W1TS	0h	The ~iwr_hit bit indicates a write to the cacheable range has occurred potentially causing a coherency issue and the RL2 is logically disabled while this bit is a '1'. Write 1 to set the ~iwr_hit status for diagnostic purposes. Writing a 0 has no effect.
0	WR_ERR	R/W1TS	0h	The ~iwr_err bit indicates a write error has occurred to the remote cache data storage memory and the RL2 is logically disabled while this bit is a '1'. Write 1 to set the ~iwr_err status for diagnostic purposes. Writing a 0 has no effect.

4.9.2.9 RL2_IRQSTATUS_MSK Register

4.9.2.9.1 RL2_IRQSTATUS_MSK Register (Offset = 84h) [reset = 0h]

The Interrupt Masked Status Register holds the masked status for the FLC/RL2 status/error interrupts. Writing to this register will EOI the interrupt, that is if another interrupt is pending, a new pulse interrupt will be generated.

Return to [Summary Table](#)

Table 4-2844. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2084h
RL2_R5SS0_CORE1	5321 3084h

Figure 4-1394. RL2_IRQSTATUS_MSK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			FLC_DON	FLC_WRERR	FLC_RDERR	WR_HIT	WR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 4-2845. RL2_IRQSTATUS_MSK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	FLC_DON	R/W1TC	0h	The ~iflc_don bit indicates a FLC has completed the transfer to the FLC range. Write 1 to clear the ~iflc_don status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.
3	FLC_WRERR	R/W1TC	0h	The ~iflc_wrerr bit indicates a write error from FLC range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to clear the ~iflc_wrerr status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.
2	FLC_RDERR	R/W1TC	0h	The ~iflc_rderr bit indicates a read error from FLC range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to clear the ~iflc_rderr status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.
1	WR_HIT	R/W1TC	0h	The ~iwr_hit bit indicates a write to the cacheable range has occurred potentially causing a coherency issue and the RL2 is logically disabled while this bit is a '1'. Write 1 to clear the ~iwr_hit status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.

Table 4-2845. RL2_IRQSTATUS_MSK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	WR_ERR	R/W1TC	0h	The ~iwr_err bit indicates a write error has occurred to the remote cache data storage memory and the RL2 is logically disabled while this bit is a '1'. Write 1 to clear the ~iwr_err status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.

4.9.2.10 RL2_IRQENABLE_SET Register

4.9.2.10.1 RL2_IRQENABLE_SET Register (Offset = 88h) [reset = 0h]

The Interrupt Enable Set Register holds the interrupt enable status of the FLC/RL2 status/error interrupts.

Return to [Summary Table](#)

Table 4-2846. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2088h
RL2_R5SS0_CORE1	5321 3088h

Figure 4-1395. RL2_IRQENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			EN_FLC_DON	EN_FLC_WRE RR	EN_FLC_RDERR	EN_WR_HIT	EN_WR_ERR
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 4-2847. RL2_IRQENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	EN_FLC_DON	R/W1TS	0h	Interrupt Enable Set for ~ien_flg_don status bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
3	EN_FLC_WRERR	R/W1TS	0h	Interrupt Enable Set for ~ien_flg_wreerr error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
2	EN_FLC_RDERR	R/W1TS	0h	Interrupt Enable Set for ~ien_flg_rderr error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
1	EN_WR_HIT	R/W1TS	0h	Interrupt Enable Set for ~iwr_hit error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
0	EN_WR_ERR	R/W1TS	0h	Interrupt Enable Set for ~iwr_err error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.

4.9.2.11 RL2_IRQENABLE_CLR Register

4.9.2.11.1 RL2_IRQENABLE_CLR Register (Offset = 8Ch) [reset = 0h]

The Interrupt Enable Clear Register holds the interrupt enable status of the FLC/RL2 status/error interrupts.

Return to [Summary Table](#)

Table 4-2848. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 208Ch
RL2_R5SS0_CORE1	5321 308Ch

Figure 4-1396. RL2_IRQENABLE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			EN_FLC_DON	EN_FLC_WRE RR	EN_FLC_RDERR	EN_WR_HIT	EN_WR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 4-2849. RL2_IRQENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	EN_FLC_DON	R/W1TC	0h	Interrupt Enable Clear for ~iflc_don status bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
3	EN_FLC_WRERR	R/W1TC	0h	Interrupt Enable Clear for ~iflc_wreerr error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
2	EN_FLC_RDERR	R/W1TC	0h	Interrupt Enable Clear for ~iflc_rderr error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
1	EN_WR_HIT	R/W1TC	0h	Interrupt Enable Clear for ~iwr_hit error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
0	EN_WR_ERR	R/W1TC	0h	Interrupt Enable Clear for ~iwr_err error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.

4.9.2.12 RL2_FLC_CFG Register

4.9.2.12.1 RL2_FLC_CFG Register (Offset = 104h) [reset = 504h]

The FLC Config Register contains the configuration values for the FLC.

Return to [Summary Table](#)

Table 4-2850. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2104h
RL2_R5SS0_CORE1	5321 3104h

Figure 4-1397. RL2_FLC_CFG Name Register

31	30	29	28	27	26	25	24
FIFO_BYPASS	RESERVED				FLC_EXCNT		
R/W	NONE				R/W		
0h	0h				0h		
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
ASMNUM							
R							
5h							
7	6	5	4	3	2	1	0
RANGES							
R							
4h							

Table 4-2851. RL2_FLC_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	FIFO_BYPASS	R/W	0h	Setting this bit will cause the write to remote memory for a cache miss or FLC return to force stalls on the read returns if any other data phase for a cache miss or FLC return is received. This can cause stalls on the write to force stalls on the read.
30:27	RESERVED	NONE	0h	Reserved
26:24	FLC_EXCNT	R/W	0h	The number of extra requests the FLC can send. The maximum value is 4 anything greater will default to 4. This value + 1 is the number of Reassembly Buffers used for FLC so if cache misses needed to be supported this value should be set to 4 or lower. The number of cache misses that will be allowed to be outstanding while FLC is running will be 5 - (FLC_EXCNT + 1).
23:16	RESERVED	NONE	0h	Reserved
15:8	ASMNUM	R	5h	Number of Reassembly Buffer supported
7:0	RANGES	R	4h	Number of FLC ranges supported

4.9.2.13 RL2_FLC_STS Register

4.9.2.13.1 RL2_FLC_STS Register (Offset = 108h) [reset = 0h]

The FLC Status Register will indicate the state of the FLC completion.

Return to [Summary Table](#)

Table 4-2852. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2108h
RL2_R5SS0_CORE1	5321 3108h

Figure 4-1398. RL2_FLC_STS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CPYCMP			
NONE				R			
0h				0h			

Table 4-2853. RL2_FLC_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	CPYCMP	R	0h	The ~icpycmp indicates which FLC range is complete. Each bit index indicates the FLC range is complete.

4.9.2.14 RL2_FLC_DBG0 Register

4.9.2.14.1 RL2_FLC_DBG0 Register (Offset = 110h) [reset = 0h]

The FLC Debug 0 Register holds the debug state of the FLC.

Return to [Summary Table](#)

Table 4-2854. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2110h
RL2_R5SS0_CORE1	5321 3110h

Figure 4-1399. RL2_FLC_DBG0 Name Register

31	30	29	28	27	26	25	24
FLCIF	RESERVED					FLC_OUT_CNT	
R	NONE					R	
0h	0h					0h	
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						CURFLC	
NONE						R	
0h						0h	

Table 4-2855. RL2_FLC_DBG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	FLCIF	R	0h	The ~iflcif indicates a FLC operation is in flight.
30:27	RESERVED	NONE	0h	Reserved
26:24	FLC_OUT_CNT	R	0h	The number of read requests the FLC operation has in flight.
23:2	RESERVED	NONE	0h	Reserved
1:0	CURFLC	R	0h	The ~icurflc indicates which FLC range is in flight.

4.9.2.15 RL2_FLC_DBG1 Register

4.9.2.15.1 RL2_FLC_DBG1 Register (Offset = 114h) [reset = 0h]

The FLC Debug 1 Register holds the debug address of the FLC.

Return to [Summary Table](#)

Table 4-2856. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2114h
RL2_R5SS0_CORE1	5321 3114h

Figure 4-1400. RL2_FLC_DBG1 Name Register

31	30	29	28	27	26	25	24
FLCADR							
R							
0h							
23	22	21	20	19	18	17	16
FLCADR							
R							
0h							
15	14	13	12	11	10	9	8
FLCADR							
R							
0h							
7	6	5	4	3	2	1	0
FLCADR							
R							
0h							

Table 4-2857. RL2_FLC_DBG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FLCADR	R	0h	The ~iflcaidr indicates the next FLC address to be processed if still in flight. That is all addresses less than this address have been transferred. This address is used for FLC hit when the particular FLC range is in flight. That is $FLC_LO? \geq FLCrange < \sim iflc_dbg1.flcaidr$ would result in a hit. This address will match the last FLC transferred $FLC_HI?$ when no FLC ranges are in flight.

4.9.2.16 RL2_RAT_CFG Register

4.9.2.16.1 RL2_RAT_CFG Register (Offset = 204h) [reset = 200004h]

The RAT Config Register contains the configuration values for the RAT.

Return to [Summary Table](#)

Table 4-2858. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2204h
RL2_R5SS0_CORE1	5321 3204h

Figure 4-1401. RL2_RAT_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
ADDR_WIDTH							
R							
20h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
REGIONS							
R							
4h							

Table 4-2859. RL2_RAT_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	ADDR_WIDTH	R	20h	Number of address bits
15:8	RESERVED	NONE	0h	Reserved
7:0	REGIONS	R	4h	Number of regions

4.9.2.17 RL2_REM_ADR_J Register

4.9.2.17.1 RL2_REM_ADR_J Register (Offset = 0h) [reset = 0h]

The REMote 'n' Address Least Significant word defines the least significant portion of the Remote address for remote cache data storage memory 0. The RL2 cache use up to three remote cache data storage memory ranges to place the L2 data within. The length of these ranges must be greater or equal to the size specified. This register is write protected when \sim ienable is set.

Return to [Summary Table](#)

Table 4-2860. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h + formula
RL2_R5SS0_CORE1	5321 3000h + formula

Figure 4-1402. RL2_REM_ADR_J Name Register

31	30	29	28	27	26	25	24
ADR_LSW							
R/W							
0h							
23	22	21	20	19	18	17	16
ADR_LSW							
R/W							
0h							
15	14	13	12	11	10	9	8
ADR_LSW					RESERVED		
R/W					NONE		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2861. RL2_REM_ADR_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	ADR_LSW	R/W	0h	The \sim irem0_adr_lsw defines the LSW of the remote cache data storage memory address[31:11] range 'n' for the RL2 to use for the cache. The remaining bits 10:0 are assumed to be zero.
10:0	RESERVED	NONE	0h	Reserved

4.9.2.18 RL2_REM_LEN_J Register

4.9.2.18.1 RL2_REM_LEN_J Register (Offset = 8h) [reset = 0h]

The Remote 'n' length defines the amount of remote cache data storage memory in 64 byte aligned quanta used starting from the REMote 'n' Address. The RL2 consumes remote cache data storage memory ranges in numeric order. Range 0 is consumed prior to range 1, etc. This register is write protected when ~ienable is set.

Return to [Summary Table](#)

Table 4-2862. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h + formula
RL2_R5SS0_CORE1	5321 3008h + formula

Figure 4-1403. RL2_REM_LEN_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						LEN	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
LEN							
R/W							
0h							
7	6	5	4	3	2	1	0
LEN		RESERVED					
R/W		NONE					
0h		0h					

Table 4-2863. RL2_REM_LEN_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED	NONE	0h	Reserved
18:6	LEN	R/W	0h	The ~irem0_len field specifies the length of the remote cache data storage memory 'n' to use for the RL2 cache in 64 byte quanta. That is the number of bytes specified in the remote cache data storage memory range 'n' is (~irem0_len X 64). Note: Any value greater than 4096 assumes 4096
5:0	RESERVED	NONE	0h	Reserved

4.9.2.19 RL2_FLC_LO_J Register

4.9.2.19.1 RL2_FLC_LO_J Register (Offset = 0h) [reset = 0h]

The FLC Low 'n' address defines the FLC lo address for FLC range 0. The FLC range is defined by FLC_LO0>=FLCrange<FLC_HI0. This register is write protected when ~ifenable0 is set.

Return to [Summary Table](#)

Table 4-2864. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h + formula
RL2_R5SS0_CORE1	5321 3000h + formula

Figure 4-1404. RL2_FLC_LO_J Name Register

31	30	29	28	27	26	25	24
ADR_LO							
R/W							
0h							
23	22	21	20	19	18	17	16
ADR_LO							
R/W							
0h							
15	14	13	12	11	10	9	8
ADR_LO				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2865. RL2_FLC_LO_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	ADR_LO	R/W	0h	The ~iadr0_lo defines the FLC low address[31:12] for the FLC to copy. The remaining bits 11:0 are assumed to be zero.
11:0	RESERVED	NONE	0h	Reserved

4.9.2.20 RL2_FLC_HI_J Register

4.9.2.20.1 RL2_FLC_HI_J Register (Offset = 8h) [reset = 0h]

The FLC High 'n' address defines the FLC high address for FLC range 0. The FLC range is defined by FLC_LO0>=FLCrange<FLC_HI0. This register is write protected when ~ifenable0 is set.

Return to [Summary Table](#)

Table 4-2866. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h + formula
RL2_R5SS0_CORE1	5321 3008h + formula

Figure 4-1405. RL2_FLC_HI_J Name Register

31	30	29	28	27	26	25	24
ADR_HI							
R/W							
0h							
23	22	21	20	19	18	17	16
ADR_HI							
R/W							
0h							
15	14	13	12	11	10	9	8
ADR_HI				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2867. RL2_FLC_HI_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	ADR_HI	R/W	0h	The ~iadr0_hi defines the FLC high address[31:12] for the FLC to copy. The remaining bits 11:0 are assumed to be ones.
11:0	RESERVED	NONE	0h	Reserved

4.9.2.21 RL2_FLC_RA_J Register

4.9.2.21.1 RL2_FLC_RA_J Register (Offset = 10h) [reset = 0h]

The FLC Remote Address 'n' specifies the SRAM location base address the FLC will copy slow Flash data to the SRAM. That is the SRAM is acting like a block cache for a slow device.

Return to [Summary Table](#)

Table 4-2868. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2010h + formula
RL2_R5SS0_CORE1	5321 3010h + formula

Figure 4-1406. RL2_FLC_RA_J Name Register

31	30	29	28	27	26	25	24
RADR							
R/W							
0h							
23	22	21	20	19	18	17	16
RADR							
R/W							
0h							
15	14	13	12	11	10	9	8
RADR				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2869. RL2_FLC_RA_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RADR	R/W	0h	The ~iradr0 specifies the remote SRAM address for FLC data to be copied. The SRAM must be large enough for the specified range.
11:0	RESERVED	NONE	0h	Reserved

4.9.2.22 RL2_FLC_CTL_J Register

4.9.2.22.1 RL2_FLC_CTL_J Register (Offset = 18h) [reset = 0h]

The FLC Control 'n' enables the given range FLC_LO0>=FLCrange<FLC_HI0 to be copied to the FLC_RA0 SRAM memory.

Return to [Summary Table](#)

Table 4-2870. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2018h + formula
RL2_R5SS0_CORE1	5321 3018h + formula

Figure 4-1407. RL2_FLC_CTL_J Name Register

31	30	29	28	27	26	25	24
FENABLE	RESERVED		FCOPIED	RESERVED			
R/W	NONE		R/W	NONE			
0h	0h		0h	0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 4-2871. RL2_FLC_CTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	FENABLE	R/W	0h	The ~ifenable0 enables the FLC_LO0>=FLCrange<FLC_HI0 to be copied. if the ~ifenable0 is set to zero, the range is disabled and commands forwarded directly without change.
30:29	RESERVED	NONE	0h	Reserved
28	FCOPIED	R/W	0h	The ~ifcopied0 bit indicates the FLC range has already been copied to the ~iradr0 address so a transfer is not required. Setting this bit at the same cycle or prior to setting the ~ifenable will prevent the FLC transfer but enable the mapping.
27:0	RESERVED	NONE	0h	Reserved

4.9.2.23 RL2_RAT_CTL_J Register

4.9.2.23.1 RL2_RAT_CTL_J Register (Offset = 0h) [reset = 0h]

The Control for Region 0

Return to [Summary Table](#)

Table 4-2872. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h + formula
RL2_R5SS0_CORE1	5321 3000h + formula

Figure 4-1408. RL2_RAT_CTL_J Name Register

31	30	29	28	27	26	25	24
REN	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		SIZE					
NONE		R/W					
0h		0h					

Table 4-2873. RL2_RAT_CTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	REN	R/W	0h	Enable for the Region
30:6	RESERVED	NONE	0h	Reserved
5:0	SIZE	R/W	0h	Size of the Region in Address Bits. 0-12 = 4K byte, 13 = 8KB, 14 = 16KB, 15 = 32KB, etc. up to 32-63 = 4GB.

4.9.2.24 RL2_RAT_RBA_J Register

4.9.2.24.1 RL2_RAT_RBA_J Register (Offset = 4h) [reset = 0h]

The Base Address for Region 0. This is the source address for matching to a region.

Return to [Summary Table](#)

Table 4-2874. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2004h + formula
RL2_R5SS0_CORE1	5321 3004h + formula

Figure 4-1409. RL2_RAT_RBA_J Name Register

31	30	29	28	27	26	25	24
BASE							
R/W							
0h							
23	22	21	20	19	18	17	16
BASE							
R/W							
0h							
15	14	13	12	11	10	9	8
BASE							
R/W							
0h							
7	6	5	4	3	2	1	0
BASE							
R/W							
0h							

Table 4-2875. RL2_RAT_RBA_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BASE	R/W	0h	Base Address for the Region. It must be aligned to the programmed size.

4.9.2.25 RL2_RAT_RTJ Register

4.9.2.25.1 RL2_RAT_RTJ Register (Offset = 8h) [reset = 0h]

The Translated Address Bits for Region 0

Return to [Summary Table](#)

Table 4-2876. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h + formula
RL2_R5SS0_CORE1	5321 3008h + formula

Figure 4-1410. RL2_RAT_RTJ Name Register

31	30	29	28	27	26	25	24
TRANS							
R/W							
0h							
23	22	21	20	19	18	17	16
TRANS							
R/W							
0h							
15	14	13	12	11	10	9	8
TRANS							
R/W							
0h							
7	6	5	4	3	2	1	0
TRANS							
R/W							
0h							

Table 4-2877. RL2_RAT_RTJ Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TRANS	R/W	0h	Translated Address Bits for the Region. It must be aligned to the programmed size.

4.10 MPU_16

MPU_16

4.10.1 MPU_16 Summaries

MPU_16 Summaries

Table 4-2878. MPU_16 Registers, Base Address=401C 0000h, Length=1024

Offset	Length	Register Name	MPU_R5SS0_CORE0_A HB Physical Address	MPU_R5SS0_CORE1_A HB Physical Address	MPU_SCRM2SCRPO Physical Address
0h	32	MPU_16_REVISION	401C 0000h	401E 0000h	4018 0000h
10h	32	MPU_16_INTERRUPT_RAW_STA TUS_SET	401C 0010h	401E 0010h	4018 0010h
14h	32	MPU_16_INTERRUPT_ENABLED _STATUS_CLEAR	401C 0014h	401E 0014h	4018 0014h
18h	32	MPU_16_INTERRUPT_ENABLE	401C 0018h	401E 0018h	4018 0018h
1Ch	32	MPU_16_INTERRUPT_ENABLE_ CLEAR	401C 001Ch	401E 001Ch	4018 001Ch
200h	32	MPU_16_PROGRAMMABLE_1_S TART_ADDRESS	401C 0200h	401E 0200h	4018 0200h
204h	32	MPU_16_PROGRAMMABLE_1_E ND_ADDRESS	401C 0204h	401E 0204h	4018 0204h
208h	32	MPU_16_PROGRAMMABLE_1_M PPA	401C 0208h	401E 0208h	4018 0208h
210h	32	MPU_16_PROGRAMMABLE_2_S TART_ADDRESS	401C 0210h	401E 0210h	4018 0210h
214h	32	MPU_16_PROGRAMMABLE_2_E ND_ADDRESS	401C 0214h	401E 0214h	4018 0214h
218h	32	MPU_16_PROGRAMMABLE_2_M PPA	401C 0218h	401E 0218h	4018 0218h
220h	32	MPU_16_PROGRAMMABLE_3_S TART_ADDRESS	401C 0220h	401E 0220h	4018 0220h
224h	32	MPU_16_PROGRAMMABLE_3_E ND_ADDRESS	401C 0224h	401E 0224h	4018 0224h
228h	32	MPU_16_PROGRAMMABLE_3_M PPA	401C 0228h	401E 0228h	4018 0228h
230h	32	MPU_16_PROGRAMMABLE_4_S TART_ADDRESS	401C 0230h	401E 0230h	4018 0230h
234h	32	MPU_16_PROGRAMMABLE_4_E ND_ADDRESS	401C 0234h	401E 0234h	4018 0234h
238h	32	MPU_16_PROGRAMMABLE_4_M PPA	401C 0238h	401E 0238h	4018 0238h
240h	32	MPU_16_PROGRAMMABLE_5_S TART_ADDRESS	401C 0240h	401E 0240h	4018 0240h
244h	32	MPU_16_PROGRAMMABLE_5_E ND_ADDRESS	401C 0244h	401E 0244h	4018 0244h
248h	32	MPU_16_PROGRAMMABLE_5_M PPA	401C 0248h	401E 0248h	4018 0248h
250h	32	MPU_16_PROGRAMMABLE_6_S TART_ADDRESS	401C 0250h	401E 0250h	4018 0250h
254h	32	MPU_16_PROGRAMMABLE_6_E ND_ADDRESS	401C 0254h	401E 0254h	4018 0254h
258h	32	MPU_16_PROGRAMMABLE_6_M PPA	401C 0258h	401E 0258h	4018 0258h
260h	32	MPU_16_PROGRAMMABLE_7_S TART_ADDRESS	401C 0260h	401E 0260h	4018 0260h

Table 4-2878. MPU_16 Registers, Base Address=401C 0000h, Length=1024 (continued)

Offset	Length	Register Name	MPU_R5SS0_CORE0_A HB Physical Address	MPU_R5SS0_CORE1_A HB Physical Address	MPU_SCRM2SCRPO Physical Address
264h	32	MPU_16_PROGRAMMABLE_7_E ND_ADDRESS	401C 0264h	401E 0264h	4018 0264h
268h	32	MPU_16_PROGRAMMABLE_7_M PPA	401C 0268h	401E 0268h	4018 0268h
270h	32	MPU_16_PROGRAMMABLE_8_S TART_ADDRESS	401C 0270h	401E 0270h	4018 0270h
274h	32	MPU_16_PROGRAMMABLE_8_E ND_ADDRESS	401C 0274h	401E 0274h	4018 0274h
278h	32	MPU_16_PROGRAMMABLE_8_M PPA	401C 0278h	401E 0278h	4018 0278h
280h	32	MPU_16_PROGRAMMABLE_9_S TART_ADDRESS	401C 0280h	401E 0280h	4018 0280h
284h	32	MPU_16_PROGRAMMABLE_9_E ND_ADDRESS	401C 0284h	401E 0284h	4018 0284h
288h	32	MPU_16_PROGRAMMABLE_9_M PPA	401C 0288h	401E 0288h	4018 0288h
290h	32	MPU_16_PROGRAMMABLE_10_S TART_ADDRESS	401C 0290h	401E 0290h	4018 0290h
294h	32	MPU_16_PROGRAMMABLE_10_E ND_ADDRESS	401C 0294h	401E 0294h	4018 0294h
298h	32	MPU_16_PROGRAMMABLE_10_ MPPA	401C 0298h	401E 0298h	4018 0298h
2A0h	32	MPU_16_PROGRAMMABLE_11_S TART_ADDRESS	401C 02A0h	401E 02A0h	4018 02A0h
2A4h	32	MPU_16_PROGRAMMABLE_11_E ND_ADDRESS	401C 02A4h	401E 02A4h	4018 02A4h
2A8h	32	MPU_16_PROGRAMMABLE_11_ MPPA	401C 02A8h	401E 02A8h	4018 02A8h
2B0h	32	MPU_16_PROGRAMMABLE_12_S TART_ADDRESS	401C 02B0h	401E 02B0h	4018 02B0h
2B4h	32	MPU_16_PROGRAMMABLE_12_E ND_ADDRESS	401C 02B4h	401E 02B4h	4018 02B4h
2B8h	32	MPU_16_PROGRAMMABLE_12_ MPPA	401C 02B8h	401E 02B8h	4018 02B8h
2C0h	32	MPU_16_PROGRAMMABLE_13_S TART_ADDRESS	401C 02C0h	401E 02C0h	4018 02C0h
2C4h	32	MPU_16_PROGRAMMABLE_13_E ND_ADDRESS	401C 02C4h	401E 02C4h	4018 02C4h
2C8h	32	MPU_16_PROGRAMMABLE_13_ MPPA	401C 02C8h	401E 02C8h	4018 02C8h
2D0h	32	MPU_16_PROGRAMMABLE_14_S TART_ADDRESS	401C 02D0h	401E 02D0h	4018 02D0h
2D4h	32	MPU_16_PROGRAMMABLE_14_E ND_ADDRESS	401C 02D4h	401E 02D4h	4018 02D4h
2D8h	32	MPU_16_PROGRAMMABLE_14_ MPPA	401C 02D8h	401E 02D8h	4018 02D8h
2E0h	32	MPU_16_PROGRAMMABLE_15_S TART_ADDRESS	401C 02E0h	401E 02E0h	4018 02E0h
2E4h	32	MPU_16_PROGRAMMABLE_15_E ND_ADDRESS	401C 02E4h	401E 02E4h	4018 02E4h
2E8h	32	MPU_16_PROGRAMMABLE_15_ MPPA	401C 02E8h	401E 02E8h	4018 02E8h
2F0h	32	MPU_16_PROGRAMMABLE_16_S TART_ADDRESS	401C 02F0h	401E 02F0h	4018 02F0h

Table 4-2878. MPU_16 Registers, Base Address=401C 0000h, Length=1024 (continued)

Offset	Length	Register Name	MPU_R5SS0_CORE0_A HB Physical Address	MPU_R5SS0_CORE1_A HB Physical Address	MPU_SCRM2SCRPO Physical Address
2F4h	32	MPU_16_PROGRAMMABLE_16_END_ADDRESS	401C 02F4h	401E 02F4h	4018 02F4h
2F8h	32	MPU_16_PROGRAMMABLE_16_MPPA	401C 02F8h	401E 02F8h	4018 02F8h
300h	32	MPU_16_FAULT_ADDRESS	401C 0300h	401E 0300h	4018 0300h
304h	32	MPU_16_FAULT_STATUS	401C 0304h	401E 0304h	4018 0304h
308h	32	MPU_16_FAULT_CLEAR	401C 0308h	401E 0308h	4018 0308h

Table 4-2879. MPU_16 Registers, Base Address=401C 0000h, Length=1024

Offset	Length	Register Name	MPU_SCRM2SCRPI Physical Address
0h	32	MPU_16_REVISION	401A 0000h
10h	32	MPU_16_INTERRUPT_RAW_STATUS_SET	401A 0010h
14h	32	MPU_16_INTERRUPT_ENABLED_STATUS_CLEAR	401A 0014h
18h	32	MPU_16_INTERRUPT_ENABLE	401A 0018h
1Ch	32	MPU_16_INTERRUPT_ENABLE_CLEAR	401A 001Ch
200h	32	MPU_16_PROGRAMMABLE_1_START_ADDRESS	401A 0200h
204h	32	MPU_16_PROGRAMMABLE_1_END_ADDRESS	401A 0204h
208h	32	MPU_16_PROGRAMMABLE_1_MPPA	401A 0208h
210h	32	MPU_16_PROGRAMMABLE_2_START_ADDRESS	401A 0210h
214h	32	MPU_16_PROGRAMMABLE_2_END_ADDRESS	401A 0214h
218h	32	MPU_16_PROGRAMMABLE_2_MPPA	401A 0218h
220h	32	MPU_16_PROGRAMMABLE_3_START_ADDRESS	401A 0220h
224h	32	MPU_16_PROGRAMMABLE_3_END_ADDRESS	401A 0224h
228h	32	MPU_16_PROGRAMMABLE_3_MPPA	401A 0228h
230h	32	MPU_16_PROGRAMMABLE_4_START_ADDRESS	401A 0230h
234h	32	MPU_16_PROGRAMMABLE_4_END_ADDRESS	401A 0234h
238h	32	MPU_16_PROGRAMMABLE_4_MPPA	401A 0238h
240h	32	MPU_16_PROGRAMMABLE_5_START_ADDRESS	401A 0240h
244h	32	MPU_16_PROGRAMMABLE_5_END_ADDRESS	401A 0244h
248h	32	MPU_16_PROGRAMMABLE_5_MPPA	401A 0248h
250h	32	MPU_16_PROGRAMMABLE_6_START_ADDRESS	401A 0250h
254h	32	MPU_16_PROGRAMMABLE_6_END_ADDRESS	401A 0254h
258h	32	MPU_16_PROGRAMMABLE_6_MPPA	401A 0258h
260h	32	MPU_16_PROGRAMMABLE_7_START_ADDRESS	401A 0260h
264h	32	MPU_16_PROGRAMMABLE_7_END_ADDRESS	401A 0264h
268h	32	MPU_16_PROGRAMMABLE_7_MPPA	401A 0268h
270h	32	MPU_16_PROGRAMMABLE_8_START_ADDRESS	401A 0270h
274h	32	MPU_16_PROGRAMMABLE_8_END_ADDRESS	401A 0274h
278h	32	MPU_16_PROGRAMMABLE_8_MPPA	401A 0278h
280h	32	MPU_16_PROGRAMMABLE_9_START_ADDRESS	401A 0280h
284h	32	MPU_16_PROGRAMMABLE_9_END_ADDRESS	401A 0284h
288h	32	MPU_16_PROGRAMMABLE_9_MPPA	401A 0288h
290h	32	MPU_16_PROGRAMMABLE_10_START_ADDRESS	401A 0290h
294h	32	MPU_16_PROGRAMMABLE_10_END_ADDRESS	401A 0294h
298h	32	MPU_16_PROGRAMMABLE_10_MPPA	401A 0298h
2A0h	32	MPU_16_PROGRAMMABLE_11_START_ADDRESS	401A 02A0h

Table 4-2879. MPU_16 Registers, Base Address=401C 0000h, Length=1024 (continued)

Offset	Length	Register Name	MPU_SCRM2SCR1 Physical Address
2A4h	32	MPU_16_PROGRAMMABLE_11_END_ADDRESS	401A 02A4h
2A8h	32	MPU_16_PROGRAMMABLE_11_MPPA	401A 02A8h
2B0h	32	MPU_16_PROGRAMMABLE_12_START_ADDRESS	401A 02B0h
2B4h	32	MPU_16_PROGRAMMABLE_12_END_ADDRESS	401A 02B4h
2B8h	32	MPU_16_PROGRAMMABLE_12_MPPA	401A 02B8h
2C0h	32	MPU_16_PROGRAMMABLE_13_START_ADDRESS	401A 02C0h
2C4h	32	MPU_16_PROGRAMMABLE_13_END_ADDRESS	401A 02C4h
2C8h	32	MPU_16_PROGRAMMABLE_13_MPPA	401A 02C8h
2D0h	32	MPU_16_PROGRAMMABLE_14_START_ADDRESS	401A 02D0h
2D4h	32	MPU_16_PROGRAMMABLE_14_END_ADDRESS	401A 02D4h
2D8h	32	MPU_16_PROGRAMMABLE_14_MPPA	401A 02D8h
2E0h	32	MPU_16_PROGRAMMABLE_15_START_ADDRESS	401A 02E0h
2E4h	32	MPU_16_PROGRAMMABLE_15_END_ADDRESS	401A 02E4h
2E8h	32	MPU_16_PROGRAMMABLE_15_MPPA	401A 02E8h
2F0h	32	MPU_16_PROGRAMMABLE_16_START_ADDRESS	401A 02F0h
2F4h	32	MPU_16_PROGRAMMABLE_16_END_ADDRESS	401A 02F4h
2F8h	32	MPU_16_PROGRAMMABLE_16_MPPA	401A 02F8h
300h	32	MPU_16_FAULT_ADDRESS	401A 0300h
304h	32	MPU_16_FAULT_STATUS	401A 0304h
308h	32	MPU_16_FAULT_CLEAR	401A 0308h

4.10.2 MPU_16 Registers

MPU_16 Registers

4.10.2.1 MPU_16_REVISION Register

4.10.2.1.1 MPU_16_REVISION Register (Offset = 0h) [reset = 4E815101h]

Revision.

Return to [Summary Table](#)

Table 4-2880. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0000h
MPU_R5SS0_CORE1_AHB	401E 0000h
MPU_SCRM2SCRPO	4018 0000h
MPU_SCRM2SCRPI	401A 0000h

Figure 4-1411. MPU_16_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED			MODID		
R		R			R		
1h		0h			E81h		
23	22	21	20	19	18	17	16
MODID							
R							
E81h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
Ah				1h			
7	6	5	4	3	2	1	0
REVCUSTOM		REVMIN					
R		R					
0h		1h					

Table 4-2881. MPU_16_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme.
29:28	RESERVED	R	0h	Always read a s0. Writes have no affect.
27:16	MODID	R	E81h	Module ID field.
15:11	REVRTL	R	Ah	RTL revision. Will vary depending on release.
10:8	REVMAJ	R	1h	Major revision.
7:6	REVCUSTOM	R	0h	Custom revision.
5:0	REVMIN	R	1h	Minor revision.

4.10.2.2 MPU_16_INTERRUPT_RAW_STATUS_SET Register

4.10.2.2.1 MPU_16_INTERRUPT_RAW_STATUS_SET Register (Offset = 10h) [reset = 0h]

Interrupt_Raw_Status_Set.

Return to [Summary Table](#)

Table 4-2882. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0010h
MPU_R5SS0_CORE1_AHB	401E 0010h
MPU_SCRM2SCRPO	4018 0010h
MPU_SCRM2SCRPI	401A 0010h

Figure 4-1412. MPU_16_INTERRUPT_RAW_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR	PROT_ERR
R						R/W1TS	R/W1TS
0h						0h	0h

Table 4-2883. MPU_16_INTERRUPT_RAW_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

4.10.2.3 MPU_16_INTERRUPT_ENABLED_STATUS_CLEAR Register

4.10.2.3.1 MPU_16_INTERRUPT_ENABLED_STATUS_CLEAR Register (Offset = 14h) [reset = 0h]

Interrupt_Enabled_Status_Clear.

Return to [Summary Table](#)

Table 4-2884. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0014h
MPU_R5SS0_CORE1_AHB	401E 0014h
MPU_SCRM2SCRPO	4018 0014h
MPU_SCRM2SCRPI	401A 0014h

Figure 4-1413. MPU_16_INTERRUPT_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ENABLED_ADDR_ERR	ENABLED_PROT_ERR
R						R/W0TC	R/W0TC
0h						0h	0h

Table 4-2885. MPU_16_INTERRUPT_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ENABLED_ADDR_ERR	R/W0TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W0TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

4.10.2.4 MPU_16_INTERRUPT_ENABLE Register

4.10.2.4.1 MPU_16_INTERRUPT_ENABLE Register (Offset = 18h) [reset = 0h]

Interrupt_Enable.

Return to [Summary Table](#)

Table 4-2886. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0018h
MPU_R5SS0_CORE1_AHB	401E 0018h
MPU_SCRM2SCRPO	4018 0018h
MPU_SCRM2SCRPI	401A 0018h

Figure 4-1414. MPU_16_INTERRUPT_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR_EN	PROT_ERR_EN
R						R/W1TS	R/W1TS
0h						0h	0h

Table 4-2887. MPU_16_INTERRUPT_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

4.10.2.5 MPU_16_INTERRUPT_ENABLE_CLEAR Register

4.10.2.5.1 MPU_16_INTERRUPT_ENABLE_CLEAR Register (Offset = 1Ch) [reset = 0h]

Interrupt_Enable_Clear.

Return to [Summary Table](#)

Table 4-2888. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 001Ch
MPU_R5SS0_CORE1_AHB	401E 001Ch
MPU_SCRM2SCRPO	4018 001Ch
MPU_SCRM2SCRPI	401A 001Ch

Figure 4-1415. MPU_16_INTERRUPT_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
R						R/W0TC	R/W0TC
0h						0h	0h

Table 4-2889. MPU_16_INTERRUPT_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR_EN_CLR	R/W0TC	0h	Addressing violation error enable. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W0TC	0h	Protection violation error enable. Write a 1 to clear the enable. Writing a 0 has no effect.

4.10.2.6 MPU_16_PROGRAMMABLE_1_START_ADDRESS Register

4.10.2.6.1 MPU_16_PROGRAMMABLE_1_START_ADDRESS Register (Offset = 200h) [reset = 0h]

Programmable_1_Start_Address.

Return to [Summary Table](#)

Table 4-2890. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0200h
MPU_R5SS0_CORE1_AHB	401E 0200h
MPU_SCRM2SCRPO	4018 0200h
MPU_SCRM2SCRPI	401A 0200h

Figure 4-1416. MPU_16_PROGRAMMABLE_1_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2891. MPU_16_PROGRAMMABLE_1_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.7 MPU_16_PROGRAMMABLE_1_END_ADDRESS Register

4.10.2.7.1 MPU_16_PROGRAMMABLE_1_END_ADDRESS Register (Offset = 204h) [reset = 0h]

Programmable_1_End_Address.

Return to [Summary Table](#)

Table 4-2892. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0204h
MPU_R5SS0_CORE1_AHB	401E 0204h
MPU_SCRM2SCRPO	4018 0204h
MPU_SCRM2SCRPI	401A 0204h

Figure 4-1417. MPU_16_PROGRAMMABLE_1_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2893. MPU_16_PROGRAMMABLE_1_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.8 MPU_16_PROGRAMMABLE_1_MPPA Register

4.10.2.8.1 MPU_16_PROGRAMMABLE_1_MPPA Register (Offset = 208h) [reset = 0h]

Programmable_1_MPPA.

Return to [Summary Table](#)

Table 4-2894. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0208h
MPU_R5SS0_CORE1_AHB	401E 0208h
MPU_SCRM2SCRPO	4018 0208h
MPU_SCRM2SCRPI	401A 0208h

Figure 4-1418. MPU_16_PROGRAMMABLE_1_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2895. MPU_16_PROGRAMMABLE_1_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2895. MPU_16_PROGRAMMABLE_1_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.9 MPU_16_PROGRAMMABLE_2_START_ADDRESS Register

4.10.2.9.1 MPU_16_PROGRAMMABLE_2_START_ADDRESS Register (Offset = 210h) [reset = 0h]

Programmable_2_Start_Address.

Return to [Summary Table](#)

Table 4-2896. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0210h
MPU_R5SS0_CORE1_AHB	401E 0210h
MPU_SCRM2SCRPO	4018 0210h
MPU_SCRM2SCRPI	401A 0210h

Figure 4-1419. MPU_16_PROGRAMMABLE_2_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2897. MPU_16_PROGRAMMABLE_2_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.10 MPU_16_PROGRAMMABLE_2_END_ADDRESS Register

4.10.2.10.1 MPU_16_PROGRAMMABLE_2_END_ADDRESS Register (Offset = 214h) [reset = 0h]

Programmable_2_End_Address.

Return to [Summary Table](#)

Table 4-2898. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0214h
MPU_R5SS0_CORE1_AHB	401E 0214h
MPU_SCRM2SCRPO	4018 0214h
MPU_SCRM2SCRPI	401A 0214h

Figure 4-1420. MPU_16_PROGRAMMABLE_2_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2899. MPU_16_PROGRAMMABLE_2_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.11 MPU_16_PROGRAMMABLE_2_MPPA Register

4.10.2.11.1 MPU_16_PROGRAMMABLE_2_MPPA Register (Offset = 218h) [reset = 0h]

Programmable_2_MPPA.

Return to [Summary Table](#)

Table 4-2900. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0218h
MPU_R5SS0_CORE1_AHB	401E 0218h
MPU_SCRM2SCRPO	4018 0218h
MPU_SCRM2SCRPI	401A 0218h

Figure 4-1421. MPU_16_PROGRAMMABLE_2_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2901. MPU_16_PROGRAMMABLE_2_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2901. MPU_16_PROGRAMMABLE_2_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.12 MPU_16_PROGRAMMABLE_3_START_ADDRESS Register

4.10.2.12.1 MPU_16_PROGRAMMABLE_3_START_ADDRESS Register (Offset = 220h) [reset = 0h]

Programmable_3_Start_Address.

Return to [Summary Table](#)

Table 4-2902. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0220h
MPU_R5SS0_CORE1_AHB	401E 0220h
MPU_SCRM2SCRPO	4018 0220h
MPU_SCRM2SCRPI	401A 0220h

Figure 4-1422. MPU_16_PROGRAMMABLE_3_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2903. MPU_16_PROGRAMMABLE_3_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.13 MPU_16_PROGRAMMABLE_3_END_ADDRESS Register

4.10.2.13.1 MPU_16_PROGRAMMABLE_3_END_ADDRESS Register (Offset = 224h) [reset = 0h]

Programmable_3_End_Address.

Return to [Summary Table](#)

Table 4-2904. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0224h
MPU_R5SS0_CORE1_AHB	401E 0224h
MPU_SCRM2SCRPO	4018 0224h
MPU_SCRM2SCRPI	401A 0224h

Figure 4-1423. MPU_16_PROGRAMMABLE_3_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2905. MPU_16_PROGRAMMABLE_3_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.14 MPU_16_PROGRAMMABLE_3_MPPA Register

4.10.2.14.1 MPU_16_PROGRAMMABLE_3_MPPA Register (Offset = 228h) [reset = 0h]

Programmable_3_MPPA.

Return to [Summary Table](#)

Table 4-2906. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0228h
MPU_R5SS0_CORE1_AHB	401E 0228h
MPU_SCRM2SCRPO	4018 0228h
MPU_SCRM2SCRPI	401A 0228h

Figure 4-1424. MPU_16_PROGRAMMABLE_3_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2907. MPU_16_PROGRAMMABLE_3_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2907. MPU_16_PROGRAMMABLE_3_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.15 MPU_16_PROGRAMMABLE_4_START_ADDRESS Register

4.10.2.15.1 MPU_16_PROGRAMMABLE_4_START_ADDRESS Register (Offset = 230h) [reset = 0h]

Programmable_4_Start_Address.

Return to [Summary Table](#)

Table 4-2908. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0230h
MPU_R5SS0_CORE1_AHB	401E 0230h
MPU_SCRM2SCRPO	4018 0230h
MPU_SCRM2SCRPI	401A 0230h

Figure 4-1425. MPU_16_PROGRAMMABLE_4_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2909. MPU_16_PROGRAMMABLE_4_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.16 MPU_16_PROGRAMMABLE_4_END_ADDRESS Register

4.10.2.16.1 MPU_16_PROGRAMMABLE_4_END_ADDRESS Register (Offset = 234h) [reset = 0h]

Programmable_4_End_Address.

Return to [Summary Table](#)

Table 4-2910. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0234h
MPU_R5SS0_CORE1_AHB	401E 0234h
MPU_SCRM2SCRPO	4018 0234h
MPU_SCRM2SCRPI	401A 0234h

Figure 4-1426. MPU_16_PROGRAMMABLE_4_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2911. MPU_16_PROGRAMMABLE_4_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.17 MPU_16_PROGRAMMABLE_4_MPPA Register

4.10.2.17.1 MPU_16_PROGRAMMABLE_4_MPPA Register (Offset = 238h) [reset = 0h]

Programmable_4_MPPA.

Return to [Summary Table](#)

Table 4-2912. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0238h
MPU_R5SS0_CORE1_AHB	401E 0238h
MPU_SCRM2SCRPO	4018 0238h
MPU_SCRM2SCRPI	401A 0238h

Figure 4-1427. MPU_16_PROGRAMMABLE_4_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2913. MPU_16_PROGRAMMABLE_4_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2913. MPU_16_PROGRAMMABLE_4_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.18 MPU_16_PROGRAMMABLE_5_START_ADDRESS Register

4.10.2.18.1 MPU_16_PROGRAMMABLE_5_START_ADDRESS Register (Offset = 240h) [reset = 0h]

Programmable_5_Start_Address.

Return to [Summary Table](#)

Table 4-2914. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0240h
MPU_R5SS0_CORE1_AHB	401E 0240h
MPU_SCRM2SCRPO	4018 0240h
MPU_SCRM2SCRPI	401A 0240h

Figure 4-1428. MPU_16_PROGRAMMABLE_5_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2915. MPU_16_PROGRAMMABLE_5_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.19 MPU_16_PROGRAMMABLE_5_END_ADDRESS Register

4.10.2.19.1 MPU_16_PROGRAMMABLE_5_END_ADDRESS Register (Offset = 244h) [reset = 0h]

Programmable_5_End_Address.

Return to [Summary Table](#)

Table 4-2916. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0244h
MPU_R5SS0_CORE1_AHB	401E 0244h
MPU_SCRM2SCRPO	4018 0244h
MPU_SCRM2SCRPI	401A 0244h

Figure 4-1429. MPU_16_PROGRAMMABLE_5_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2917. MPU_16_PROGRAMMABLE_5_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.20 MPU_16_PROGRAMMABLE_5_MPPA Register

4.10.2.20.1 MPU_16_PROGRAMMABLE_5_MPPA Register (Offset = 248h) [reset = 0h]

Programmable_5_MPPA.

Return to [Summary Table](#)

Table 4-2918. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0248h
MPU_R5SS0_CORE1_AHB	401E 0248h
MPU_SCRM2SCRPO	4018 0248h
MPU_SCRM2SCRPI	401A 0248h

Figure 4-1430. MPU_16_PROGRAMMABLE_5_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2919. MPU_16_PROGRAMMABLE_5_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2919. MPU_16_PROGRAMMABLE_5_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.21 MPU_16_PROGRAMMABLE_6_START_ADDRESS Register

4.10.2.21.1 MPU_16_PROGRAMMABLE_6_START_ADDRESS Register (Offset = 250h) [reset = 0h]

Programmable_6_Start_Address.

Return to [Summary Table](#)

Table 4-2920. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0250h
MPU_R5SS0_CORE1_AHB	401E 0250h
MPU_SCRM2SCRPO	4018 0250h
MPU_SCRM2SCRPI	401A 0250h

Figure 4-1431. MPU_16_PROGRAMMABLE_6_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2921. MPU_16_PROGRAMMABLE_6_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.22 MPU_16_PROGRAMMABLE_6_END_ADDRESS Register

4.10.2.22.1 MPU_16_PROGRAMMABLE_6_END_ADDRESS Register (Offset = 254h) [reset = 0h]

Programmable_6_End_Address.

Return to [Summary Table](#)

Table 4-2922. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0254h
MPU_R5SS0_CORE1_AHB	401E 0254h
MPU_SCRM2SCRPO	4018 0254h
MPU_SCRM2SCRPI	401A 0254h

Figure 4-1432. MPU_16_PROGRAMMABLE_6_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2923. MPU_16_PROGRAMMABLE_6_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.23 MPU_16_PROGRAMMABLE_6_MPPA Register

4.10.2.23.1 MPU_16_PROGRAMMABLE_6_MPPA Register (Offset = 258h) [reset = 0h]

Programmable_6_MPPA.

Return to [Summary Table](#)

Table 4-2924. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0258h
MPU_R5SS0_CORE1_AHB	401E 0258h
MPU_SCRM2SCRPO	4018 0258h
MPU_SCRM2SCRPI	401A 0258h

Figure 4-1433. MPU_16_PROGRAMMABLE_6_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2925. MPU_16_PROGRAMMABLE_6_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2925. MPU_16_PROGRAMMABLE_6_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.24 MPU_16_PROGRAMMABLE_7_START_ADDRESS Register

4.10.2.24.1 MPU_16_PROGRAMMABLE_7_START_ADDRESS Register (Offset = 260h) [reset = 0h]

Programmable_7_Start_Address.

Return to [Summary Table](#)

Table 4-2926. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0260h
MPU_R5SS0_CORE1_AHB	401E 0260h
MPU_SCRM2SCRPO	4018 0260h
MPU_SCRM2SCRPI	401A 0260h

Figure 4-1434. MPU_16_PROGRAMMABLE_7_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2927. MPU_16_PROGRAMMABLE_7_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.25 MPU_16_PROGRAMMABLE_7_END_ADDRESS Register

4.10.2.25.1 MPU_16_PROGRAMMABLE_7_END_ADDRESS Register (Offset = 264h) [reset = 0h]

Programmable_7_End_Address.

Return to [Summary Table](#)

Table 4-2928. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0264h
MPU_R5SS0_CORE1_AHB	401E 0264h
MPU_SCRM2SCRPO	4018 0264h
MPU_SCRM2SCRPI	401A 0264h

Figure 4-1435. MPU_16_PROGRAMMABLE_7_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2929. MPU_16_PROGRAMMABLE_7_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.26 MPU_16_PROGRAMMABLE_7_MPPA Register

4.10.2.26.1 MPU_16_PROGRAMMABLE_7_MPPA Register (Offset = 268h) [reset = 0h]

Programmable_7_MPPA.

Return to [Summary Table](#)

Table 4-2930. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0268h
MPU_R5SS0_CORE1_AHB	401E 0268h
MPU_SCRM2SCRPO	4018 0268h
MPU_SCRM2SCRPI	401A 0268h

Figure 4-1436. MPU_16_PROGRAMMABLE_7_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2931. MPU_16_PROGRAMMABLE_7_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2931. MPU_16_PROGRAMMABLE_7_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.27 MPU_16_PROGRAMMABLE_8_START_ADDRESS Register

4.10.2.27.1 MPU_16_PROGRAMMABLE_8_START_ADDRESS Register (Offset = 270h) [reset = 0h]

Programmable_8_Start_Address.

Return to [Summary Table](#)

Table 4-2932. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0270h
MPU_R5SS0_CORE1_AHB	401E 0270h
MPU_SCRM2SCRPO	4018 0270h
MPU_SCRM2SCRPI	401A 0270h

Figure 4-1437. MPU_16_PROGRAMMABLE_8_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2933. MPU_16_PROGRAMMABLE_8_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.28 MPU_16_PROGRAMMABLE_8_END_ADDRESS Register

4.10.2.28.1 MPU_16_PROGRAMMABLE_8_END_ADDRESS Register (Offset = 274h) [reset = 0h]

Programmable_8_End_Address.

Return to [Summary Table](#)

Table 4-2934. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0274h
MPU_R5SS0_CORE1_AHB	401E 0274h
MPU_SCRM2SCRPO	4018 0274h
MPU_SCRM2SCRPI	401A 0274h

Figure 4-1438. MPU_16_PROGRAMMABLE_8_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2935. MPU_16_PROGRAMMABLE_8_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.29 MPU_16_PROGRAMMABLE_8_MPPA Register

4.10.2.29.1 MPU_16_PROGRAMMABLE_8_MPPA Register (Offset = 278h) [reset = 0h]

Programmable_8_MPPA.

Return to [Summary Table](#)

Table 4-2936. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0278h
MPU_R5SS0_CORE1_AHB	401E 0278h
MPU_SCRM2SCRPO	4018 0278h
MPU_SCRM2SCRPI	401A 0278h

Figure 4-1439. MPU_16_PROGRAMMABLE_8_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2937. MPU_16_PROGRAMMABLE_8_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2937. MPU_16_PROGRAMMABLE_8_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.30 MPU_16_PROGRAMMABLE_9_START_ADDRESS Register

4.10.2.30.1 MPU_16_PROGRAMMABLE_9_START_ADDRESS Register (Offset = 280h) [reset = 0h]

Programmable_9_Start_Address.

Return to [Summary Table](#)

Table 4-2938. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0280h
MPU_R5SS0_CORE1_AHB	401E 0280h
MPU_SCRM2SCRPO	4018 0280h
MPU_SCRM2SCRPI	401A 0280h

Figure 4-1440. MPU_16_PROGRAMMABLE_9_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2939. MPU_16_PROGRAMMABLE_9_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.31 MPU_16_PROGRAMMABLE_9_END_ADDRESS Register

4.10.2.31.1 MPU_16_PROGRAMMABLE_9_END_ADDRESS Register (Offset = 284h) [reset = 0h]

Programmable_9_End_Address.

Return to [Summary Table](#)

Table 4-2940. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0284h
MPU_R5SS0_CORE1_AHB	401E 0284h
MPU_SCRM2SCRPO	4018 0284h
MPU_SCRM2SCRPI	401A 0284h

Figure 4-1441. MPU_16_PROGRAMMABLE_9_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2941. MPU_16_PROGRAMMABLE_9_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.32 MPU_16_PROGRAMMABLE_9_MPPA Register

4.10.2.32.1 MPU_16_PROGRAMMABLE_9_MPPA Register (Offset = 288h) [reset = 0h]

Programmable_9_MPPA.

Return to [Summary Table](#)

Table 4-2942. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0288h
MPU_R5SS0_CORE1_AHB	401E 0288h
MPU_SCRM2SCRPO	4018 0288h
MPU_SCRM2SCRPI	401A 0288h

Figure 4-1442. MPU_16_PROGRAMMABLE_9_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2943. MPU_16_PROGRAMMABLE_9_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2943. MPU_16_PROGRAMMABLE_9_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.33 MPU_16_PROGRAMMABLE_10_START_ADDRESS Register

4.10.2.33.1 MPU_16_PROGRAMMABLE_10_START_ADDRESS Register (Offset = 290h) [reset = 0h]

Programmable_10_Start_Address.

Return to [Summary Table](#)

Table 4-2944. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0290h
MPU_R5SS0_CORE1_AHB	401E 0290h
MPU_SCRM2SCRPO	4018 0290h
MPU_SCRM2SCRPI	401A 0290h

Figure 4-1443. MPU_16_PROGRAMMABLE_10_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2945. MPU_16_PROGRAMMABLE_10_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.34 MPU_16_PROGRAMMABLE_10_END_ADDRESS Register

4.10.2.34.1 MPU_16_PROGRAMMABLE_10_END_ADDRESS Register (Offset = 294h) [reset = 0h]

Programmable_10_End_Address.

Return to [Summary Table](#)

Table 4-2946. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0294h
MPU_R5SS0_CORE1_AHB	401E 0294h
MPU_SCRM2SCRPO	4018 0294h
MPU_SCRM2SCRPI	401A 0294h

Figure 4-1444. MPU_16_PROGRAMMABLE_10_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2947. MPU_16_PROGRAMMABLE_10_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.35 MPU_16_PROGRAMMABLE_10_MPPA Register

4.10.2.35.1 MPU_16_PROGRAMMABLE_10_MPPA Register (Offset = 298h) [reset = 0h]

Programmable_10_MPPA.

Return to [Summary Table](#)

Table 4-2948. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0298h
MPU_R5SS0_CORE1_AHB	401E 0298h
MPU_SCRM2SCRPO	4018 0298h
MPU_SCRM2SCRPI	401A 0298h

Figure 4-1445. MPU_16_PROGRAMMABLE_10_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2949. MPU_16_PROGRAMMABLE_10_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2949. MPU_16_PROGRAMMABLE_10_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.36 MPU_16_PROGRAMMABLE_11_START_ADDRESS Register

4.10.2.36.1 MPU_16_PROGRAMMABLE_11_START_ADDRESS Register (Offset = 2A0h) [reset = 0h]

Programmable_11_Start_Address.

Return to [Summary Table](#)

Table 4-2950. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02A0h
MPU_R5SS0_CORE1_AHB	401E 02A0h
MPU_SCRM2SCRPO	4018 02A0h
MPU_SCRM2SCRPI	401A 02A0h

Figure 4-1446. MPU_16_PROGRAMMABLE_11_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2951. MPU_16_PROGRAMMABLE_11_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.37 MPU_16_PROGRAMMABLE_11_END_ADDRESS Register

4.10.2.37.1 MPU_16_PROGRAMMABLE_11_END_ADDRESS Register (Offset = 2A4h) [reset = 0h]

Programmable_11_End_Address.

Return to [Summary Table](#)

Table 4-2952. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02A4h
MPU_R5SS0_CORE1_AHB	401E 02A4h
MPU_SCRM2SCRPO	4018 02A4h
MPU_SCRM2SCRPI	401A 02A4h

Figure 4-1447. MPU_16_PROGRAMMABLE_11_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2953. MPU_16_PROGRAMMABLE_11_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.38 MPU_16_PROGRAMMABLE_11_MPPA Register

4.10.2.38.1 MPU_16_PROGRAMMABLE_11_MPPA Register (Offset = 2A8h) [reset = 0h]

Programmable_11_MPPA.

Return to [Summary Table](#)

Table 4-2954. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02A8h
MPU_R5SS0_CORE1_AHB	401E 02A8h
MPU_SCRM2SCRPO	4018 02A8h
MPU_SCRM2SCRPI	401A 02A8h

Figure 4-1448. MPU_16_PROGRAMMABLE_11_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2955. MPU_16_PROGRAMMABLE_11_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2955. MPU_16_PROGRAMMABLE_11_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.39 MPU_16_PROGRAMMABLE_12_START_ADDRESS Register

4.10.2.39.1 MPU_16_PROGRAMMABLE_12_START_ADDRESS Register (Offset = 2B0h) [reset = 0h]

Programmable_12_Start_Address.

Return to [Summary Table](#)

Table 4-2956. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02B0h
MPU_R5SS0_CORE1_AHB	401E 02B0h
MPU_SCRM2SCRPO	4018 02B0h
MPU_SCRM2SCRPI	401A 02B0h

Figure 4-1449. MPU_16_PROGRAMMABLE_12_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2957. MPU_16_PROGRAMMABLE_12_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.40 MPU_16_PROGRAMMABLE_12_END_ADDRESS Register

4.10.2.40.1 MPU_16_PROGRAMMABLE_12_END_ADDRESS Register (Offset = 2B4h) [reset = 0h]

Programmable_12_End_Address.

Return to [Summary Table](#)

Table 4-2958. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02B4h
MPU_R5SS0_CORE1_AHB	401E 02B4h
MPU_SCRM2SCRPO	4018 02B4h
MPU_SCRM2SCRPI	401A 02B4h

Figure 4-1450. MPU_16_PROGRAMMABLE_12_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2959. MPU_16_PROGRAMMABLE_12_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.41 MPU_16_PROGRAMMABLE_12_MPPA Register

4.10.2.41.1 MPU_16_PROGRAMMABLE_12_MPPA Register (Offset = 2B8h) [reset = 0h]

Programmable_12_MPPA.

Return to [Summary Table](#)

Table 4-2960. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02B8h
MPU_R5SS0_CORE1_AHB	401E 02B8h
MPU_SCRM2SCRPO	4018 02B8h
MPU_SCRM2SCRPI	401A 02B8h

Figure 4-1451. MPU_16_PROGRAMMABLE_12_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2961. MPU_16_PROGRAMMABLE_12_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2961. MPU_16_PROGRAMMABLE_12_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.42 MPU_16_PROGRAMMABLE_13_START_ADDRESS Register

4.10.2.42.1 MPU_16_PROGRAMMABLE_13_START_ADDRESS Register (Offset = 2C0h) [reset = 0h]

Programmable_13_Start_Address.

Return to [Summary Table](#)

Table 4-2962. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02C0h
MPU_R5SS0_CORE1_AHB	401E 02C0h
MPU_SCRM2SCRPO	4018 02C0h
MPU_SCRM2SCRPI	401A 02C0h

Figure 4-1452. MPU_16_PROGRAMMABLE_13_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2963. MPU_16_PROGRAMMABLE_13_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.43 MPU_16_PROGRAMMABLE_13_END_ADDRESS Register

4.10.2.43.1 MPU_16_PROGRAMMABLE_13_END_ADDRESS Register (Offset = 2C4h) [reset = 0h]

Programmable_13_End_Address.

Return to [Summary Table](#)

Table 4-2964. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02C4h
MPU_R5SS0_CORE1_AHB	401E 02C4h
MPU_SCRM2SCRPO	4018 02C4h
MPU_SCRM2SCRPI	401A 02C4h

Figure 4-1453. MPU_16_PROGRAMMABLE_13_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2965. MPU_16_PROGRAMMABLE_13_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.44 MPU_16_PROGRAMMABLE_13_MPPA Register

4.10.2.44.1 MPU_16_PROGRAMMABLE_13_MPPA Register (Offset = 2C8h) [reset = 0h]

Programmable_13_MPPA.

Return to [Summary Table](#)

Table 4-2966. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02C8h
MPU_R5SS0_CORE1_AHB	401E 02C8h
MPU_SCRM2SCRPO	4018 02C8h
MPU_SCRM2SCRPI	401A 02C8h

Figure 4-1454. MPU_16_PROGRAMMABLE_13_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3		LOCK		RESERVED2		AID15_0	
R		R/W		R		R/W	
0h		0h		0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2967. MPU_16_PROGRAMMABLE_13_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2967. MPU_16_PROGRAMMABLE_13_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.45 MPU_16_PROGRAMMABLE_14_START_ADDRESS Register

4.10.2.45.1 MPU_16_PROGRAMMABLE_14_START_ADDRESS Register (Offset = 2D0h) [reset = 0h]

Programmable_14_Start_Address.

Return to [Summary Table](#)

Table 4-2968. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02D0h
MPU_R5SS0_CORE1_AHB	401E 02D0h
MPU_SCRM2SCRPO	4018 02D0h
MPU_SCRM2SCRPI	401A 02D0h

Figure 4-1455. MPU_16_PROGRAMMABLE_14_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2969. MPU_16_PROGRAMMABLE_14_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.46 MPU_16_PROGRAMMABLE_14_END_ADDRESS Register

4.10.2.46.1 MPU_16_PROGRAMMABLE_14_END_ADDRESS Register (Offset = 2D4h) [reset = 0h]

Programmable_14_End_Address.

Return to [Summary Table](#)

Table 4-2970. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02D4h
MPU_R5SS0_CORE1_AHB	401E 02D4h
MPU_SCRM2SCRPO	4018 02D4h
MPU_SCRM2SCRPI	401A 02D4h

Figure 4-1456. MPU_16_PROGRAMMABLE_14_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2971. MPU_16_PROGRAMMABLE_14_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.47 MPU_16_PROGRAMMABLE_14_MPPA Register

4.10.2.47.1 MPU_16_PROGRAMMABLE_14_MPPA Register (Offset = 2D8h) [reset = 0h]

Programmable_14_MPPA.

Return to [Summary Table](#)

Table 4-2972. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02D8h
MPU_R5SS0_CORE1_AHB	401E 02D8h
MPU_SCRM2SCRPO	4018 02D8h
MPU_SCRM2SCRPI	401A 02D8h

Figure 4-1457. MPU_16_PROGRAMMABLE_14_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2973. MPU_16_PROGRAMMABLE_14_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2973. MPU_16_PROGRAMMABLE_14_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.48 MPU_16_PROGRAMMABLE_15_START_ADDRESS Register

4.10.2.48.1 MPU_16_PROGRAMMABLE_15_START_ADDRESS Register (Offset = 2E0h) [reset = 0h]

Programmable_15_Start_Address.

Return to [Summary Table](#)

Table 4-2974. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02E0h
MPU_R5SS0_CORE1_AHB	401E 02E0h
MPU_SCRM2SCRPO	4018 02E0h
MPU_SCRM2SCRPI	401A 02E0h

Figure 4-1458. MPU_16_PROGRAMMABLE_15_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2975. MPU_16_PROGRAMMABLE_15_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.49 MPU_16_PROGRAMMABLE_15_END_ADDRESS Register

4.10.2.49.1 MPU_16_PROGRAMMABLE_15_END_ADDRESS Register (Offset = 2E4h) [reset = 0h]

Programmable_15_End_Address.

Return to [Summary Table](#)

Table 4-2976. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02E4h
MPU_R5SS0_CORE1_AHB	401E 02E4h
MPU_SCRM2SCRPO	4018 02E4h
MPU_SCRM2SCRPI	401A 02E4h

Figure 4-1459. MPU_16_PROGRAMMABLE_15_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2977. MPU_16_PROGRAMMABLE_15_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.50 MPU_16_PROGRAMMABLE_15_MPPA Register

4.10.2.50.1 MPU_16_PROGRAMMABLE_15_MPPA Register (Offset = 2E8h) [reset = 0h]

Programmable_15_MPPA.

Return to [Summary Table](#)

Table 4-2978. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02E8h
MPU_R5SS0_CORE1_AHB	401E 02E8h
MPU_SCRM2SCRPO	4018 02E8h
MPU_SCRM2SCRPI	401A 02E8h

Figure 4-1460. MPU_16_PROGRAMMABLE_15_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2979. MPU_16_PROGRAMMABLE_15_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2979. MPU_16_PROGRAMMABLE_15_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.51 MPU_16_PROGRAMMABLE_16_START_ADDRESS Register

4.10.2.51.1 MPU_16_PROGRAMMABLE_16_START_ADDRESS Register (Offset = 2F0h) [reset = 0h]

Programmable_16_Start_Address.

Return to [Summary Table](#)

Table 4-2980. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02F0h
MPU_R5SS0_CORE1_AHB	401E 02F0h
MPU_SCRM2SCRPO	4018 02F0h
MPU_SCRM2SCRPI	401A 02F0h

Figure 4-1461. MPU_16_PROGRAMMABLE_16_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-2981. MPU_16_PROGRAMMABLE_16_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.10.2.52 MPU_16_PROGRAMMABLE_16_END_ADDRESS Register

4.10.2.52.1 MPU_16_PROGRAMMABLE_16_END_ADDRESS Register (Offset = 2F4h) [reset = 0h]

Programmable_16_End_Address.

Return to [Summary Table](#)

Table 4-2982. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02F4h
MPU_R5SS0_CORE1_AHB	401E 02F4h
MPU_SCRM2SCRPO	4018 02F4h
MPU_SCRM2SCRPI	401A 02F4h

Figure 4-1462. MPU_16_PROGRAMMABLE_16_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-2983. MPU_16_PROGRAMMABLE_16_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.10.2.53 MPU_16_PROGRAMMABLE_16_MPPA Register

4.10.2.53.1 MPU_16_PROGRAMMABLE_16_MPPA Register (Offset = 2F8h) [reset = 0h]

Programmable_16_MPPA.

Return to [Summary Table](#)

Table 4-2984. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 02F8h
MPU_R5SS0_CORE1_AHB	401E 02F8h
MPU_SCRM2SCRPO	4018 02F8h
MPU_SCRM2SCRPI	401A 02F8h

Figure 4-1463. MPU_16_PROGRAMMABLE_16_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-2985. MPU_16_PROGRAMMABLE_16_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.

Table 4-2985. MPU_16_PROGRAMMABLE_16_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.10.2.54 MPU_16_FAULT_ADDRESS Register

4.10.2.54.1 MPU_16_FAULT_ADDRESS Register (Offset = 300h) [reset = 0h]

Fault_Address.

Return to [Summary Table](#)

Table 4-2986. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0300h
MPU_R5SS0_CORE1_AHB	401E 0300h
MPU_SCRM2SCRPO	4018 0300h
MPU_SCRM2SCRPI	401A 0300h

Figure 4-1464. MPU_16_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 4-2987. MPU_16_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault_address.

4.10.2.55 MPU_16_FAULT_STATUS Register

4.10.2.55.1 MPU_16_FAULT_STATUS Register (Offset = 304h) [reset = 0h]

Fault_Status.

Return to [Summary Table](#)

Table 4-2988. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0304h
MPU_R5SS0_CORE1_AHB	401E 0304h
MPU_SCRM2SCRPO	4018 0304h
MPU_SCRM2SCRPI	401A 0304h

Figure 4-1465. MPU_16_FAULT_STATUS Name Register

31	30	29	28	27	26	25	24
ID							
R							
0h							
23	22	21	20	19	18	17	16
MSTID							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRIVID			RESERVED1
R				R			R
0h				0h			0h
7	6	5	4	3	2	1	0
NS	RESERVED2	FAULT_TYPE					
R	R	R					
0h	0h	0h					

Table 4-2989. MPU_16_FAULT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	ID	R	0h	Transfer ID
23:16	MSTID	R	0h	Master ID.
15:13	RESERVED	R	0h	Always read as 0.
12:9	PRIVID	R	0h	Privilege ID.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R	0h	Non-secure access.
6	RESERVED2	R	0h	Always read as 0.
5:0	FAULT_TYPE	R	0h	Fault_type. 100000 = supervisor read fault 010000 = supervisor write fault 001000 = supervisor execute fault 000100 = user read fault 000010 = user write fault 000001 = user execute fault 111111 = relaxed cache linefill fault 010010 = relaxed cache writeback fault 000000 = no fault

4.10.2.56 MPU_16_FAULT_CLEAR Register

4.10.2.56.1 MPU_16_FAULT_CLEAR Register (Offset = 308h) [reset = 0h]

Fault_Clear.

Return to [Summary Table](#)

Table 4-2990. Instance Table

Instance Name	Physical Address
MPU_R5SS0_CORE0_AHB	401C 0308h
MPU_R5SS0_CORE1_AHB	401E 0308h
MPU_SCRM2SCRPO	4018 0308h
MPU_SCRM2SCRPI	401A 0308h

Figure 4-1466. MPU_16_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
R							W
0h							0h

Table 4-2991. MPU_16_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Always read as 0.
0	FAULT_CLR	W	0h	Fault_clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

4.11 MPU_8

MPU_8

4.11.1 MPU_8 Summaries

MPU_8 Summaries

Table 4-2992. MPU_8 Registers, Base Address=4024 0000h, Length=1024

Offset	Length	Register Name	MPU_HSM Physical Address	MPU_HSM_DTHE Physical Address	MPU_L2OCRAM_BANK0 Physical Address
0h	32	MPU_8_REVISION	4024 0000h	4012 0000h	4002 0000h
10h	32	MPU_8_INTERRUPT_RAW_STAT US_SET	4024 0010h	4012 0010h	4002 0010h
14h	32	MPU_8_INTERRUPT_ENABLED_ STATUS_CLEAR	4024 0014h	4012 0014h	4002 0014h
18h	32	MPU_8_INTERRUPT_ENABLE	4024 0018h	4012 0018h	4002 0018h
1Ch	32	MPU_8_INTERRUPT_ENABLE_C LEAR	4024 001Ch	4012 001Ch	4002 001Ch
200h	32	MPU_8_PROGRAMMABLE_1_ST ART_ADDRESS	4024 0200h	4012 0200h	4002 0200h
204h	32	MPU_8_PROGRAMMABLE_1_EN D_ADDRESS	4024 0204h	4012 0204h	4002 0204h
208h	32	MPU_8_PROGRAMMABLE_1_MP PA	4024 0208h	4012 0208h	4002 0208h
210h	32	MPU_8_PROGRAMMABLE_2_ST ART_ADDRESS	4024 0210h	4012 0210h	4002 0210h
214h	32	MPU_8_PROGRAMMABLE_2_EN D_ADDRESS	4024 0214h	4012 0214h	4002 0214h
218h	32	MPU_8_PROGRAMMABLE_2_MP PA	4024 0218h	4012 0218h	4002 0218h
220h	32	MPU_8_PROGRAMMABLE_3_ST ART_ADDRESS	4024 0220h	4012 0220h	4002 0220h
224h	32	MPU_8_PROGRAMMABLE_3_EN D_ADDRESS	4024 0224h	4012 0224h	4002 0224h
228h	32	MPU_8_PROGRAMMABLE_3_MP PA	4024 0228h	4012 0228h	4002 0228h
230h	32	MPU_8_PROGRAMMABLE_4_ST ART_ADDRESS	4024 0230h	4012 0230h	4002 0230h
234h	32	MPU_8_PROGRAMMABLE_4_EN D_ADDRESS	4024 0234h	4012 0234h	4002 0234h
238h	32	MPU_8_PROGRAMMABLE_4_MP PA	4024 0238h	4012 0238h	4002 0238h
240h	32	MPU_8_PROGRAMMABLE_5_ST ART_ADDRESS	4024 0240h	4012 0240h	4002 0240h
244h	32	MPU_8_PROGRAMMABLE_5_EN D_ADDRESS	4024 0244h	4012 0244h	4002 0244h
248h	32	MPU_8_PROGRAMMABLE_5_MP PA	4024 0248h	4012 0248h	4002 0248h
250h	32	MPU_8_PROGRAMMABLE_6_ST ART_ADDRESS	4024 0250h	4012 0250h	4002 0250h
254h	32	MPU_8_PROGRAMMABLE_6_EN D_ADDRESS	4024 0254h	4012 0254h	4002 0254h
258h	32	MPU_8_PROGRAMMABLE_6_MP PA	4024 0258h	4012 0258h	4002 0258h
260h	32	MPU_8_PROGRAMMABLE_7_ST ART_ADDRESS	4024 0260h	4012 0260h	4002 0260h

Table 4-2992. MPU_8 Registers, Base Address=4024 0000h, Length=1024 (continued)

Offset	Length	Register Name	MPU_HSM Physical Address	MPU_HSM_DTHE Physical Address	MPU_L2OCRAM_BANK0 Physical Address
264h	32	MPU_8_PROGRAMMABLE_7_EN D_ADDRESS	4024 0264h	4012 0264h	4002 0264h
268h	32	MPU_8_PROGRAMMABLE_7_MP PA	4024 0268h	4012 0268h	4002 0268h
270h	32	MPU_8_PROGRAMMABLE_8_ST ART_ADDRESS	4024 0270h	4012 0270h	4002 0270h
274h	32	MPU_8_PROGRAMMABLE_8_EN D_ADDRESS	4024 0274h	4012 0274h	4002 0274h
278h	32	MPU_8_PROGRAMMABLE_8_MP PA	4024 0278h	4012 0278h	4002 0278h
300h	32	MPU_8_FAULT_ADDRESS	4024 0300h	4012 0300h	4002 0300h
304h	32	MPU_8_FAULT_STATUS	4024 0304h	4012 0304h	4002 0304h
308h	32	MPU_8_FAULT_CLEAR	4024 0308h	4012 0308h	4002 0308h

Table 4-2993. MPU_8 Registers, Base Address=4024 0000h, Length=1024

Offset	Length	Register Name	MPU_L2OCRAM_BANK1 Physical Address	MPU_L2OCRAM_BANK2 Physical Address	MPU_MBOX_SRAM Physical Address
0h	32	MPU_8_REVISION	4004 0000h	4006 0000h	4014 0000h
10h	32	MPU_8_INTERRUPT_RAW_STAT US_SET	4004 0010h	4006 0010h	4014 0010h
14h	32	MPU_8_INTERRUPT_ENABLED_ STATUS_CLEAR	4004 0014h	4006 0014h	4014 0014h
18h	32	MPU_8_INTERRUPT_ENABLE	4004 0018h	4006 0018h	4014 0018h
1Ch	32	MPU_8_INTERRUPT_ENABLE_C LEAR	4004 001Ch	4006 001Ch	4014 001Ch
200h	32	MPU_8_PROGRAMMABLE_1_ST ART_ADDRESS	4004 0200h	4006 0200h	4014 0200h
204h	32	MPU_8_PROGRAMMABLE_1_EN D_ADDRESS	4004 0204h	4006 0204h	4014 0204h
208h	32	MPU_8_PROGRAMMABLE_1_MP PA	4004 0208h	4006 0208h	4014 0208h
210h	32	MPU_8_PROGRAMMABLE_2_ST ART_ADDRESS	4004 0210h	4006 0210h	4014 0210h
214h	32	MPU_8_PROGRAMMABLE_2_EN D_ADDRESS	4004 0214h	4006 0214h	4014 0214h
218h	32	MPU_8_PROGRAMMABLE_2_MP PA	4004 0218h	4006 0218h	4014 0218h
220h	32	MPU_8_PROGRAMMABLE_3_ST ART_ADDRESS	4004 0220h	4006 0220h	4014 0220h
224h	32	MPU_8_PROGRAMMABLE_3_EN D_ADDRESS	4004 0224h	4006 0224h	4014 0224h
228h	32	MPU_8_PROGRAMMABLE_3_MP PA	4004 0228h	4006 0228h	4014 0228h
230h	32	MPU_8_PROGRAMMABLE_4_ST ART_ADDRESS	4004 0230h	4006 0230h	4014 0230h
234h	32	MPU_8_PROGRAMMABLE_4_EN D_ADDRESS	4004 0234h	4006 0234h	4014 0234h
238h	32	MPU_8_PROGRAMMABLE_4_MP PA	4004 0238h	4006 0238h	4014 0238h
240h	32	MPU_8_PROGRAMMABLE_5_ST ART_ADDRESS	4004 0240h	4006 0240h	4014 0240h
244h	32	MPU_8_PROGRAMMABLE_5_EN D_ADDRESS	4004 0244h	4006 0244h	4014 0244h

Table 4-2993. MPU_8 Registers, Base Address=4024 0000h, Length=1024 (continued)

Offset	Length	Register Name	MPU_L2OCRAM_BANK1 Physical Address	MPU_L2OCRAM_BANK2 Physical Address	MPU_MBOX_SRAM Physical Address
248h	32	MPU_8_PROGRAMMABLE_5_MP PA	4004 0248h	4006 0248h	4014 0248h
250h	32	MPU_8_PROGRAMMABLE_6_ST ART_ADDRESS	4004 0250h	4006 0250h	4014 0250h
254h	32	MPU_8_PROGRAMMABLE_6_EN D_ADDRESS	4004 0254h	4006 0254h	4014 0254h
258h	32	MPU_8_PROGRAMMABLE_6_MP PA	4004 0258h	4006 0258h	4014 0258h
260h	32	MPU_8_PROGRAMMABLE_7_ST ART_ADDRESS	4004 0260h	4006 0260h	4014 0260h
264h	32	MPU_8_PROGRAMMABLE_7_EN D_ADDRESS	4004 0264h	4006 0264h	4014 0264h
268h	32	MPU_8_PROGRAMMABLE_7_MP PA	4004 0268h	4006 0268h	4014 0268h
270h	32	MPU_8_PROGRAMMABLE_8_ST ART_ADDRESS	4004 0270h	4006 0270h	4014 0270h
274h	32	MPU_8_PROGRAMMABLE_8_EN D_ADDRESS	4004 0274h	4006 0274h	4014 0274h
278h	32	MPU_8_PROGRAMMABLE_8_MP PA	4004 0278h	4006 0278h	4014 0278h
300h	32	MPU_8_FAULT_ADDRESS	4004 0300h	4006 0300h	4014 0300h
304h	32	MPU_8_FAULT_STATUS	4004 0304h	4006 0304h	4014 0304h
308h	32	MPU_8_FAULT_CLEAR	4004 0308h	4006 0308h	4014 0308h

Table 4-2994. MPU_8 Registers, Base Address=4024 0000h, Length=1024

Offset	Length	Register Name	MPU_OSPI0 Physical Address	MPU_OSPI1 Physical Address	MPU_R5SS0_CORE0_A XIS Physical Address
0h	32	MPU_8_REVISION	4016 0000h	4030 0000h	400A 0000h
10h	32	MPU_8_INTERRUPT_RAW_STAT US_SET	4016 0010h	4030 0010h	400A 0010h
14h	32	MPU_8_INTERRUPT_ENABLED_ STATUS_CLEAR	4016 0014h	4030 0014h	400A 0014h
18h	32	MPU_8_INTERRUPT_ENABLE	4016 0018h	4030 0018h	400A 0018h
1Ch	32	MPU_8_INTERRUPT_ENABLE_C LEAR	4016 001Ch	4030 001Ch	400A 001Ch
200h	32	MPU_8_PROGRAMMABLE_1_ST ART_ADDRESS	4016 0200h	4030 0200h	400A 0200h
204h	32	MPU_8_PROGRAMMABLE_1_EN D_ADDRESS	4016 0204h	4030 0204h	400A 0204h
208h	32	MPU_8_PROGRAMMABLE_1_MP PA	4016 0208h	4030 0208h	400A 0208h
210h	32	MPU_8_PROGRAMMABLE_2_ST ART_ADDRESS	4016 0210h	4030 0210h	400A 0210h
214h	32	MPU_8_PROGRAMMABLE_2_EN D_ADDRESS	4016 0214h	4030 0214h	400A 0214h
218h	32	MPU_8_PROGRAMMABLE_2_MP PA	4016 0218h	4030 0218h	400A 0218h
220h	32	MPU_8_PROGRAMMABLE_3_ST ART_ADDRESS	4016 0220h	4030 0220h	400A 0220h
224h	32	MPU_8_PROGRAMMABLE_3_EN D_ADDRESS	4016 0224h	4030 0224h	400A 0224h
228h	32	MPU_8_PROGRAMMABLE_3_MP PA	4016 0228h	4030 0228h	400A 0228h

Table 4-2994. MPU_8 Registers, Base Address=4024 0000h, Length=1024 (continued)

Offset	Length	Register Name	MPU_OSPI0 Physical Address	MPU_OSPI1 Physical Address	MPU_R5SS0_CORE0_AXIS Physical Address
230h	32	MPU_8_PROGRAMMABLE_4_ST ART_ADDRESS	4016 0230h	4030 0230h	400A 0230h
234h	32	MPU_8_PROGRAMMABLE_4_EN D_ADDRESS	4016 0234h	4030 0234h	400A 0234h
238h	32	MPU_8_PROGRAMMABLE_4_MP PA	4016 0238h	4030 0238h	400A 0238h
240h	32	MPU_8_PROGRAMMABLE_5_ST ART_ADDRESS	4016 0240h	4030 0240h	400A 0240h
244h	32	MPU_8_PROGRAMMABLE_5_EN D_ADDRESS	4016 0244h	4030 0244h	400A 0244h
248h	32	MPU_8_PROGRAMMABLE_5_MP PA	4016 0248h	4030 0248h	400A 0248h
250h	32	MPU_8_PROGRAMMABLE_6_ST ART_ADDRESS	4016 0250h	4030 0250h	400A 0250h
254h	32	MPU_8_PROGRAMMABLE_6_EN D_ADDRESS	4016 0254h	4030 0254h	400A 0254h
258h	32	MPU_8_PROGRAMMABLE_6_MP PA	4016 0258h	4030 0258h	400A 0258h
260h	32	MPU_8_PROGRAMMABLE_7_ST ART_ADDRESS	4016 0260h	4030 0260h	400A 0260h
264h	32	MPU_8_PROGRAMMABLE_7_EN D_ADDRESS	4016 0264h	4030 0264h	400A 0264h
268h	32	MPU_8_PROGRAMMABLE_7_MP PA	4016 0268h	4030 0268h	400A 0268h
270h	32	MPU_8_PROGRAMMABLE_8_ST ART_ADDRESS	4016 0270h	4030 0270h	400A 0270h
274h	32	MPU_8_PROGRAMMABLE_8_EN D_ADDRESS	4016 0274h	4030 0274h	400A 0274h
278h	32	MPU_8_PROGRAMMABLE_8_MP PA	4016 0278h	4030 0278h	400A 0278h
300h	32	MPU_8_FAULT_ADDRESS	4016 0300h	4030 0300h	400A 0300h
304h	32	MPU_8_FAULT_STATUS	4016 0304h	4030 0304h	400A 0304h
308h	32	MPU_8_FAULT_CLEAR	4016 0308h	4030 0308h	400A 0308h

Table 4-2995. MPU_8 Registers, Base Address=4024 0000h, Length=1024

Offset	Length	Register Name	MPU_R5SS0_CORE1_AXIS Physical Address
0h	32	MPU_8_REVISION	400C 0000h
10h	32	MPU_8_INTERRUPT_RAW_STATUS_SET	400C 0010h
14h	32	MPU_8_INTERRUPT_ENABLED_STATUS_CLEAR	400C 0014h
18h	32	MPU_8_INTERRUPT_ENABLE	400C 0018h
1Ch	32	MPU_8_INTERRUPT_ENABLE_CLEAR	400C 001Ch
200h	32	MPU_8_PROGRAMMABLE_1_START_ADDRESS	400C 0200h
204h	32	MPU_8_PROGRAMMABLE_1_END_ADDRESS	400C 0204h
208h	32	MPU_8_PROGRAMMABLE_1_MPPA	400C 0208h
210h	32	MPU_8_PROGRAMMABLE_2_START_ADDRESS	400C 0210h
214h	32	MPU_8_PROGRAMMABLE_2_END_ADDRESS	400C 0214h
218h	32	MPU_8_PROGRAMMABLE_2_MPPA	400C 0218h
220h	32	MPU_8_PROGRAMMABLE_3_START_ADDRESS	400C 0220h
224h	32	MPU_8_PROGRAMMABLE_3_END_ADDRESS	400C 0224h

Table 4-2995. MPU_8 Registers, Base Address=4024 0000h, Length=1024 (continued)

Offset	Length	Register Name	MPU_R5SS0_CORE1_AXIS Physical Address
228h	32	MPU_8_PROGRAMMABLE_3_MPPA	400C 0228h
230h	32	MPU_8_PROGRAMMABLE_4_START_ADDRESS	400C 0230h
234h	32	MPU_8_PROGRAMMABLE_4_END_ADDRESS	400C 0234h
238h	32	MPU_8_PROGRAMMABLE_4_MPPA	400C 0238h
240h	32	MPU_8_PROGRAMMABLE_5_START_ADDRESS	400C 0240h
244h	32	MPU_8_PROGRAMMABLE_5_END_ADDRESS	400C 0244h
248h	32	MPU_8_PROGRAMMABLE_5_MPPA	400C 0248h
250h	32	MPU_8_PROGRAMMABLE_6_START_ADDRESS	400C 0250h
254h	32	MPU_8_PROGRAMMABLE_6_END_ADDRESS	400C 0254h
258h	32	MPU_8_PROGRAMMABLE_6_MPPA	400C 0258h
260h	32	MPU_8_PROGRAMMABLE_7_START_ADDRESS	400C 0260h
264h	32	MPU_8_PROGRAMMABLE_7_END_ADDRESS	400C 0264h
268h	32	MPU_8_PROGRAMMABLE_7_MPPA	400C 0268h
270h	32	MPU_8_PROGRAMMABLE_8_START_ADDRESS	400C 0270h
274h	32	MPU_8_PROGRAMMABLE_8_END_ADDRESS	400C 0274h
278h	32	MPU_8_PROGRAMMABLE_8_MPPA	400C 0278h
300h	32	MPU_8_FAULT_ADDRESS	400C 0300h
304h	32	MPU_8_FAULT_STATUS	400C 0304h
308h	32	MPU_8_FAULT_CLEAR	400C 0308h

4.11.2 MPU_8 Registers

MPU_8 Registers

4.11.2.1 MPU_8_REVISION Register

4.11.2.1.1 MPU_8_REVISION Register (Offset = 0h) [reset = 4E815101h]

Revision.

Return to [Summary Table](#)

Table 4-2996. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0000h
MPU_HSM_DTHE	4012 0000h
MPU_L2OCRAM_BANK0	4002 0000h
MPU_L2OCRAM_BANK1	4004 0000h
MPU_L2OCRAM_BANK2	4006 0000h
MPU_MBOX_SRAM	4014 0000h
MPU_OSPI0	4016 0000h
MPU_OSPI1	4030 0000h
MPU_R5SS0_CORE0_AXIS	400A 0000h
MPU_R5SS0_CORE1_AXIS	400C 0000h

Figure 4-1467. MPU_8_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED			MODID		
R		R			R		
1h		0h			E81h		
23	22	21	20	19	18	17	16
MODID							
R							
E81h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
Ah				1h			
7	6	5	4	3	2	1	0
REVCUSTOM		REVMIN					
R		R					
0h		1h					

Table 4-2997. MPU_8_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme.
29:28	RESERVED	R	0h	Always read a s0. Writes have no affect.
27:16	MODID	R	E81h	Module ID field.
15:11	REVRTL	R	Ah	RTL revision. Will vary depending on release.
10:8	REVMAJ	R	1h	Major revision.
7:6	REVCUSTOM	R	0h	Custom revision.
5:0	REVMIN	R	1h	Minor revision.

4.11.2.2 MPU_8_INTERRUPT_RAW_STATUS_SET Register

4.11.2.2.1 MPU_8_INTERRUPT_RAW_STATUS_SET Register (Offset = 10h) [reset = 0h]

Interrupt_Raw_Status_Set.

Return to [Summary Table](#)

Table 4-2998. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0010h
MPU_HSM_DTHE	4012 0010h
MPU_L2OCRAM_BANK0	4002 0010h
MPU_L2OCRAM_BANK1	4004 0010h
MPU_L2OCRAM_BANK2	4006 0010h
MPU_MBOX_SRAM	4014 0010h
MPU_OSPI0	4016 0010h
MPU_OSPI1	4030 0010h
MPU_R5SS0_CORE0_AXIS	400A 0010h
MPU_R5SS0_CORE1_AXIS	400C 0010h

Figure 4-1468. MPU_8_INTERRUPT_RAW_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR	PROT_ERR
R						R/W1TS	R/W1TS
0h						0h	0h

Table 4-2999. MPU_8_INTERRUPT_RAW_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

4.11.2.3 MPU_8_INTERRUPT_ENABLED_STATUS_CLEAR Register

4.11.2.3.1 MPU_8_INTERRUPT_ENABLED_STATUS_CLEAR Register (Offset = 14h) [reset = 0h]

Interrupt_Enabled_Status_Clear.

Return to [Summary Table](#)

Table 4-3000. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0014h
MPU_HSM_DTHE	4012 0014h
MPU_L2OCRAM_BANK0	4002 0014h
MPU_L2OCRAM_BANK1	4004 0014h
MPU_L2OCRAM_BANK2	4006 0014h
MPU_MBOX_SRAM	4014 0014h
MPU_OSPI0	4016 0014h
MPU_OSPI1	4030 0014h
MPU_R5SS0_CORE0_AXIS	400A 0014h
MPU_R5SS0_CORE1_AXIS	400C 0014h

Figure 4-1469. MPU_8_INTERRUPT_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ENABLED_AD DR_ERR	ENABLED_PR OT_ERR
R						R/W0TC	R/W0TC
0h						0h	0h

Table 4-3001. MPU_8_INTERRUPT_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ENABLED_ADDR_ERR	R/W0TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W0TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

4.11.2.4 MPU_8_INTERRUPT_ENABLE Register

4.11.2.4.1 MPU_8_INTERRUPT_ENABLE Register (Offset = 18h) [reset = 0h]

Interrupt_Enable.

Return to [Summary Table](#)

Table 4-3002. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0018h
MPU_HSM_DTHE	4012 0018h
MPU_L2OCRAM_BANK0	4002 0018h
MPU_L2OCRAM_BANK1	4004 0018h
MPU_L2OCRAM_BANK2	4006 0018h
MPU_MBOX_SRAM	4014 0018h
MPU_OSPI0	4016 0018h
MPU_OSPI1	4030 0018h
MPU_R5SS0_CORE0_AXIS	400A 0018h
MPU_R5SS0_CORE1_AXIS	400C 0018h

Figure 4-1470. MPU_8_INTERRUPT_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR_EN	PROT_ERR_EN
R						R/W1TS	R/W1TS
0h						0h	0h

Table 4-3003. MPU_8_INTERRUPT_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

4.11.2.5 MPU_8_INTERRUPT_ENABLE_CLEAR Register

4.11.2.5.1 MPU_8_INTERRUPT_ENABLE_CLEAR Register (Offset = 1Ch) [reset = 0h]

Interrupt_Enable_Clear.

Return to [Summary Table](#)

Table 4-3004. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 001Ch
MPU_HSM_DTHE	4012 001Ch
MPU_L2OCRAM_BANK0	4002 001Ch
MPU_L2OCRAM_BANK1	4004 001Ch
MPU_L2OCRAM_BANK2	4006 001Ch
MPU_MBOX_SRAM	4014 001Ch
MPU_OSPI0	4016 001Ch
MPU_OSPI1	4030 001Ch
MPU_R5SS0_CORE0_AXIS	400A 001Ch
MPU_R5SS0_CORE1_AXIS	400C 001Ch

Figure 4-1471. MPU_8_INTERRUPT_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
R						R/W0TC	R/W0TC
0h						0h	0h

Table 4-3005. MPU_8_INTERRUPT_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR_EN_CLR	R/W0TC	0h	Addressing violation error enable. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W0TC	0h	Protection violation error enable. Write a 1 to clear the enable. Writing a 0 has no effect.

4.11.2.6 MPU_8_PROGRAMMABLE_1_START_ADDRESS Register

4.11.2.6.1 MPU_8_PROGRAMMABLE_1_START_ADDRESS Register (Offset = 200h) [reset = 0h]

Programmable_1_Start_Address.

Return to [Summary Table](#)

Table 4-3006. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0200h
MPU_HSM_DTHE	4012 0200h
MPU_L2OCRAM_BANK0	4002 0200h
MPU_L2OCRAM_BANK1	4004 0200h
MPU_L2OCRAM_BANK2	4006 0200h
MPU_MBOX_SRAM	4014 0200h
MPU_OSPI0	4016 0200h
MPU_OSPI1	4030 0200h
MPU_R5SS0_CORE0_AXIS	400A 0200h
MPU_R5SS0_CORE1_AXIS	400C 0200h

Figure 4-1472. MPU_8_PROGRAMMABLE_1_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3007. MPU_8_PROGRAMMABLE_1_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.7 MPU_8_PROGRAMMABLE_1_END_ADDRESS Register

4.11.2.7.1 MPU_8_PROGRAMMABLE_1_END_ADDRESS Register (Offset = 204h) [reset = 0h]

Programmable_1_End_Address.

Return to [Summary Table](#)

Table 4-3008. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0204h
MPU_HSM_DTHE	4012 0204h
MPU_L2OCRAM_BANK0	4002 0204h
MPU_L2OCRAM_BANK1	4004 0204h
MPU_L2OCRAM_BANK2	4006 0204h
MPU_MBOX_SRAM	4014 0204h
MPU_OSPI0	4016 0204h
MPU_OSPI1	4030 0204h
MPU_R5SS0_CORE0_AXIS	400A 0204h
MPU_R5SS0_CORE1_AXIS	400C 0204h

Figure 4-1473. MPU_8_PROGRAMMABLE_1_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3009. MPU_8_PROGRAMMABLE_1_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.8 MPU_8_PROGRAMMABLE_1_MPPA Register

4.11.2.8.1 MPU_8_PROGRAMMABLE_1_MPPA Register (Offset = 208h) [reset = 0h]

Programmable_1_MPPA.

Return to [Summary Table](#)

Table 4-3010. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0208h
MPU_HSM_DTHE	4012 0208h
MPU_L2OCRAM_BANK0	4002 0208h
MPU_L2OCRAM_BANK1	4004 0208h
MPU_L2OCRAM_BANK2	4006 0208h
MPU_MBOX_SRAM	4014 0208h
MPU_OSPI0	4016 0208h
MPU_OSPI1	4030 0208h
MPU_R5SS0_CORE0_AXIS	400A 0208h
MPU_R5SS0_CORE1_AXIS	400C 0208h

Figure 4-1474. MPU_8_PROGRAMMABLE_1_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3011. MPU_8_PROGRAMMABLE_1_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3011. MPU_8_PROGRAMMABLE_1_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.9 MPU_8_PROGRAMMABLE_2_START_ADDRESS Register

4.11.2.9.1 MPU_8_PROGRAMMABLE_2_START_ADDRESS Register (Offset = 210h) [reset = 0h]

Programmable_2_Start_Address.

Return to [Summary Table](#)

Table 4-3012. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0210h
MPU_HSM_DTHE	4012 0210h
MPU_L2OCRAM_BANK0	4002 0210h
MPU_L2OCRAM_BANK1	4004 0210h
MPU_L2OCRAM_BANK2	4006 0210h
MPU_MBOX_SRAM	4014 0210h
MPU_OSPI0	4016 0210h
MPU_OSPI1	4030 0210h
MPU_R5SS0_CORE0_AXIS	400A 0210h
MPU_R5SS0_CORE1_AXIS	400C 0210h

Figure 4-1475. MPU_8_PROGRAMMABLE_2_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3013. MPU_8_PROGRAMMABLE_2_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.10 MPU_8_PROGRAMMABLE_2_END_ADDRESS Register

4.11.2.10.1 MPU_8_PROGRAMMABLE_2_END_ADDRESS Register (Offset = 214h) [reset = 0h]

Programmable_2_End_Address.

Return to [Summary Table](#)

Table 4-3014. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0214h
MPU_HSM_DTHE	4012 0214h
MPU_L2OCRAM_BANK0	4002 0214h
MPU_L2OCRAM_BANK1	4004 0214h
MPU_L2OCRAM_BANK2	4006 0214h
MPU_MBOX_SRAM	4014 0214h
MPU_OSPI0	4016 0214h
MPU_OSPI1	4030 0214h
MPU_R5SS0_CORE0_AXIS	400A 0214h
MPU_R5SS0_CORE1_AXIS	400C 0214h

Figure 4-1476. MPU_8_PROGRAMMABLE_2_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3015. MPU_8_PROGRAMMABLE_2_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.11 MPU_8_PROGRAMMABLE_2_MPPA Register

4.11.2.11.1 MPU_8_PROGRAMMABLE_2_MPPA Register (Offset = 218h) [reset = 0h]

Programmable_2_MPPA.

Return to [Summary Table](#)

Table 4-3016. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0218h
MPU_HSM_DTHER	4012 0218h
MPU_L2OCRAM_BANK0	4002 0218h
MPU_L2OCRAM_BANK1	4004 0218h
MPU_L2OCRAM_BANK2	4006 0218h
MPU_MBOX_SRAM	4014 0218h
MPU_OSPI0	4016 0218h
MPU_OSPI1	4030 0218h
MPU_R5SS0_CORE0_AXIS	400A 0218h
MPU_R5SS0_CORE1_AXIS	400C 0218h

Figure 4-1477. MPU_8_PROGRAMMABLE_2_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3017. MPU_8_PROGRAMMABLE_2_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3017. MPU_8_PROGRAMMABLE_2_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.12 MPU_8_PROGRAMMABLE_3_START_ADDRESS Register

4.11.2.12.1 MPU_8_PROGRAMMABLE_3_START_ADDRESS Register (Offset = 220h) [reset = 0h]

Programmable_3_Start_Address.

Return to [Summary Table](#)

Table 4-3018. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0220h
MPU_HSM_DTHE	4012 0220h
MPU_L2OCRAM_BANK0	4002 0220h
MPU_L2OCRAM_BANK1	4004 0220h
MPU_L2OCRAM_BANK2	4006 0220h
MPU_MBOX_SRAM	4014 0220h
MPU_OSPI0	4016 0220h
MPU_OSPI1	4030 0220h
MPU_R5SS0_CORE0_AXIS	400A 0220h
MPU_R5SS0_CORE1_AXIS	400C 0220h

Figure 4-1478. MPU_8_PROGRAMMABLE_3_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3019. MPU_8_PROGRAMMABLE_3_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.13 MPU_8_PROGRAMMABLE_3_END_ADDRESS Register

4.11.2.13.1 MPU_8_PROGRAMMABLE_3_END_ADDRESS Register (Offset = 224h) [reset = 0h]

Programmable_3_End_Address.

Return to [Summary Table](#)

Table 4-3020. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0224h
MPU_HSM_DTHE	4012 0224h
MPU_L2OCRAM_BANK0	4002 0224h
MPU_L2OCRAM_BANK1	4004 0224h
MPU_L2OCRAM_BANK2	4006 0224h
MPU_MBOX_SRAM	4014 0224h
MPU_OSPI0	4016 0224h
MPU_OSPI1	4030 0224h
MPU_R5SS0_CORE0_AXIS	400A 0224h
MPU_R5SS0_CORE1_AXIS	400C 0224h

Figure 4-1479. MPU_8_PROGRAMMABLE_3_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3021. MPU_8_PROGRAMMABLE_3_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.14 MPU_8_PROGRAMMABLE_3_MPPA Register

4.11.2.14.1 MPU_8_PROGRAMMABLE_3_MPPA Register (Offset = 228h) [reset = 0h]

Programmable_3_MPPA.

Return to [Summary Table](#)

Table 4-3022. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0228h
MPU_HSM_DTHER	4012 0228h
MPU_L2OCRAM_BANK0	4002 0228h
MPU_L2OCRAM_BANK1	4004 0228h
MPU_L2OCRAM_BANK2	4006 0228h
MPU_MBOX_SRAM	4014 0228h
MPU_OSPI0	4016 0228h
MPU_OSPI1	4030 0228h
MPU_R5SS0_CORE0_AXIS	400A 0228h
MPU_R5SS0_CORE1_AXIS	400C 0228h

Figure 4-1480. MPU_8_PROGRAMMABLE_3_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3023. MPU_8_PROGRAMMABLE_3_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3023. MPU_8_PROGRAMMABLE_3_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.15 MPU_8_PROGRAMMABLE_4_START_ADDRESS Register

4.11.2.15.1 MPU_8_PROGRAMMABLE_4_START_ADDRESS Register (Offset = 230h) [reset = 0h]

Programmable_4_Start_Address.

Return to [Summary Table](#)

Table 4-3024. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0230h
MPU_HSM_DTHE	4012 0230h
MPU_L2OCRAM_BANK0	4002 0230h
MPU_L2OCRAM_BANK1	4004 0230h
MPU_L2OCRAM_BANK2	4006 0230h
MPU_MBOX_SRAM	4014 0230h
MPU_OSPI0	4016 0230h
MPU_OSPI1	4030 0230h
MPU_R5SS0_CORE0_AXIS	400A 0230h
MPU_R5SS0_CORE1_AXIS	400C 0230h

Figure 4-1481. MPU_8_PROGRAMMABLE_4_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3025. MPU_8_PROGRAMMABLE_4_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.16 MPU_8_PROGRAMMABLE_4_END_ADDRESS Register

4.11.2.16.1 MPU_8_PROGRAMMABLE_4_END_ADDRESS Register (Offset = 234h) [reset = 0h]

Programmable_4_End_Address.

Return to [Summary Table](#)

Table 4-3026. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0234h
MPU_HSM_DTHE	4012 0234h
MPU_L2OCRAM_BANK0	4002 0234h
MPU_L2OCRAM_BANK1	4004 0234h
MPU_L2OCRAM_BANK2	4006 0234h
MPU_MBOX_SRAM	4014 0234h
MPU_OSPI0	4016 0234h
MPU_OSPI1	4030 0234h
MPU_R5SS0_CORE0_AXIS	400A 0234h
MPU_R5SS0_CORE1_AXIS	400C 0234h

Figure 4-1482. MPU_8_PROGRAMMABLE_4_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3027. MPU_8_PROGRAMMABLE_4_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.17 MPU_8_PROGRAMMABLE_4_MPPA Register

4.11.2.17.1 MPU_8_PROGRAMMABLE_4_MPPA Register (Offset = 238h) [reset = 0h]

Programmable_4_MPPA.

Return to [Summary Table](#)

Table 4-3028. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0238h
MPU_HSM_DTHER	4012 0238h
MPU_L2OCRAM_BANK0	4002 0238h
MPU_L2OCRAM_BANK1	4004 0238h
MPU_L2OCRAM_BANK2	4006 0238h
MPU_MBOX_SRAM	4014 0238h
MPU_OSPI0	4016 0238h
MPU_OSPI1	4030 0238h
MPU_R5SS0_CORE0_AXIS	400A 0238h
MPU_R5SS0_CORE1_AXIS	400C 0238h

Figure 4-1483. MPU_8_PROGRAMMABLE_4_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3029. MPU_8_PROGRAMMABLE_4_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will reset clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3029. MPU_8_PROGRAMMABLE_4_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.18 MPU_8_PROGRAMMABLE_5_START_ADDRESS Register

4.11.2.18.1 MPU_8_PROGRAMMABLE_5_START_ADDRESS Register (Offset = 240h) [reset = 0h]

Programmable_5_Start_Address.

Return to [Summary Table](#)

Table 4-3030. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0240h
MPU_HSM_DTHE	4012 0240h
MPU_L2OCRAM_BANK0	4002 0240h
MPU_L2OCRAM_BANK1	4004 0240h
MPU_L2OCRAM_BANK2	4006 0240h
MPU_MBOX_SRAM	4014 0240h
MPU_OSPI0	4016 0240h
MPU_OSPI1	4030 0240h
MPU_R5SS0_CORE0_AXIS	400A 0240h
MPU_R5SS0_CORE1_AXIS	400C 0240h

Figure 4-1484. MPU_8_PROGRAMMABLE_5_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3031. MPU_8_PROGRAMMABLE_5_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.19 MPU_8_PROGRAMMABLE_5_END_ADDRESS Register

4.11.2.19.1 MPU_8_PROGRAMMABLE_5_END_ADDRESS Register (Offset = 244h) [reset = 0h]

Programmable_5_End_Address.

Return to [Summary Table](#)

Table 4-3032. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0244h
MPU_HSM_DTHE	4012 0244h
MPU_L2OCRAM_BANK0	4002 0244h
MPU_L2OCRAM_BANK1	4004 0244h
MPU_L2OCRAM_BANK2	4006 0244h
MPU_MBOX_SRAM	4014 0244h
MPU_OSPI0	4016 0244h
MPU_OSPI1	4030 0244h
MPU_R5SS0_CORE0_AXIS	400A 0244h
MPU_R5SS0_CORE1_AXIS	400C 0244h

Figure 4-1485. MPU_8_PROGRAMMABLE_5_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3033. MPU_8_PROGRAMMABLE_5_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.20 MPU_8_PROGRAMMABLE_5_MPPA Register

4.11.2.20.1 MPU_8_PROGRAMMABLE_5_MPPA Register (Offset = 248h) [reset = 0h]

Programmable_5_MPPA.

Return to [Summary Table](#)

Table 4-3034. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0248h
MPU_HSM_DTHER	4012 0248h
MPU_L2OCRAM_BANK0	4002 0248h
MPU_L2OCRAM_BANK1	4004 0248h
MPU_L2OCRAM_BANK2	4006 0248h
MPU_MBOX_SRAM	4014 0248h
MPU_OSPI0	4016 0248h
MPU_OSPI1	4030 0248h
MPU_R5SS0_CORE0_AXIS	400A 0248h
MPU_R5SS0_CORE1_AXIS	400C 0248h

Figure 4-1486. MPU_8_PROGRAMMABLE_5_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3035. MPU_8_PROGRAMMABLE_5_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3035. MPU_8_PROGRAMMABLE_5_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.21 MPU_8_PROGRAMMABLE_6_START_ADDRESS Register

4.11.2.21.1 MPU_8_PROGRAMMABLE_6_START_ADDRESS Register (Offset = 250h) [reset = 0h]

Programmable_6_Start_Address.

Return to [Summary Table](#)

Table 4-3036. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0250h
MPU_HSM_DTHE	4012 0250h
MPU_L2OCRAM_BANK0	4002 0250h
MPU_L2OCRAM_BANK1	4004 0250h
MPU_L2OCRAM_BANK2	4006 0250h
MPU_MBOX_SRAM	4014 0250h
MPU_OSPI0	4016 0250h
MPU_OSPI1	4030 0250h
MPU_R5SS0_CORE0_AXIS	400A 0250h
MPU_R5SS0_CORE1_AXIS	400C 0250h

Figure 4-1487. MPU_8_PROGRAMMABLE_6_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3037. MPU_8_PROGRAMMABLE_6_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.22 MPU_8_PROGRAMMABLE_6_END_ADDRESS Register

4.11.2.22.1 MPU_8_PROGRAMMABLE_6_END_ADDRESS Register (Offset = 254h) [reset = 0h]

Programmable_6_End_Address.

Return to [Summary Table](#)

Table 4-3038. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0254h
MPU_HSM_DTHE	4012 0254h
MPU_L2OCRAM_BANK0	4002 0254h
MPU_L2OCRAM_BANK1	4004 0254h
MPU_L2OCRAM_BANK2	4006 0254h
MPU_MBOX_SRAM	4014 0254h
MPU_OSPI0	4016 0254h
MPU_OSPI1	4030 0254h
MPU_R5SS0_CORE0_AXIS	400A 0254h
MPU_R5SS0_CORE1_AXIS	400C 0254h

Figure 4-1488. MPU_8_PROGRAMMABLE_6_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3039. MPU_8_PROGRAMMABLE_6_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.23 MPU_8_PROGRAMMABLE_6_MPPA Register

4.11.2.23.1 MPU_8_PROGRAMMABLE_6_MPPA Register (Offset = 258h) [reset = 0h]

Programmable_6_MPPA.

Return to [Summary Table](#)

Table 4-3040. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0258h
MPU_HSM_DTHE	4012 0258h
MPU_L2OCRAM_BANK0	4002 0258h
MPU_L2OCRAM_BANK1	4004 0258h
MPU_L2OCRAM_BANK2	4006 0258h
MPU_MBOX_SRAM	4014 0258h
MPU_OSPI0	4016 0258h
MPU_OSPI1	4030 0258h
MPU_R5SS0_CORE0_AXIS	400A 0258h
MPU_R5SS0_CORE1_AXIS	400C 0258h

Figure 4-1489. MPU_8_PROGRAMMABLE_6_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3041. MPU_8_PROGRAMMABLE_6_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3041. MPU_8_PROGRAMMABLE_6_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.24 MPU_8_PROGRAMMABLE_7_START_ADDRESS Register

4.11.2.24.1 MPU_8_PROGRAMMABLE_7_START_ADDRESS Register (Offset = 260h) [reset = 0h]

Programmable_7_Start_Address.

Return to [Summary Table](#)

Table 4-3042. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0260h
MPU_HSM_DTHE	4012 0260h
MPU_L2OCRAM_BANK0	4002 0260h
MPU_L2OCRAM_BANK1	4004 0260h
MPU_L2OCRAM_BANK2	4006 0260h
MPU_MBOX_SRAM	4014 0260h
MPU_OSPI0	4016 0260h
MPU_OSPI1	4030 0260h
MPU_R5SS0_CORE0_AXIS	400A 0260h
MPU_R5SS0_CORE1_AXIS	400C 0260h

Figure 4-1490. MPU_8_PROGRAMMABLE_7_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3043. MPU_8_PROGRAMMABLE_7_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.25 MPU_8_PROGRAMMABLE_7_END_ADDRESS Register

4.11.2.25.1 MPU_8_PROGRAMMABLE_7_END_ADDRESS Register (Offset = 264h) [reset = 0h]

Programmable_7_End_Address.

Return to [Summary Table](#)

Table 4-3044. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0264h
MPU_HSM_DTHE	4012 0264h
MPU_L2OCRAM_BANK0	4002 0264h
MPU_L2OCRAM_BANK1	4004 0264h
MPU_L2OCRAM_BANK2	4006 0264h
MPU_MBOX_SRAM	4014 0264h
MPU_OSPI0	4016 0264h
MPU_OSPI1	4030 0264h
MPU_R5SS0_CORE0_AXIS	400A 0264h
MPU_R5SS0_CORE1_AXIS	400C 0264h

Figure 4-1491. MPU_8_PROGRAMMABLE_7_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3045. MPU_8_PROGRAMMABLE_7_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.26 MPU_8_PROGRAMMABLE_7_MPPA Register

4.11.2.26.1 MPU_8_PROGRAMMABLE_7_MPPA Register (Offset = 268h) [reset = 0h]

Programmable_7_MPPA.

Return to [Summary Table](#)

Table 4-3046. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0268h
MPU_HSM_DTHE	4012 0268h
MPU_L2OCRAM_BANK0	4002 0268h
MPU_L2OCRAM_BANK1	4004 0268h
MPU_L2OCRAM_BANK2	4006 0268h
MPU_MBOX_SRAM	4014 0268h
MPU_OSPI0	4016 0268h
MPU_OSPI1	4030 0268h
MPU_R5SS0_CORE0_AXIS	400A 0268h
MPU_R5SS0_CORE1_AXIS	400C 0268h

Figure 4-1492. MPU_8_PROGRAMMABLE_7_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3047. MPU_8_PROGRAMMABLE_7_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3047. MPU_8_PROGRAMMABLE_7_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.27 MPU_8_PROGRAMMABLE_8_START_ADDRESS Register

4.11.2.27.1 MPU_8_PROGRAMMABLE_8_START_ADDRESS Register (Offset = 270h) [reset = 0h]

Programmable_8_Start_Address.

Return to [Summary Table](#)

Table 4-3048. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0270h
MPU_HSM_DTHE	4012 0270h
MPU_L2OCRAM_BANK0	4002 0270h
MPU_L2OCRAM_BANK1	4004 0270h
MPU_L2OCRAM_BANK2	4006 0270h
MPU_MBOX_SRAM	4014 0270h
MPU_OSPI0	4016 0270h
MPU_OSPI1	4030 0270h
MPU_R5SS0_CORE0_AXIS	400A 0270h
MPU_R5SS0_CORE1_AXIS	400C 0270h

Figure 4-1493. MPU_8_PROGRAMMABLE_8_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3049. MPU_8_PROGRAMMABLE_8_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.11.2.28 MPU_8_PROGRAMMABLE_8_END_ADDRESS Register

4.11.2.28.1 MPU_8_PROGRAMMABLE_8_END_ADDRESS Register (Offset = 274h) [reset = 0h]

Programmable_8_End_Address.

Return to [Summary Table](#)

Table 4-3050. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0274h
MPU_HSM_DTHE	4012 0274h
MPU_L2OCRAM_BANK0	4002 0274h
MPU_L2OCRAM_BANK1	4004 0274h
MPU_L2OCRAM_BANK2	4006 0274h
MPU_MBOX_SRAM	4014 0274h
MPU_OSPI0	4016 0274h
MPU_OSPI1	4030 0274h
MPU_R5SS0_CORE0_AXIS	400A 0274h
MPU_R5SS0_CORE1_AXIS	400C 0274h

Figure 4-1494. MPU_8_PROGRAMMABLE_8_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3051. MPU_8_PROGRAMMABLE_8_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.11.2.29 MPU_8_PROGRAMMABLE_8_MPPA Register

4.11.2.29.1 MPU_8_PROGRAMMABLE_8_MPPA Register (Offset = 278h) [reset = 0h]

Programmable_8_MPPA.

Return to [Summary Table](#)

Table 4-3052. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0278h
MPU_HSM_DTHER	4012 0278h
MPU_L2OCRAM_BANK0	4002 0278h
MPU_L2OCRAM_BANK1	4004 0278h
MPU_L2OCRAM_BANK2	4006 0278h
MPU_MBOX_SRAM	4014 0278h
MPU_OSPI0	4016 0278h
MPU_OSPI1	4030 0278h
MPU_R5SS0_CORE0_AXIS	400A 0278h
MPU_R5SS0_CORE1_AXIS	400C 0278h

Figure 4-1495. MPU_8_PROGRAMMABLE_8_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3053. MPU_8_PROGRAMMABLE_8_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.

Table 4-3053. MPU_8_PROGRAMMABLE_8_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.11.2.30 MPU_8_FAULT_ADDRESS Register

4.11.2.30.1 MPU_8_FAULT_ADDRESS Register (Offset = 300h) [reset = 0h]

Fault_Address.

Return to [Summary Table](#)

Table 4-3054. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0300h
MPU_HSM_DTHE	4012 0300h
MPU_L2OCRAM_BANK0	4002 0300h
MPU_L2OCRAM_BANK1	4004 0300h
MPU_L2OCRAM_BANK2	4006 0300h
MPU_MBOX_SRAM	4014 0300h
MPU_OSPI0	4016 0300h
MPU_OSPI1	4030 0300h
MPU_R5SS0_CORE0_AXIS	400A 0300h
MPU_R5SS0_CORE1_AXIS	400C 0300h

Figure 4-1496. MPU_8_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 4-3055. MPU_8_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault_address.

4.11.2.31 MPU_8_FAULT_STATUS Register

4.11.2.31.1 MPU_8_FAULT_STATUS Register (Offset = 304h) [reset = 0h]

Fault_Status.

Return to [Summary Table](#)

Table 4-3056. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0304h
MPU_HSM_DTHE	4012 0304h
MPU_L2OCRAM_BANK0	4002 0304h
MPU_L2OCRAM_BANK1	4004 0304h
MPU_L2OCRAM_BANK2	4006 0304h
MPU_MBOX_SRAM	4014 0304h
MPU_OSPI0	4016 0304h
MPU_OSPI1	4030 0304h
MPU_R5SS0_CORE0_AXIS	400A 0304h
MPU_R5SS0_CORE1_AXIS	400C 0304h

Figure 4-1497. MPU_8_FAULT_STATUS Name Register

31	30	29	28	27	26	25	24
ID							
R							
0h							
23	22	21	20	19	18	17	16
MSTID							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRIVID			RESERVED1
R				R			R
0h				0h			0h
7	6	5	4	3	2	1	0
NS	RESERVED2		FAULT_TYPE				
R	R	R					
0h	0h	0h					

Table 4-3057. MPU_8_FAULT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	ID	R	0h	Transfer ID
23:16	MSTID	R	0h	Master ID.
15:13	RESERVED	R	0h	Always read as 0.
12:9	PRIVID	R	0h	Privilege ID.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R	0h	Non-secure access.
6	RESERVED2	R	0h	Always read as 0.

Table 4-3057. MPU_8_FAULT_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	FAULT_TYPE	R	0h	Fault_type. 100000 = supervisor read fault 010000 = supervisor write fault 001000 = supervisor execute fault 000100 = user read fault 000010 = user write fault 000001 = user execute fault 111111 = relaxed cache linefill fault 010010 = relaxed cache writeback fault 000000 = no fault

4.11.2.32 MPU_8_FAULT_CLEAR Register

4.11.2.32.1 MPU_8_FAULT_CLEAR Register (Offset = 308h) [reset = 0h]

Fault_Clear.

Return to [Summary Table](#)

Table 4-3058. Instance Table

Instance Name	Physical Address
MPU_HSM	4024 0308h
MPU_HSM_DTHE	4012 0308h
MPU_L2OCRAM_BANK0	4002 0308h
MPU_L2OCRAM_BANK1	4004 0308h
MPU_L2OCRAM_BANK2	4006 0308h
MPU_MBOX_SRAM	4014 0308h
MPU_OSPI0	4016 0308h
MPU_OSPI1	4030 0308h
MPU_R5SS0_CORE0_AXIS	400A 0308h
MPU_R5SS0_CORE1_AXIS	400C 0308h

Figure 4-1498. MPU_8_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
R							W
0h							0h

Table 4-3059. MPU_8_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Always read as 0.
0	FAULT_CLR	W	0h	Fault_clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

4.12 MPU_4

MPU_4

4.12.1 MPU_4 Summaries

MPU_4 Summaries

Table 4-3060. MPU_4 Registers, Base Address=4026 0000h, Length=1024

Offset	Length	Register Name	MPU_OSPI0_CONFIG Physical Address	MPU_OSPI1_CONFIG Physical Address	MPU_R5SS0_CONFIG Physical Address
0h	32	MPU_4_REVISION	4026 0000h	4032 0000h	4028 0000h
10h	32	MPU_4_INTERRUPT_RAW_STAT US_SET	4026 0010h	4032 0010h	4028 0010h
14h	32	MPU_4_INTERRUPT_ENABLED_ STATUS_CLEAR	4026 0014h	4032 0014h	4028 0014h
18h	32	MPU_4_INTERRUPT_ENABLE	4026 0018h	4032 0018h	4028 0018h
1Ch	32	MPU_4_INTERRUPT_ENABLE_C LEAR	4026 001Ch	4032 001Ch	4028 001Ch
200h	32	MPU_4_PROGRAMMABLE_1_ST ART_ADDRESS	4026 0200h	4032 0200h	4028 0200h
204h	32	MPU_4_PROGRAMMABLE_1_EN D_ADDRESS	4026 0204h	4032 0204h	4028 0204h
208h	32	MPU_4_PROGRAMMABLE_1_MP PA	4026 0208h	4032 0208h	4028 0208h
210h	32	MPU_4_PROGRAMMABLE_2_ST ART_ADDRESS	4026 0210h	4032 0210h	4028 0210h
214h	32	MPU_4_PROGRAMMABLE_2_EN D_ADDRESS	4026 0214h	4032 0214h	4028 0214h
218h	32	MPU_4_PROGRAMMABLE_2_MP PA	4026 0218h	4032 0218h	4028 0218h
220h	32	MPU_4_PROGRAMMABLE_3_ST ART_ADDRESS	4026 0220h	4032 0220h	4028 0220h
224h	32	MPU_4_PROGRAMMABLE_3_EN D_ADDRESS	4026 0224h	4032 0224h	4028 0224h
228h	32	MPU_4_PROGRAMMABLE_3_MP PA	4026 0228h	4032 0228h	4028 0228h
230h	32	MPU_4_PROGRAMMABLE_4_ST ART_ADDRESS	4026 0230h	4032 0230h	4028 0230h
234h	32	MPU_4_PROGRAMMABLE_4_EN D_ADDRESS	4026 0234h	4032 0234h	4028 0234h
238h	32	MPU_4_PROGRAMMABLE_4_MP PA	4026 0238h	4032 0238h	4028 0238h
300h	32	MPU_4_FAULT_ADDRESS	4026 0300h	4032 0300h	4028 0300h
304h	32	MPU_4_FAULT_STATUS	4026 0304h	4032 0304h	4028 0304h
308h	32	MPU_4_FAULT_CLEAR	4026 0308h	4032 0308h	4028 0308h

4.12.2 MPU_4 Registers

MPU_4 Registers

4.12.2.1 MPU_4_REVISION Register

4.12.2.1.1 MPU_4_REVISION Register (Offset = 0h) [reset = 4E815101h]

Revision.

Return to [Summary Table](#)

Table 4-3061. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0000h
MPU_OSPI1_CONFIG	4032 0000h
MPU_R5SS0_CONFIG	4028 0000h

Figure 4-1499. MPU_4_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED			MODID		
R		R			R		
1h		0h			E81h		
23	22	21	20	19	18	17	16
MODID							
R							
E81h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
Ah				1h			
7	6	5	4	3	2	1	0
REVCUSTOM		REVMIN					
R		R					
0h		1h					

Table 4-3062. MPU_4_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme.
29:28	RESERVED	R	0h	Always read a s0. Writes have no affect.
27:16	MODID	R	E81h	Module ID field.
15:11	REVRTL	R	Ah	RTL revision. Will vary depending on release.
10:8	REVMAJ	R	1h	Major revision.
7:6	REVCUSTOM	R	0h	Custom revision.
5:0	REVMIN	R	1h	Minor revision.

4.12.2.2 MPU_4_INTERRUPT_RAW_STATUS_SET Register

4.12.2.2.1 MPU_4_INTERRUPT_RAW_STATUS_SET Register (Offset = 10h) [reset = 0h]

Interrupt Raw Status/Set.

Return to [Summary Table](#)

Table 4-3063. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0010h
MPU_OSPI1_CONFIG	4032 0010h
MPU_R5SS0_CONFIG	4028 0010h

Figure 4-1500. MPU_4_INTERRUPT_RAW_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR	PROT_ERR
R						R/W1TS	R/W1TS
0h						0h	0h

Table 4-3064. MPU_4_INTERRUPT_RAW_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR	R/W1TS	0h	Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.
0	PROT_ERR	R/W1TS	0h	Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect.

4.12.2.3 MPU_4_INTERRUPT_ENABLED_STATUS_CLEAR Register

4.12.2.3.1 MPU_4_INTERRUPT_ENABLED_STATUS_CLEAR Register (Offset = 14h) [reset = 0h]

Interrupt Enabled Status/Clear.

Return to [Summary Table](#)

Table 4-3065. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0014h
MPU_OSPI1_CONFIG	4032 0014h
MPU_R5SS0_CONFIG	4028 0014h

Figure 4-1501. MPU_4_INTERRUPT_ENABLED_STATUS_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ENABLED_AD DR_ERR	ENABLED_PR OT_ERR
R						R/W0TC	R/W0TC
0h						0h	0h

Table 4-3066. MPU_4_INTERRUPT_ENABLED_STATUS_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ENABLED_ADDR_ERR	R/W0TC	0h	Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.
0	ENABLED_PROT_ERR	R/W0TC	0h	Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect.

4.12.2.4 MPU_4_INTERRUPT_ENABLE Register

4.12.2.4.1 MPU_4_INTERRUPT_ENABLE Register (Offset = 18h) [reset = 0h]

Interrupt Enable.

Return to [Summary Table](#)

Table 4-3067. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0018h
MPU_OSPI1_CONFIG	4032 0018h
MPU_R5SS0_CONFIG	4028 0018h

Figure 4-1502. MPU_4_INTERRUPT_ENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR_EN	PROT_ERR_EN
R						R/W1TS	R/W1TS
0h						0h	0h

Table 4-3068. MPU_4_INTERRUPT_ENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR_EN	R/W1TS	0h	Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.
0	PROT_ERR_EN	R/W1TS	0h	Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect.

4.12.2.5 MPU_4_INTERRUPT_ENABLE_CLEAR Register

4.12.2.5.1 MPU_4_INTERRUPT_ENABLE_CLEAR Register (Offset = 1Ch) [reset = 0h]

Interrupt Enable Clear.

Return to [Summary Table](#)

Table 4-3069. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 001Ch
MPU_OSPI1_CONFIG	4032 001Ch
MPU_R5SS0_CONFIG	4028 001Ch

Figure 4-1503. MPU_4_INTERRUPT_ENABLE_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						ADDR_ERR_EN_CLR	PROT_ERR_EN_CLR
R						R/W0TC	R/W0TC
0h						0h	0h

Table 4-3070. MPU_4_INTERRUPT_ENABLE_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Always read as 0.
1	ADDR_ERR_EN_CLR	R/W0TC	0h	Addressing violation error enable. Write a 1 to clear the enable. Writing a 0 has no effect.
0	PROT_ERR_EN_CLR	R/W0TC	0h	Protection violation error enable. Write a 1 to clear the enable. Writing a 0 has no effect.

4.12.2.6 MPU_4_PROGRAMMABLE_1_START_ADDRESS Register

4.12.2.6.1 MPU_4_PROGRAMMABLE_1_START_ADDRESS Register (Offset = 200h) [reset = 0h]

Programmable_1_Start_Address.

Return to [Summary Table](#)

Table 4-3071. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0200h
MPU_OSPI1_CONFIG	4032 0200h
MPU_R5SS0_CONFIG	4028 0200h

Figure 4-1504. MPU_4_PROGRAMMABLE_1_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3072. MPU_4_PROGRAMMABLE_1_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.12.2.7 MPU_4_PROGRAMMABLE_1_END_ADDRESS Register

4.12.2.7.1 MPU_4_PROGRAMMABLE_1_END_ADDRESS Register (Offset = 204h) [reset = 0h]

Programmable_1_End_Address.

Return to [Summary Table](#)

Table 4-3073. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0204h
MPU_OSPI1_CONFIG	4032 0204h
MPU_R5SS0_CONFIG	4028 0204h

Figure 4-1505. MPU_4_PROGRAMMABLE_1_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3074. MPU_4_PROGRAMMABLE_1_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.12.2.8 MPU_4_PROGRAMMABLE_1_MPPA Register

4.12.2.8.1 MPU_4_PROGRAMMABLE_1_MPPA Register (Offset = 208h) [reset = 0h]

Programmable_1_MPPA.

Return to [Summary Table](#)

Table 4-3075. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0208h
MPU_OSPI1_CONFIG	4032 0208h
MPU_R5SS0_CONFIG	4028 0208h

Figure 4-1506. MPU_4_PROGRAMMABLE_1_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3076. MPU_4_PROGRAMMABLE_1_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0.
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.

Table 4-3076. MPU_4_PROGRAMMABLE_1_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.12.2.9 MPU_4_PROGRAMMABLE_2_START_ADDRESS Register

4.12.2.9.1 MPU_4_PROGRAMMABLE_2_START_ADDRESS Register (Offset = 210h) [reset = 0h]

Programmable_2_Start_Address.

Return to [Summary Table](#)

Table 4-3077. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0210h
MPU_OSPI1_CONFIG	4032 0210h
MPU_R5SS0_CONFIG	4028 0210h

Figure 4-1507. MPU_4_PROGRAMMABLE_2_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3078. MPU_4_PROGRAMMABLE_2_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.12.2.10 MPU_4_PROGRAMMABLE_2_END_ADDRESS Register

4.12.2.10.1 MPU_4_PROGRAMMABLE_2_END_ADDRESS Register (Offset = 214h) [reset = 0h]

Programmable_2_End_Address.

Return to [Summary Table](#)

Table 4-3079. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0214h
MPU_OSPI1_CONFIG	4032 0214h
MPU_R5SS0_CONFIG	4028 0214h

Figure 4-1508. MPU_4_PROGRAMMABLE_2_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3080. MPU_4_PROGRAMMABLE_2_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.12.2.11 MPU_4_PROGRAMMABLE_2_MPPA Register

4.12.2.11.1 MPU_4_PROGRAMMABLE_2_MPPA Register (Offset = 218h) [reset = 0h]

Programmable_2_MPPA.

Return to [Summary Table](#)

Table 4-3081. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0218h
MPU_OSPI1_CONFIG	4032 0218h
MPU_R5SS0_CONFIG	4028 0218h

Figure 4-1509. MPU_4_PROGRAMMABLE_2_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3082. MPU_4_PROGRAMMABLE_2_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.

Table 4-3082. MPU_4_PROGRAMMABLE_2_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.12.2.12 MPU_4_PROGRAMMABLE_3_START_ADDRESS Register

4.12.2.12.1 MPU_4_PROGRAMMABLE_3_START_ADDRESS Register (Offset = 220h) [reset = 0h]

Programmable_3_Start_Address.

Return to [Summary Table](#)

Table 4-3083. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0220h
MPU_OSPI1_CONFIG	4032 0220h
MPU_R5SS0_CONFIG	4028 0220h

Figure 4-1510. MPU_4_PROGRAMMABLE_3_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3084. MPU_4_PROGRAMMABLE_3_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.12.2.13 MPU_4_PROGRAMMABLE_3_END_ADDRESS Register

4.12.2.13.1 MPU_4_PROGRAMMABLE_3_END_ADDRESS Register (Offset = 224h) [reset = 0h]

Programmable_3_End_Address.

Return to [Summary Table](#)

Table 4-3085. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0224h
MPU_OSPI1_CONFIG	4032 0224h
MPU_R5SS0_CONFIG	4028 0224h

Figure 4-1511. MPU_4_PROGRAMMABLE_3_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3086. MPU_4_PROGRAMMABLE_3_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.12.2.14 MPU_4_PROGRAMMABLE_3_MPPA Register

4.12.2.14.1 MPU_4_PROGRAMMABLE_3_MPPA Register (Offset = 228h) [reset = 0h]

Programmable_3_MPPA.

Return to [Summary Table](#)

Table 4-3087. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0228h
MPU_OSPI1_CONFIG	4032 0228h
MPU_R5SS0_CONFIG	4028 0228h

Figure 4-1512. MPU_4_PROGRAMMABLE_3_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3088. MPU_4_PROGRAMMABLE_3_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.

Table 4-3088. MPU_4_PROGRAMMABLE_3_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.12.2.15 MPU_4_PROGRAMMABLE_4_START_ADDRESS Register

4.12.2.15.1 MPU_4_PROGRAMMABLE_4_START_ADDRESS Register (Offset = 230h) [reset = 0h]

Programmable_4_Start_Address.

Return to [Summary Table](#)

Table 4-3089. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0230h
MPU_OSPI1_CONFIG	4032 0230h
MPU_R5SS0_CONFIG	4028 0230h

Figure 4-1513. MPU_4_PROGRAMMABLE_4_START_ADDRESS Name Register

31	30	29	28	27	26	25	24
START_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
START_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
START_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
START_ADDR							
R/W							
0h							

Table 4-3090. MPU_4_PROGRAMMABLE_4_START_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START_ADDR	R/W	0h	Start address for range N. Defaults to input signal value.

4.12.2.16 MPU_4_PROGRAMMABLE_4_END_ADDRESS Register

4.12.2.16.1 MPU_4_PROGRAMMABLE_4_END_ADDRESS Register (Offset = 234h) [reset = 0h]

Programmable_4_End_Address.

Return to [Summary Table](#)

Table 4-3091. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0234h
MPU_OSPI1_CONFIG	4032 0234h
MPU_R5SS0_CONFIG	4028 0234h

Figure 4-1514. MPU_4_PROGRAMMABLE_4_END_ADDRESS Name Register

31	30	29	28	27	26	25	24
END_ADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
END_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
END_ADDR							
R/W							
0h							
7	6	5	4	3	2	1	0
END_ADDR							
R/W							
0h							

Table 4-3092. MPU_4_PROGRAMMABLE_4_END_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END_ADDR	R/W	0h	End address for range N. Defaults to input signal value.

4.12.2.17 MPU_4_PROGRAMMABLE_4_MPPA Register

4.12.2.17.1 MPU_4_PROGRAMMABLE_4_MPPA Register (Offset = 238h) [reset = 0h]

Programmable_4_MPPA.

Return to [Summary Table](#)

Table 4-3093. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0238h
MPU_OSPI1_CONFIG	4032 0238h
MPU_R5SS0_CONFIG	4028 0238h

Figure 4-1515. MPU_4_PROGRAMMABLE_4_MPPA Name Register

31	30	29	28	27	26	25	24
RESERVED3			LOCK	RESERVED2		AID15_0	
R			R/W	R		R/W	
0h			0h	0h		0h	
23	22	21	20	19	18	17	16
AID15_0							
R/W							
0h							
15	14	13	12	11	10	9	8
AID15_0						AIDX	RESERVED1
R/W						R/W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NS	EMU	SR	SW	SX	UR	UW	UX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 4-3094. MPU_4_PROGRAMMABLE_4_MPPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED3	R	0h	Always read as 0
28	LOCK	R/W	0h	this field is used for locking the corresponding MPU region configurations. Write 1 to lock the configurations along with the lock bit. Writing 1 is allowed once per boot. Lock bit will clear on reset only. Once locked SW can not modify the MPU configurations along with lock bit.
27:26	RESERVED2	R	0h	Always read as 0.
25:10	AID15_0	R/W	0h	AIDs checked for this region. Defaults to input value. 0 = AID is not checked for these permissions. 1 = AID is checked for these permissions.
9	AIDX	R/W	0h	Additional AIDs checked. Defaults to input value.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R/W	0h	Non-secure permission. Defaults to input value.
6	EMU	R/W	0h	Debug permission. Defaults to input value.
5	SR	R/W	0h	Supervisor read permission. Defaults to input value.
4	SW	R/W	0h	Supervisor write permission. Defaults to input value.
3	SX	R/W	0h	Supervisor executable permission. Defaults to input value.
2	UR	R/W	0h	User read permission. Defaults to input value.

Table 4-3094. MPU_4_PROGRAMMABLE_4_MPPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	UW	R/W	0h	User write permission. Defaults to input value.
0	UX	R/W	0h	User executable permission. Defaults to input value.

4.12.2.18 MPU_4_FAULT_ADDRESS Register

4.12.2.18.1 MPU_4_FAULT_ADDRESS Register (Offset = 300h) [reset = 0h]

Fault_Address.

Return to [Summary Table](#)

Table 4-3095. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0300h
MPU_OSPI1_CONFIG	4032 0300h
MPU_R5SS0_CONFIG	4028 0300h

Figure 4-1516. MPU_4_FAULT_ADDRESS Name Register

31	30	29	28	27	26	25	24
FAULT_ADDR							
R							
0h							
23	22	21	20	19	18	17	16
FAULT_ADDR							
R							
0h							
15	14	13	12	11	10	9	8
FAULT_ADDR							
R							
0h							
7	6	5	4	3	2	1	0
FAULT_ADDR							
R							
0h							

Table 4-3096. MPU_4_FAULT_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FAULT_ADDR	R	0h	Fault address.

4.12.2.19 MPU_4_FAULT_STATUS Register

4.12.2.19.1 MPU_4_FAULT_STATUS Register (Offset = 304h) [reset = 0h]

Fault Status.

Return to [Summary Table](#)

Table 4-3097. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0304h
MPU_OSPI1_CONFIG	4032 0304h
MPU_R5SS0_CONFIG	4028 0304h

Figure 4-1517. MPU_4_FAULT_STATUS Name Register

31	30	29	28	27	26	25	24
ID							
R							
0h							
23	22	21	20	19	18	17	16
MSTID							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED				PRIVID			RESERVED1
R				R			R
0h				0h			0h
7	6	5	4	3	2	1	0
NS	RESERVED2	FAULT_TYPE					
R	R	R					
0h	0h	0h					

Table 4-3098. MPU_4_FAULT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	ID	R	0h	Transfer ID
23:16	MSTID	R	0h	Master ID.
15:13	RESERVED	R	0h	Always read as 0.
12:9	PRIVID	R	0h	Privilege ID.
8	RESERVED1	R	0h	Always read as 0.
7	NS	R	0h	Non-secure access.
6	RESERVED2	R	0h	Always read as 0.
5:0	FAULT_TYPE	R	0h	Fault type. 100000 = supervisor read fault 010000 = supervisor write fault 001000 = supervisor execute fault 000100 = user read fault 000010 = user write fault 000001 = user execute fault 111111 = relaxed cache linefill fault 010010 = relaxed cache writeback fault 000000 = no fault

4.12.2.20 MPU_4_FAULT_CLEAR Register

4.12.2.20.1 MPU_4_FAULT_CLEAR Register (Offset = 308h) [reset = 0h]

Fault Clear.

Return to [Summary Table](#)

Table 4-3099. Instance Table

Instance Name	Physical Address
MPU_OSPI0_CONFIG	4026 0308h
MPU_OSPI1_CONFIG	4032 0308h
MPU_R5SS0_CONFIG	4028 0308h

Figure 4-1518. MPU_4_FAULT_CLEAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							FAULT_CLR
R							W
0h							0h

Table 4-3100. MPU_4_FAULT_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Always read as 0.
0	FAULT_CLR	W	0h	Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect.

5 System-on-chip (SoC) Registers

The System-on-chip (SoC) module registers are described in the following sections.

5.1 CPSW

CPSW

5.1.1 CPSW Summaries

CPSW Summaries

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152

Offset	Length	Register Name	CPSW0 Physical Address
0h	32	CPSW_IDVER_REG	5280 0000h
4h	32	CPSW_SS_SYNC_COUNT_REG	5280 0004h
8h	32	CPSW_SS_SYNC_MUX_REG	5280 0008h
Ch	32	CPSW_SS_CONTROL_REG	5280 000Ch
18h	32	CPSW_SS_INT_CONTROL_REG	5280 0018h
1Ch	32	CPSW_SS_STATUS_REG	5280 001Ch
20h	32	CPSW_SUBSYSTEM_CONFIG_REG	5280 0020h
30h	32	CPSW_RGMII1_STATUS_REG	5280 0030h
34h	32	CPSW_RGMII2_STATUS_REG	5280 0034h
0h	32	CPSW_MDIO_VERSION_REG	5280 0000h
4h	32	CPSW_MDIO_CONTROL_REG	5280 0004h
8h	32	CPSW_MDIO_ALIVE_REG	5280 0008h
Ch	32	CPSW_MDIO_LINK_REG	5280 000Ch
10h	32	CPSW_MDIO_LINK_INT_RAW_REG	5280 0010h
14h	32	CPSW_MDIO_LINK_INT_MASKED_REG	5280 0014h
18h	32	CPSW_MDIO_LINK_INT_MASK_SET_REG	5280 0018h
1Ch	32	CPSW_MDIO_LINK_INT_MASK_CLEAR_REG	5280 001Ch
20h	32	CPSW_MDIO_USER_INT_RAW_REG	5280 0020h
24h	32	CPSW_MDIO_USER_INT_MASKED_REG	5280 0024h
28h	32	CPSW_MDIO_USER_INT_MASK_SET_REG	5280 0028h
2Ch	32	CPSW_MDIO_USER_INT_MASK_CLEAR_REG	5280 002Ch
30h	32	CPSW_MDIO_MANUAL_IF_REG	5280 0030h
34h	32	CPSW_MDIO_POLL_REG	5280 0034h
38h	32	CPSW_MDIO_POLL_EN_REG	5280 0038h
3Ch	32	CPSW_MDIO_CLAUS45_REG	5280 003Ch
40h	32	CPSW_MDIO_USER_ADDR0_REG	5280 0040h
44h	32	CPSW_MDIO_USER_ADDR1_REG	5280 0044h
0h	32	CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_EN_REG	5280 0000h
4h	32	CPSW_REGS_INT_SS_C0_TH_PULSE_EN_REG	5280 0004h
8h	32	CPSW_REGS_INT_SS_C0_FH_PULSE_EN_REG	5280 0008h
Ch	32	CPSW_REGS_INT_SS_C0_MISC_EN_REG	5280 000Ch
10h	32	CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_STATUS_REG	5280 0010h
14h	32	CPSW_REGS_INT_SS_C0_TH_PULSE_STATUS_REG	5280 0014h
18h	32	CPSW_REGS_INT_SS_C0_FH_PULSE_STATUS_REG	5280 0018h
1Ch	32	CPSW_REGS_INT_SS_C0_MISC_STATUS_REG	5280 001Ch
20h	32	CPSW_REGS_INT_SS_C0_TH_IMAX_REG	5280 0020h
24h	32	CPSW_REGS_INT_SS_C0_FH_IMAX_REG	5280 0024h
40h	32	CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_EN_REG	5280 0040h

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
44h	32	CPSW_REGS_INT_SS_C1_TH_PULSE_EN_REG	5280 0044h
48h	32	CPSW_REGS_INT_SS_C1_FH_PULSE_EN_REG	5280 0048h
4Ch	32	CPSW_REGS_INT_SS_C1_MISC_EN_REG	5280 004Ch
50h	32	CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_STATU S_REG	5280 0050h
54h	32	CPSW_REGS_INT_SS_C1_TH_PULSE_STATUS_REG	5280 0054h
58h	32	CPSW_REGS_INT_SS_C1_FH_PULSE_STATUS_REG	5280 0058h
5Ch	32	CPSW_REGS_INT_SS_C1_MISC_STATUS_REG	5280 005Ch
60h	32	CPSW_REGS_INT_SS_C1_TH_IMAX_REG	5280 0060h
64h	32	CPSW_REGS_INT_SS_C1_FH_IMAX_REG	5280 0064h
80h	32	CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_EN_RE G	5280 0080h
84h	32	CPSW_REGS_INT_SS_C2_TH_PULSE_EN_REG	5280 0084h
88h	32	CPSW_REGS_INT_SS_C2_FH_PULSE_EN_REG	5280 0088h
8Ch	32	CPSW_REGS_INT_SS_C2_MISC_EN_REG	5280 008Ch
90h	32	CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_STATU S_REG	5280 0090h
94h	32	CPSW_REGS_INT_SS_C2_TH_PULSE_STATUS_REG	5280 0094h
98h	32	CPSW_REGS_INT_SS_C2_FH_PULSE_STATUS_REG	5280 0098h
9Ch	32	CPSW_REGS_INT_SS_C2_MISC_STATUS_REG	5280 009Ch
A0h	32	CPSW_REGS_INT_SS_C2_TH_IMAX_REG	5280 00A0h
A4h	32	CPSW_REGS_INT_SS_C2_FH_IMAX_REG	5280 00A4h
C0h	32	CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_EN_RE G	5280 00C0h
C4h	32	CPSW_REGS_INT_SS_C3_TH_PULSE_EN_REG	5280 00C4h
C8h	32	CPSW_REGS_INT_SS_C3_FH_PULSE_EN_REG	5280 00C8h
CCh	32	CPSW_REGS_INT_SS_C3_MISC_EN_REG	5280 00CCh
D0h	32	CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_STATU S_REG	5280 00D0h
D4h	32	CPSW_REGS_INT_SS_C3_TH_PULSE_STATUS_REG	5280 00D4h
D8h	32	CPSW_REGS_INT_SS_C3_FH_PULSE_STATUS_REG	5280 00D8h
DCh	32	CPSW_REGS_INT_SS_C3_MISC_STATUS_REG	5280 00DCh
E0h	32	CPSW_REGS_INT_SS_C3_TH_IMAX_REG	5280 00E0h
E4h	32	CPSW_REGS_INT_SS_C3_FH_IMAX_REG	5280 00E4h
0h	32	CPSW_NC_VER_REG	5280 0000h
4h	32	CPSW_NC_CONTROL_REG	5280 0004h
Ch	32	CPSW_NC_STATUS_REG	5280 000Ch
10h	32	CPSW_NC_EM_CONTROL_REG	5280 0010h
14h	32	CPSW_NC_STAT_PORT_EN_REG	5280 0014h
18h	32	CPSW_NC_PTYPE_REG	5280 0018h
1Ch	32	CPSW_NC_SOFT_IDLE_REG	5280 001Ch
20h	32	CPSW_NC_THRU_RATE_REG	5280 0020h
24h	32	CPSW_NC_GAP_THRESH_REG	5280 0024h
2Ch	32	CPSW_NC_EEE_PRESCALE_REG	5280 002Ch
30h	32	CPSW_NC_TX_G_OFLOW_THRESH_SET_REG	5280 0030h
34h	32	CPSW_NC_TX_G_OFLOW_THRESH_CLR_REG	5280 0034h
38h	32	CPSW_NC_TX_G_BUF_THRESH_SET_L_REG	5280 0038h
3Ch	32	CPSW_NC_TX_G_BUF_THRESH_SET_H_REG	5280 003Ch

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
40h	32	CPSW_NC_TX_G_BUF_THRESH_CLR_L_REG	5280 0040h
44h	32	CPSW_NC_TX_G_BUF_THRESH_CLR_H_REG	5280 0044h
50h	32	CPSW_NC_VLAN_LTYPE_REG	5280 0050h
54h	32	CPSW_NC_EST_TS_DOMAIN_REG	5280 0054h
58h	32	CPSW_NC_CUT_THRESHOLD_REG	5280 0058h
5Ch	32	CPSW_NC_FREQUENCY_REG	5280 005Ch
60h	32	CPSW_NC_CUT_IET_HOLD_CNT_LD_VAL_REG	5280 0060h
100h	32	CPSW_NC_TX_PRI0_MAXLEN_REG	5280 0100h
104h	32	CPSW_NC_TX_PRI1_MAXLEN_REG	5280 0104h
108h	32	CPSW_NC_TX_PRI2_MAXLEN_REG	5280 0108h
10Ch	32	CPSW_NC_TX_PRI3_MAXLEN_REG	5280 010Ch
110h	32	CPSW_NC_TX_PRI4_MAXLEN_REG	5280 0110h
114h	32	CPSW_NC_TX_PRI5_MAXLEN_REG	5280 0114h
118h	32	CPSW_NC_TX_PRI6_MAXLEN_REG	5280 0118h
11Ch	32	CPSW_NC_TX_PRI7_MAXLEN_REG	5280 011Ch
0h	32	CPSW_MDIO_USER_GROUP_USER_ACCESS_REG_J	5280 0000h + formula
4h	32	CPSW_MDIO_USER_GROUP_USER_PHY_SEL_REG_J	5280 0004h + formula
4h	32	CPSW_NC_CPPI_P0_CONTROL_REG	5280 0004h
10h	32	CPSW_NC_CPPI_P0_BLK_CNT_REG	5280 0010h
14h	32	CPSW_NC_CPPI_P0_PORT_VLAN_REG	5280 0014h
18h	32	CPSW_NC_CPPI_P0_TH_PRI_MAP_REG	5280 0018h
1Ch	32	CPSW_NC_CPPI_P0_PRI_CTL_REG	5280 001Ch
20h	32	CPSW_NC_CPPI_P0_FH_PRI_MAP_REG	5280 0020h
24h	32	CPSW_NC_CPPI_P0_FH_MAXLEN_REG	5280 0024h
28h	32	CPSW_NC_CPPI_P0_TH_BLKs_PRI_REG	5280 0028h
30h	32	CPSW_NC_CPPI_P0_IDLE2LPI_REG	5280 0030h
34h	32	CPSW_NC_CPPI_P0_LPI2WAKE_REG	5280 0034h
38h	32	CPSW_NC_CPPI_P0_EEE_STATUS_REG	5280 0038h
50h	32	CPSW_NC_CPPI_P0_FIFO_STATUS_REG	5280 0050h
120h	32	CPSW_NC_CPPI_FH_DSCP_MAP_REG_J	5280 0120h + formula
140h	32	CPSW_NC_CPPI_P0_PRI_CIR_REG_J	5280 0140h + formula
160h	32	CPSW_NC_CPPI_P0_PRI_EIR_REG_J	5280 0160h + formula
180h	32	CPSW_NC_CPPI_P0_TH_D_THRESH_SET_L_REG	5280 0180h
184h	32	CPSW_NC_CPPI_P0_TH_D_THRESH_SET_H_REG	5280 0184h
188h	32	CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_L_REG	5280 0188h
18Ch	32	CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_H_REG	5280 018Ch
190h	32	CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_L_REG	5280 0190h
194h	32	CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_H_REG	5280 0194h
198h	32	CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_L_REG	5280 0198h
19Ch	32	CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_H_REG	5280 019Ch
300h	32	CPSW_NC_CPPI_P0_SRC_ID_A_REG	5280 0300h
304h	32	CPSW_NC_CPPI_P0_SRC_ID_B_REG	5280 0304h
320h	32	CPSW_NC_CPPI_P0_HOST_BLKs_PRI_REG	5280 0320h
4h	32	CPSW_NC_ETH_MAC_PN_CONTROL_REG_J	5280 0004h + formula
8h	32	CPSW_NC_ETH_MAC_PN_MAX_BLKs_REG_J	5280 0008h + formula

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
10h	32	CPSW_NC_ETH_MAC_PN_BLK_CNT_REG_J	5280 0010h + formula
14h	32	CPSW_NC_ETH_MAC_PN_PORT_VLAN_REG_J	5280 0014h + formula
18h	32	CPSW_NC_ETH_MAC_PN_TX_PRI_MAP_REG_J	5280 0018h + formula
1Ch	32	CPSW_NC_ETH_MAC_PN_PRI_CTL_REG_J	5280 001Ch + formula
20h	32	CPSW_NC_ETH_MAC_PN_RX_PRI_MAP_REG_J	5280 0020h + formula
24h	32	CPSW_NC_ETH_MAC_PN_RX_MAXLEN_REG_J	5280 0024h + formula
28h	32	CPSW_NC_ETH_MAC_PN_TX_BLKS_PRI_REG_J	5280 0028h + formula
30h	32	CPSW_NC_ETH_MAC_PN_IDLE2LPI_REG_J	5280 0030h + formula
34h	32	CPSW_NC_ETH_MAC_PN_LPI2WAKE_REG_J	5280 0034h + formula
38h	32	CPSW_NC_ETH_MAC_PN_EEE_STATUS_REG_J	5280 0038h + formula
40h	32	CPSW_NC_ETH_MAC_PN_IET_CONTROL_REG_J	5280 0040h + formula
44h	32	CPSW_NC_ETH_MAC_PN_IET_STATUS_REG_J	5280 0044h + formula
48h	32	CPSW_NC_ETH_MAC_PN_IET_VERIFY_REG_J	5280 0048h + formula
50h	32	CPSW_NC_ETH_MAC_PN_FIFO_STATUS_REG_J	5280 0050h + formula
60h	32	CPSW_NC_ETH_MAC_PN_EST_CONTROL_REG_J	5280 0060h + formula
120h	32	CPSW_NC_ETH_MAC_PN_FH_DSCP_MAP_REG_J_K	5280 0120h + formula
140h	32	CPSW_NC_ETH_MAC_PN_PRI_CIR_REG_J_K	5280 0140h + formula
160h	32	CPSW_NC_ETH_MAC_PN_PRI_EIR_REG_J_K	5280 0160h + formula
180h	32	CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_L_REG_J	5280 0180h + formula
184h	32	CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_H_REG_J	5280 0184h + formula
188h	32	CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_L_REG_J	5280 0188h + formula
18Ch	32	CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_H_REG_J	5280 018Ch + formula
190h	32	CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_L_REG_J	5280 0190h + formula
194h	32	CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_H_REG_J	5280 0194h + formula
198h	32	CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_L_REG_J	5280 0198h + formula
19Ch	32	CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_H_REG_J	5280 019Ch + formula
300h	32	CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_L_REG_J	5280 0300h + formula
304h	32	CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_H_REG_J	5280 0304h + formula
308h	32	CPSW_NC_ETH_MAC_PN_SA_L_REG_J	5280 0308h + formula
30Ch	32	CPSW_NC_ETH_MAC_PN_SA_H_REG_J	5280 030Ch + formula
310h	32	CPSW_NC_ETH_MAC_PN_TS_CTL_REG_J	5280 0310h + formula
314h	32	CPSW_NC_ETH_MAC_PN_TS_SEQ_LTYPE_REG_J	5280 0314h + formula
318h	32	CPSW_NC_ETH_MAC_PN_TS_VLAN_LTYPE_REG_J	5280 0318h + formula
31Ch	32	CPSW_NC_ETH_MAC_PN_TS_CTL_LTYPE2_REG_J	5280 031Ch + formula
320h	32	CPSW_NC_ETH_MAC_PN_TS_CTL2_REG_J	5280 0320h + formula
330h	32	CPSW_NC_ETH_MAC_PN_MAC_CONTROL_REG_J	5280 0330h + formula
334h	32	CPSW_NC_ETH_MAC_PN_MAC_STATUS_REG_J	5280 0334h + formula
338h	32	CPSW_NC_ETH_MAC_PN_MAC_SOFT_RESET_REG_J	5280 0338h + formula
33Ch	32	CPSW_NC_ETH_MAC_PN_MAC_BOFFTEST_REG_J	5280 033Ch + formula

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
340h	32	CPSW_NC_ETH_MAC_PN_MAC_RX_PAUSETIMER_REG_J	5280 0340h + formula
350h	32	CPSW_NC_ETH_MAC_PN_MAC_RXN_PAUSETIMER_REG_J_K	5280 0350h + formula
370h	32	CPSW_NC_ETH_MAC_PN_MAC_TX_PAUSETIMER_REG_J	5280 0370h + formula
380h	32	CPSW_NC_ETH_MAC_PN_MAC_TX0_PAUSETIMER_REG_J_K	5280 0380h + formula
3A0h	32	CPSW_NC_ETH_MAC_PN_MAC_EMCONTROL_REG_J	5280 03A0h + formula
3A4h	32	CPSW_NC_ETH_MAC_PN_MAC_TX_GAP_REG_J	5280 03A4h + formula
3A8h	32	CPSW_NC_ETH_MAC_PN_MAC_PORT_CONFIG_J	5280 03A8h + formula
3ACh	32	CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_POINTER_REG_J	5280 03ACh + formula
3B0h	32	CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_A_REG_J	5280 03B0h + formula
3B4h	32	CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_B_REG_J	5280 03B4h + formula
3B8h	32	CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_C_REG_J	5280 03B8h + formula
3BCh	32	CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_D_REG_J	5280 03BCh + formula
3C0h	32	CPSW_NC_ETH_MAC_PN_CUT_THRU_REG_J	5280 03C0h + formula
3C4h	32	CPSW_NC_ETH_MAC_PN_PORT_SPEED_REG_J	5280 03C4h + formula
0h	32	CPSW_NC_EST_FETCH_LOC	5280 0000h
0h	32	CPSW_NC_CPDMA_REGS_FH_IDVER_REG	5280 0000h
4h	32	CPSW_NC_CPDMA_REGS_FH_CONTROL_REG	5280 0004h
8h	32	CPSW_NC_CPDMA_REGS_FH_TEARDOWN_REG	5280 0008h
Ch	32	CPSW_NC_CPDMA_REGS_FH_CONTROL2_REG	5280 000Ch
10h	32	CPSW_NC_CPDMA_REGS_TH_IDVER_REG	5280 0010h
14h	32	CPSW_NC_CPDMA_REGS_TH_CONTROL_REG	5280 0014h
18h	32	CPSW_NC_CPDMA_REGS_TH_TEARDOWN_REG	5280 0018h
1Ch	32	CPSW_NC_CPDMA_REGS_SOFT_RESET_REG	5280 001Ch
20h	32	CPSW_NC_CPDMA_REGS_CONTROL_REG	5280 0020h
24h	32	CPSW_NC_CPDMA_REGS_STATUS_REG	5280 0024h
28h	32	CPSW_NC_CPDMA_REGS_TH_BUFFER_OFFSET_REG	5280 0028h
2Ch	32	CPSW_NC_CPDMA_REGS_EMULATION_CONTROL_REG	5280 002Ch
0h	32	CPSW_NC_CPDMA_INT_FH_INTSTAT_RAW_REG	5280 0000h
4h	32	CPSW_NC_CPDMA_INT_FH_INTSTAT_MASKED_REG	5280 0004h
8h	32	CPSW_NC_CPDMA_INT_FH_INTMASK_SET_REG	5280 0008h
Ch	32	CPSW_NC_CPDMA_INT_FH_INTMASK_CLEAR_REG	5280 000Ch
10h	32	CPSW_NC_CPDMA_INT_IN_VECTOR_REG	5280 0010h
14h	32	CPSW_NC_CPDMA_INT_EOI_VECTOR_REG	5280 0014h
20h	32	CPSW_NC_CPDMA_INT_TH_INTSTAT_RAW_REG	5280 0020h
24h	32	CPSW_NC_CPDMA_INT_TH_INTSTAT_MASKED_REG	5280 0024h
28h	32	CPSW_NC_CPDMA_INT_TH_INTMASK_SET_REG	5280 0028h
2Ch	32	CPSW_NC_CPDMA_INT_TH_INTMASK_CLEAR_REG	5280 002Ch
30h	32	CPSW_NC_CPDMA_INT_INTSTAT_RAW_REG	5280 0030h
34h	32	CPSW_NC_CPDMA_INT_INTSTAT_MASKED_REG	5280 0034h
38h	32	CPSW_NC_CPDMA_INT_INTMASK_SET_REG	5280 0038h
3Ch	32	CPSW_NC_CPDMA_INT_INTMASK_CLEAR_REG	5280 003Ch
40h	32	CPSW_NC_CPDMA_INT_TH0_PENDTHRESH_REG	5280 0040h

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
44h	32	CPSW_NC_CPDMA_INT_TH1_PENDTHRESH_REG	5280 0044h
48h	32	CPSW_NC_CPDMA_INT_TH2_PENDTHRESH_REG	5280 0048h
4Ch	32	CPSW_NC_CPDMA_INT_TH3_PENDTHRESH_REG	5280 004Ch
50h	32	CPSW_NC_CPDMA_INT_TH4_PENDTHRESH_REG	5280 0050h
54h	32	CPSW_NC_CPDMA_INT_TH5_PENDTHRESH_REG	5280 0054h
58h	32	CPSW_NC_CPDMA_INT_TH6_PENDTHRESH_REG	5280 0058h
5Ch	32	CPSW_NC_CPDMA_INT_TH7_PENDTHRESH_REG	5280 005Ch
60h	32	CPSW_NC_CPDMA_INT_TH0_FREEBUFFER_REG	5280 0060h
64h	32	CPSW_NC_CPDMA_INT_TH1_FREEBUFFER_REG	5280 0064h
68h	32	CPSW_NC_CPDMA_INT_TH2_FREEBUFFER_REG	5280 0068h
6Ch	32	CPSW_NC_CPDMA_INT_TH3_FREEBUFFER_REG	5280 006Ch
70h	32	CPSW_NC_CPDMA_INT_TH4_FREEBUFFER_REG	5280 0070h
74h	32	CPSW_NC_CPDMA_INT_TH5_FREEBUFFER_REG	5280 0074h
78h	32	CPSW_NC_CPDMA_INT_TH6_FREEBUFFER_REG	5280 0078h
7Ch	32	CPSW_NC_CPDMA_INT_TH7_FREEBUFFER_REG	5280 007Ch
0h	32	CPSW_NC_CPDMA_SRAM_FH0_HDP_REG	5280 0000h
4h	32	CPSW_NC_CPDMA_SRAM_FH1_HDP_REG	5280 0004h
8h	32	CPSW_NC_CPDMA_SRAM_FH2_HDP_REG	5280 0008h
Ch	32	CPSW_NC_CPDMA_SRAM_FH3_HDP_REG	5280 000Ch
10h	32	CPSW_NC_CPDMA_SRAM_FH4_HDP_REG	5280 0010h
14h	32	CPSW_NC_CPDMA_SRAM_FH5_HDP_REG	5280 0014h
18h	32	CPSW_NC_CPDMA_SRAM_FH6_HDP_REG	5280 0018h
1Ch	32	CPSW_NC_CPDMA_SRAM_FH7_HDP_REG	5280 001Ch
20h	32	CPSW_NC_CPDMA_SRAM_TH0_HDP_REG	5280 0020h
24h	32	CPSW_NC_CPDMA_SRAM_TH1_HDP_REG	5280 0024h
28h	32	CPSW_NC_CPDMA_SRAM_TH2_HDP_REG	5280 0028h
2Ch	32	CPSW_NC_CPDMA_SRAM_TH3_HDP_REG	5280 002Ch
30h	32	CPSW_NC_CPDMA_SRAM_TH4_HDP_REG	5280 0030h
34h	32	CPSW_NC_CPDMA_SRAM_TH5_HDP_REG	5280 0034h
38h	32	CPSW_NC_CPDMA_SRAM_TH6_HDP_REG	5280 0038h
3Ch	32	CPSW_NC_CPDMA_SRAM_TH7_HDP_REG	5280 003Ch
40h	32	CPSW_NC_CPDMA_SRAM_FH0_CP_REG	5280 0040h
44h	32	CPSW_NC_CPDMA_SRAM_FH1_CP_REG	5280 0044h
48h	32	CPSW_NC_CPDMA_SRAM_FH2_CP_REG	5280 0048h
4Ch	32	CPSW_NC_CPDMA_SRAM_FH3_CP_REG	5280 004Ch
50h	32	CPSW_NC_CPDMA_SRAM_FH4_CP_REG	5280 0050h
54h	32	CPSW_NC_CPDMA_SRAM_FH5_CP_REG	5280 0054h
58h	32	CPSW_NC_CPDMA_SRAM_FH6_CP_REG	5280 0058h
5Ch	32	CPSW_NC_CPDMA_SRAM_FH7_CP_REG	5280 005Ch
60h	32	CPSW_NC_CPDMA_SRAM_TH0_CP_REG	5280 0060h
64h	32	CPSW_NC_CPDMA_SRAM_TH1_CP_REG	5280 0064h
68h	32	CPSW_NC_CPDMA_SRAM_TH2_CP_REG	5280 0068h
6Ch	32	CPSW_NC_CPDMA_SRAM_TH3_CP_REG	5280 006Ch
70h	32	CPSW_NC_CPDMA_SRAM_TH4_CP_REG	5280 0070h
74h	32	CPSW_NC_CPDMA_SRAM_TH5_CP_REG	5280 0074h
78h	32	CPSW_NC_CPDMA_SRAM_TH6_CP_REG	5280 0078h
7Ch	32	CPSW_NC_CPDMA_SRAM_TH7_CP_REG	5280 007Ch

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
100h	32	CPSW_NC_CPDMA_SRAM_TEST_FH0_HDP_REG	5280 0100h
104h	32	CPSW_NC_CPDMA_SRAM_TEST_FH1_HDP_REG	5280 0104h
108h	32	CPSW_NC_CPDMA_SRAM_TEST_FH2_HDP_REG	5280 0108h
10Ch	32	CPSW_NC_CPDMA_SRAM_TEST_FH3_HDP_REG	5280 010Ch
110h	32	CPSW_NC_CPDMA_SRAM_TEST_FH4_HDP_REG	5280 0110h
114h	32	CPSW_NC_CPDMA_SRAM_TEST_FH5_HDP_REG	5280 0114h
118h	32	CPSW_NC_CPDMA_SRAM_TEST_FH6_HDP_REG	5280 0118h
11Ch	32	CPSW_NC_CPDMA_SRAM_TEST_FH7_HDP_REG	5280 011Ch
120h	32	CPSW_NC_CPDMA_SRAM_TEST_TH0_HDP_REG	5280 0120h
124h	32	CPSW_NC_CPDMA_SRAM_TEST_TH1_HDP_REG	5280 0124h
128h	32	CPSW_NC_CPDMA_SRAM_TEST_TH2_HDP_REG	5280 0128h
12Ch	32	CPSW_NC_CPDMA_SRAM_TEST_TH3_HDP_REG	5280 012Ch
130h	32	CPSW_NC_CPDMA_SRAM_TEST_TH4_HDP_REG	5280 0130h
134h	32	CPSW_NC_CPDMA_SRAM_TEST_TH5_HDP_REG	5280 0134h
138h	32	CPSW_NC_CPDMA_SRAM_TEST_TH6_HDP_REG	5280 0138h
13Ch	32	CPSW_NC_CPDMA_SRAM_TEST_TH7_HDP_REG	5280 013Ch
140h	32	CPSW_NC_CPDMA_SRAM_TEST_FH0_CP_REG	5280 0140h
144h	32	CPSW_NC_CPDMA_SRAM_TEST_FH1_CP_REG	5280 0144h
148h	32	CPSW_NC_CPDMA_SRAM_TEST_FH2_CP_REG	5280 0148h
14Ch	32	CPSW_NC_CPDMA_SRAM_TEST_FH3_CP_REG	5280 014Ch
150h	32	CPSW_NC_CPDMA_SRAM_TEST_FH4_CP_REG	5280 0150h
154h	32	CPSW_NC_CPDMA_SRAM_TEST_FH5_CP_REG	5280 0154h
158h	32	CPSW_NC_CPDMA_SRAM_TEST_FH6_CP_REG	5280 0158h
15Ch	32	CPSW_NC_CPDMA_SRAM_TEST_FH7_CP_REG	5280 015Ch
160h	32	CPSW_NC_CPDMA_SRAM_TEST_TH0_CP_REG	5280 0160h
164h	32	CPSW_NC_CPDMA_SRAM_TEST_TH1_CP_REG	5280 0164h
168h	32	CPSW_NC_CPDMA_SRAM_TEST_TH2_CP_REG	5280 0168h
16Ch	32	CPSW_NC_CPDMA_SRAM_TEST_TH3_CP_REG	5280 016Ch
170h	32	CPSW_NC_CPDMA_SRAM_TEST_TH4_CP_REG	5280 0170h
174h	32	CPSW_NC_CPDMA_SRAM_TEST_TH5_CP_REG	5280 0174h
178h	32	CPSW_NC_CPDMA_SRAM_TEST_TH6_CP_REG	5280 0178h
17Ch	32	CPSW_NC_CPDMA_SRAM_TEST_TH7_CP_REG	5280 017Ch
0h	32	CPSW_NC_STAT_RXGOODFRAMES_J	5280 0000h + formula
4h	32	CPSW_NC_STAT_RXBROADCASTFRAMES_J	5280 0004h + formula
8h	32	CPSW_NC_STAT_RXMULTICASTFRAMES_J	5280 0008h + formula
Ch	32	CPSW_NC_STAT_RXPAUSEFRAMES_J	5280 000Ch + formula
10h	32	CPSW_NC_STAT_RXCRCERRORS_J	5280 0010h + formula
14h	32	CPSW_NC_STAT_RXALIGNCODEERRORS_J	5280 0014h + formula
18h	32	CPSW_NC_STAT_RXOVERSIZEDFRAMES_J	5280 0018h + formula
1Ch	32	CPSW_NC_STAT_RXJABBERFRAMES_J	5280 001Ch + formula
20h	32	CPSW_NC_STAT_RXUNDERSIZEDFRAMES_J	5280 0020h + formula
24h	32	CPSW_NC_STAT_RXFRAGMENTS_J	5280 0024h + formula
28h	32	CPSW_NC_STAT_ALE_DROP_J	5280 0028h + formula
2Ch	32	CPSW_NC_STAT_ALE_OVERRUN_DROP_J	5280 002Ch + formula
30h	32	CPSW_NC_STAT_RXOCTETS_J	5280 0030h + formula
34h	32	CPSW_NC_STAT_TXGOODFRAMES_J	5280 0034h + formula
38h	32	CPSW_NC_STAT_TXBROADCASTFRAMES_J	5280 0038h + formula

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
3Ch	32	CPSW_NC_STAT_TXMULTICASTFRAMES_J	5280 003Ch + formula
40h	32	CPSW_NC_STAT_TXPAUSEFRAMES_J	5280 0040h + formula
44h	32	CPSW_NC_STAT_TXDEFERREDFRAMES_J	5280 0044h + formula
48h	32	CPSW_NC_STAT_TXCOLLISIONFRAMES_J	5280 0048h + formula
4Ch	32	CPSW_NC_STAT_TXSINGLECOLLFRAMES_J	5280 004Ch + formula
50h	32	CPSW_NC_STAT_TXMULTCOLLFRAMES_J	5280 0050h + formula
54h	32	CPSW_NC_STAT_TXEXCESSIVECOLLISIONS_J	5280 0054h + formula
58h	32	CPSW_NC_STAT_TXLATECOLLISIONS_J	5280 0058h + formula
5Ch	32	CPSW_NC_STAT_RXIPGERROR_J	5280 005Ch + formula
60h	32	CPSW_NC_STAT_TXCARRIERSENSEERRORS_J	5280 0060h + formula
64h	32	CPSW_NC_STAT_TXOCTETS_J	5280 0064h + formula
68h	32	CPSW_NC_STAT_OCTETFRAMES64_J	5280 0068h + formula
6Ch	32	CPSW_NC_STAT_OCTETFRAMES65T127_J	5280 006Ch + formula
70h	32	CPSW_NC_STAT_OCTETFRAMES128T255_J	5280 0070h + formula
74h	32	CPSW_NC_STAT_OCTETFRAMES256T511_J	5280 0074h + formula
78h	32	CPSW_NC_STAT_OCTETFRAMES512T1023_J	5280 0078h + formula
7Ch	32	CPSW_NC_STAT_OCTETFRAMES1024TUP_J	5280 007Ch + formula
80h	32	CPSW_NC_STAT_NETOCTETS_J	5280 0080h + formula
84h	32	CPSW_NC_STAT_RX_BOTTOM_OF_FIFO_DROP_J	5280 0084h + formula
88h	32	CPSW_NC_STAT_PORTMASK_DROP_J	5280 0088h + formula
8Ch	32	CPSW_NC_STAT_RX_TOP_OF_FIFO_DROP_J	5280 008Ch + formula
90h	32	CPSW_NC_STAT_ALE_RATE_LIMIT_DROP_J	5280 0090h + formula
94h	32	CPSW_NC_STAT_ALE_VID_INGRESS_DROP_J	5280 0094h + formula
98h	32	CPSW_NC_STAT_ALE_DA_EQ_SA_DROP_J	5280 0098h + formula
9Ch	32	CPSW_NC_STAT_ALE_BLOCK_DROP_J	5280 009Ch + formula
A0h	32	CPSW_NC_STAT_ALE_SECURE_DROP_J	5280 00A0h + formula
A4h	32	CPSW_NC_STAT_ALE_AUTH_DROP_J	5280 00A4h + formula
A8h	32	CPSW_NC_STAT_ALE_UNKN_UNI_J	5280 00A8h + formula
ACh	32	CPSW_NC_STAT_ALE_UNKN_UNI_BCNT_J	5280 00ACh + formula
B0h	32	CPSW_NC_STAT_ALE_UNKN_MLT_J	5280 00B0h + formula
B4h	32	CPSW_NC_STAT_ALE_UNKN_MLT_BCNT_J	5280 00B4h + formula
B8h	32	CPSW_NC_STAT_ALE_UNKN_BRD_J	5280 00B8h + formula
BCh	32	CPSW_NC_STAT_ALE_UNKN_BRD_BCNT_J	5280 00BCh + formula
C0h	32	CPSW_NC_STAT_ALE_POL_MATCH_J	5280 00C0h + formula
C4h	32	CPSW_NC_STAT_ALE_POL_MATCH_RED_J	5280 00C4h + formula
C8h	32	CPSW_NC_STAT_ALE_POL_MATCH_YELLOW_J	5280 00C8h + formula
CCh	32	CPSW_NC_STAT_ALE_MULT_SA_DROP_J	5280 00CCh + formula
D0h	32	CPSW_NC_STAT_ALE_DUAL_VLAN_DROP_J	5280 00D0h + formula
D4h	32	CPSW_NC_STAT_ALE_LEN_ERROR_DROP_J	5280 00D4h + formula
D8h	32	CPSW_NC_STAT_ALE_IP_NEXT_HDR_DROP_J	5280 00D8h + formula
DCh	32	CPSW_NC_STAT_ALE_IPV4_FRAG_DROP_J	5280 00DCh + formula
140h	32	CPSW_NC_STAT_IET_RX_ASSEMBLY_ERROR_REG_J	5280 0140h + formula
144h	32	CPSW_NC_STAT_IET_RX_ASSEMBLY_OK_REG_J	5280 0144h + formula
148h	32	CPSW_NC_STAT_IET_RX_SMD_ERROR_REG_J	5280 0148h + formula
14Ch	32	CPSW_NC_STAT_IET_RX_FRAG_REG_J	5280 014Ch + formula
150h	32	CPSW_NC_STAT_IET_TX_HOLD_REG_J	5280 0150h + formula
154h	32	CPSW_NC_STAT_IET_TX_FRAG_REG_J	5280 0154h + formula

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
17Ch	32	CPSW_NC_STAT_TX_MEMORY_PROTECT_ERROR_J	5280 017Ch + formula
180h	32	CPSW_NC_STAT_ENET_PN_TX_PRI_REG_J_K	5280 0180h + formula
1A0h	32	CPSW_NC_STAT_ENET_PN_TX_PRI_BCNT_REG_J_K	5280 01A0h + formula
1C0h	32	CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_REG_J_K	5280 01C0h + formula
1E0h	32	CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_BCNT_RE G_J_K	5280 01E0h + formula
0h	32	CPSW_NC_CPTS_IDVER_REG	5280 0000h
4h	32	CPSW_NC_CPTS_CONTROL_REG	5280 0004h
8h	32	CPSW_NC_CPTS_RFTCLK_SEL_REG	5280 0008h
Ch	32	CPSW_NC_CPTS_TS_PUSH_REG	5280 000Ch
10h	32	CPSW_NC_CPTS_TS_LOAD_VAL_REG	5280 0010h
14h	32	CPSW_NC_CPTS_TS_LOAD_EN_REG	5280 0014h
18h	32	CPSW_NC_CPTS_TS_COMP_VAL_REG	5280 0018h
1Ch	32	CPSW_NC_CPTS_TS_COMP_LEN_REG	5280 001Ch
20h	32	CPSW_NC_CPTS_INTSTAT_RAW_REG	5280 0020h
24h	32	CPSW_NC_CPTS_INTSTAT_MASKED_REG	5280 0024h
28h	32	CPSW_NC_CPTS_INT_ENABLE_REG	5280 0028h
2Ch	32	CPSW_NC_CPTS_TS_COMP_NUDGE_REG	5280 002Ch
30h	32	CPSW_NC_CPTS_EVENT_POP_REG	5280 0030h
34h	32	CPSW_NC_CPTS_EVENT_0_REG	5280 0034h
38h	32	CPSW_NC_CPTS_EVENT_1_REG	5280 0038h
3Ch	32	CPSW_NC_CPTS_EVENT_2_REG	5280 003Ch
40h	32	CPSW_NC_CPTS_EVENT_3_REG	5280 0040h
44h	32	CPSW_NC_CPTS_TS_LOAD_HIGH_VAL_REG	5280 0044h
48h	32	CPSW_NC_CPTS_TS_COMP_HIGH_VAL_REG	5280 0048h
4Ch	32	CPSW_NC_CPTS_TS_ADD_VAL_REG	5280 004Ch
50h	32	CPSW_NC_CPTS_TS_PPM_LOW_VAL_REG	5280 0050h
54h	32	CPSW_NC_CPTS_TS_PPM_HIGH_VAL_REG	5280 0054h
58h	32	CPSW_NC_CPTS_TS_NUDGE_VAL_REG	5280 0058h
D0h	32	CPSW_NC_CPTS_TS_CONFIG	5280 00D0h
0h	32	CPSW_NC_ALE_MOD_VER	5280 0000h
4h	32	CPSW_NC_ALE_STATUS	5280 0004h
8h	32	CPSW_NC_ALE_CONTROL	5280 0008h
Ch	32	CPSW_NC_ALE_CTRL2	5280 000Ch
10h	32	CPSW_NC_ALE_PRESCALE	5280 0010h
14h	32	CPSW_NC_ALE_AGING_CTRL	5280 0014h
1Ch	32	CPSW_NC_ALE_NXT_HDR	5280 001Ch
20h	32	CPSW_NC_ALE_TBLCTL	5280 0020h
34h	32	CPSW_NC_ALE_TBLW2	5280 0034h
38h	32	CPSW_NC_ALE_TBLW1	5280 0038h
3Ch	32	CPSW_NC_ALE_TBLW0	5280 003Ch
40h	32	CPSW_NC_ALE_I0_PORTCTL0_J	5280 0040h + formula
90h	32	CPSW_NC_ALE_UVLAN_MEMBER	5280 0090h
94h	32	CPSW_NC_ALE_UVLAN_URCAST	5280 0094h
98h	32	CPSW_NC_ALE_UVLAN_RMCAST	5280 0098h
9Ch	32	CPSW_NC_ALE_UVLAN_UNTAG	5280 009Ch
B4h	32	CPSW_NC_ALE_FAST_LUT	5280 00B4h

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
B8h	32	CPSW_NC_ALE_STAT_DIAG	5280 00B8h
BCh	32	CPSW_NC_ALE_OAM_LB_CTRL	5280 00BCh
FCh	32	CPSW_NC_ALE_EGRESSOP	5280 00FCh
100h	32	CPSW_NC_ALE_POLICECFG0	5280 0100h
104h	32	CPSW_NC_ALE_POLICECFG1	5280 0104h
108h	32	CPSW_NC_ALE_POLICECFG2	5280 0108h
10Ch	32	CPSW_NC_ALE_POLICECFG3	5280 010Ch
110h	32	CPSW_NC_ALE_POLICECFG4	5280 0110h
118h	32	CPSW_NC_ALE_POLICECFG6	5280 0118h
11Ch	32	CPSW_NC_ALE_POLICECFG7	5280 011Ch
120h	32	CPSW_NC_ALE_POLICETBLCTL	5280 0120h
124h	32	CPSW_NC_ALE_POLICECONTROL	5280 0124h
128h	32	CPSW_NC_ALE_POLICETESTCTL	5280 0128h
12Ch	32	CPSW_NC_ALE_POLICEHSTAT	5280 012Ch
134h	32	CPSW_NC_ALE_THREADMAPDEF	5280 0134h
138h	32	CPSW_NC_ALE_THREADMAPCTL	5280 0138h
13Ch	32	CPSW_NC_ALE_THREADMAPVAL	5280 013Ch
0h	32	CPSW_NC_ECC_REV	5280 0000h
8h	32	CPSW_NC_ECC_VECTOR	5280 0008h
Ch	32	CPSW_NC_ECC_STAT	5280 000Ch
10h	32	CPSW_NC_ECC_RESERVED_SVBUS_J	5280 0010h + formula
3Ch	32	CPSW_NC_ECC_SEC_EOI_REG	5280 003Ch
40h	32	CPSW_NC_ECC_SEC_STATUS_REG0	5280 0040h
80h	32	CPSW_NC_ECC_SEC_ENABLE_SET_REG0	5280 0080h
C0h	32	CPSW_NC_ECC_SEC_ENABLE_CLR_REG0	5280 00C0h
13Ch	32	CPSW_NC_ECC_DED_EOI_REG	5280 013Ch
140h	32	CPSW_NC_ECC_DED_STATUS_REG0	5280 0140h
180h	32	CPSW_NC_ECC_DED_ENABLE_SET_REG0	5280 0180h
1C0h	32	CPSW_NC_ECC_DED_ENABLE_CLR_REG0	5280 01C0h
200h	32	CPSW_NC_ECC_AGGR_ENABLE_SET	5280 0200h
204h	32	CPSW_NC_ECC_AGGR_ENABLE_CLR	5280 0204h
208h	32	CPSW_NC_ECC_AGGR_STATUS_SET	5280 0208h
20Ch	32	CPSW_NC_ECC_AGGR_STATUS_CLR	5280 020Ch
0h	32	CPSW_NC_CPTS_TS_GENF_COMP_LOW_REG_J	5280 0000h + formula
4h	32	CPSW_NC_CPTS_TS_GENF_COMP_HIGH_REG_J	5280 0004h + formula
8h	32	CPSW_NC_CPTS_TS_GENF_CONTROL_REG_J	5280 0008h + formula
Ch	32	CPSW_NC_CPTS_TS_GENF_LENGTH_REG_J	5280 000Ch + formula
10h	32	CPSW_NC_CPTS_TS_GENF_PPM_LOW_REG_J	5280 0010h + formula
14h	32	CPSW_NC_CPTS_TS_GENF_PPM_HIGH_REG_J	5280 0014h + formula
18h	32	CPSW_NC_CPTS_TS_GENF_NUDGE_REG_J	5280 0018h + formula
0h	32	CPSW_NC_CPTS_TS_ESTF_COMP_LOW_REG_J	5280 0000h + formula
4h	32	CPSW_NC_CPTS_TS_ESTF_COMP_HIGH_REG_J	5280 0004h + formula
8h	32	CPSW_NC_CPTS_TS_ESTF_CONTROL_REG_J	5280 0008h + formula
Ch	32	CPSW_NC_CPTS_TS_ESTF_LENGTH_REG_J	5280 000Ch + formula
10h	32	CPSW_NC_CPTS_TS_ESTF_PPM_LOW_REG_J	5280 0010h + formula
14h	32	CPSW_NC_CPTS_TS_ESTF_PPM_HIGH_REG_J	5280 0014h + formula

Table 5-1. CPSW Registers, Base Address=5280 0000h, Length=2097152 (continued)

Offset	Length	Register Name	CPSW0 Physical Address
18h	32	CPSW_NC_CPTS_TS_ESTF_NUDGE_REG_J	5280 0018h + formula

5.1.2 CPSW Registers

CPSW Registers

5.1.2.1 CPSW_IDVER_REG Register

5.1.2.1.1 CPSW_IDVER_REG Register (Offset = 0h) [reset = 6BA00103h]

ID Version Register.

Return to [Summary Table](#)

Table 5-2. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-1. CPSW_IDVER_REG Name Register

31	30	29	28	27	26	25	24
IDENT							
R							
6BA0h							
23	22	21	20	19	18	17	16
IDENT							
R							
6BA0h							
15	14	13	12	11	10	9	8
RTL_VER				MAJOR_VER			
R				R			
3h				1h			
7	6	5	4	3	2	1	0
MINOR_VER							
R							
3h							

Table 5-3. CPSW_IDVER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IDENT	R	6BA0h	Identification value
15:11	RTL_VER	R	3h	RTL version value
10:8	MAJOR_VER	R	1h	Major version value
7:0	MINOR_VER	R	3h	Minor version value

5.1.2.2 CPSW_SS_SYNCE_COUNT_REG Register

5.1.2.2.1 CPSW_SS_SYNCE_COUNT_REG Register (Offset = 4h) [reset = 0h]

SS SYNCE Count Register.

Return to [Summary Table](#)

Table 5-4. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-2. CPSW_SS_SYNCE_COUNT_REG Name Register

31	30	29	28	27	26	25	24
SYNCE_CNT							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNCE_CNT							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNCE_CNT							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNCE_CNT							
R/W							
0h							

Table 5-5. CPSW_SS_SYNCE_COUNT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNCE_CNT	R/W	0h	SyncE Count Value - This value determines the toggle rate of the TS_SYNCE output. When this value is zero the TS_SYNCE output is disabled (low). When this value is non-zero, the TS_SYNCE output toggles each time the synce count value is reached. If this value is to be changed to another non-zero value then it should be written with a zero value before Writing the new non-zero value.

5.1.2.3 CPSW_SS_SYNCE_MUX_REG Register

5.1.2.3.1 CPSW_SS_SYNCE_MUX_REG Register (Offset = 8h) [reset = 0h]

SS Synce Mux Register.

Return to [Summary Table](#)

Table 5-6. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-3. CPSW_SS_SYNCE_MUX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		SYNCE_SEL		SYNCE_PORT_SEL			
NONE		R/W		R/W			
0h		0h		0h			

Table 5-7. CPSW_SS_SYNCE_MUX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:4	SYNCE_SEL	R/W	0h	Sync E Interface Select. 00 - GMII _n _MRCLK _{_l} input clock from selected GMII port 01 - RMII_MHZ_50_CLK (same for all ports if RMII included) 10 - RGMII _n _RXC _{_l} input clock from selected port (If RGMII included) 11 - SERDES _n _RXCLK from selected port (If SGMII included)
3:0	SYNCE_PORT_SEL	R/W	0h	Sync E Port Select - This field selects the port that will be used for the synchronous Ethernet receive clock. The port interface is selected with synce_sel. 0 - Port 1 1 - Port 2 ... 7 - Port 8 8-15 - Reserved

5.1.2.4 CPSW_SS_CONTROL_REG Register

5.1.2.4.1 CPSW_SS_CONTROL_REG Register (Offset = Ch) [reset = 0h]

SS Control Register.

Return to [Summary Table](#)
Table 5-8. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-4. CPSW_SS_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						EEE_PHY_ONL Y	EEE_EN
NONE						R/W	R/W
0h						0h	0h

Table 5-9. CPSW_SS_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	EEE_PHY_ONLY	R/W	0h	Energy Efficient Enable Phy Only Mode. 0 - The low power indicate state (LPI) includes gating off the CPP1_GCLK to the CPSW. 1 - The low power indicate state (LPI) does not gate the clock to the CPSW
0	EEE_EN	R/W	0h	Energy Efficient Ethernet Enable. 0 - EEE is disabled 1 - EEE is enabled

5.1.2.5 CPSW_SS_INT_CONTROL_REG Register

5.1.2.5.1 CPSW_SS_INT_CONTROL_REG Register (Offset = 18h) [reset = 0h]

SS Interrupt Control Register.

Return to [Summary Table](#)

Table 5-10. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-5. CPSW_SS_INT_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
INT_TEST	INT_SEL_VEC_EN	RESERVED					
R/W	R/W	NONE					
0h	0h	0h					
23	22	21	20	19	18	17	16
RESERVED		INT_PACE_EN					
NONE		R/W					
0h		0h					
15	14	13	12	11	10	9	8
RESERVED				INT_PRESCALE			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
INT_PRESCALE							
R/W							
0h							

Table 5-11. CPSW_SS_INT_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	INT_TEST	R/W	0h	Interrupt Test - Test bit to the interrupt pacing blocks
30	INT_SEL_VEC_EN	R/W	0h	Interrupt Select Vector Enable. 0 - in_vector is an 8-bit mask for tx_pend, rx_pend, and rx_thresh_pend. 1 - in_vector is the 3-bit encoded value of the highest interrupt channel set for tx_pend, rx_pend, and rx_thresh_pend.
29:22	RESERVED	NONE	0h	Reserved
21:16	INT_PACE_EN	R/W	0h	Interrupt Pacing Enable Bus. int_pace_en[0] - Enables C0_Rx_Pulse Pacing (0 is pacing bypass) int_pace_en[1] - Enables C0_Tx_Pulse Pacing (0 is pacing bypass) int_pace_en[2] - Enables C1_Rx_Pulse Pacing (0 is pacing bypass) int_pace_en[3] - Enables C1_Tx_Pulse Pacing (0 is pacing bypass) int_pace_en[4] - Enables C2_Rx_Pulse Pacing (0 is pacing bypass) int_pace_en[5] - Enables C2_Tx_Pulse Pacing (0 is pacing bypass)
15:12	RESERVED	NONE	0h	Reserved
11:0	INT_PRESCALE	R/W	0h	Interrupt Counter Prescaler - The number of VBUSP_CLK periods in 4us.

5.1.2.6 CPSW_SS_STATUS_REG Register

5.1.2.6.1 CPSW_SS_STATUS_REG Register (Offset = 1Ch) [reset = 0h]

SS Status Register.

Return to [Summary Table](#)

Table 5-12. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-6. CPSW_SS_STATUS_REG Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
								EEE_CLKSTOP_ACK	
								R	
								0h	

Table 5-13. CPSW_SS_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EEE_CLKSTOP_ACK	R	0h	Energy Efficient Ethernet clockstop acknowledge from CPSW

5.1.2.7 CPSW_SUBSYSTEM_CONFIG_REG Register

5.1.2.7.1 CPSW_SUBSYSTEM_CONFIG_REG Register (Offset = 20h) [reset = 30203h]

Subsystem Configuration Register.

Return to [Summary Table](#)

Table 5-14. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-7. CPSW_SUBSYSTEM_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
RESERVED				XGMII			
NONE				R			
0h				0h			
23	22	21	20	19	18	17	16
XGMII				QSGMII	SGMII	RGMII	RMII
R				R	R	R	R
0h				0h	0h	1h	1h
15	14	13	12	11	10	9	8
RESERVED				NUM_GENF			
NONE				R			
0h				2h			
7	6	5	4	3	2	1	0
NUM_PORTS							
R							
3h							

Table 5-15. CPSW_SUBSYSTEM_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:20	XGMII	R	0h	The Number of XGMII Ports included in the CPSW
19	QSGMII	R	0h	QSGMII is included in the CPSW
18	SGMII	R	0h	SGMII is included in the CPSW
17	RGMII	R	1h	RGMII is included in the CPSW
16	RMII	R	1h	RMII is included in the CPSW
15:13	RESERVED	NONE	0h	Reserved
12:8	NUM_GENF	R	2h	The number of CPTS GENF outputs
7:0	NUM_PORTS	R	3h	The total number of ports including the host port 0

5.1.2.8 CPSW_RGMII1_STATUS_REG Register

5.1.2.8.1 CPSW_RGMII1_STATUS_REG Register (Offset = 30h) [reset = 0h]

RGMII1 Status Register.

Return to [Summary Table](#)
Table 5-16. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h

Figure 5-8. CPSW_RGMII1_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FULLDUPLEX	SPEED		LINK
NONE				R	R		R
0h				0h	0h		0h

Table 5-17. CPSW_RGMII1_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	FULLDUPLEX	R	0h	Rgmii1 Full-duplex 0 - Half-duplex 1 - Full-duplex
2:1	SPEED	R	0h	Rgmii1 Speed 00 - 10Mbps 01 - 100Mbps 10 - 1000Mbps 11 - reserved
0	LINK	R	0h	Rgmii1 Link Indicator 0 - Link is down 1 - Link is up

5.1.2.9 CPSW_RGMII2_STATUS_REG Register

5.1.2.9.1 CPSW_RGMII2_STATUS_REG Register (Offset = 34h) [reset = 0h]

RGMII2 Status Register.

Return to [Summary Table](#)

Table 5-18. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-9. CPSW_RGMII2_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FULLDUPLEX	SPEED		LINK
NONE				R	R		R
0h				0h	0h		0h

Table 5-19. CPSW_RGMII2_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	FULLDUPLEX	R	0h	Rgmii2 Full-duplex 0 - Half-duplex 1 - Full-duplex
2:1	SPEED	R	0h	Rgmii2 Speed 00 - 10Mbps 01 - 100Mbps 10 - 1000Mbps 11 - reserved
0	LINK	R	0h	Rgmii2 Link Indicator 0 - Link is down 1 - Link is up

5.1.2.10 CPSW_MDIO_VERSION_REG Register

5.1.2.10.1 CPSW_MDIO_VERSION_REG Register (Offset = 0h) [reset = 71107h]

MDIO Version Register

Return to [Summary Table](#)**Table 5-20. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-10. CPSW_MDIO_VERSION_REG Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
0h		0h		7h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
7h							
15	14	13	12	11	10	9	8
REVRTL				REVM AJ			
R				R			
2h				1h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		7h					

Table 5-21. CPSW_MDIO_VERSION_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	0h	Scheme
29:28	BU	R	0h	bu
27:16	MODULE_ID	R	7h	Module ID
15:11	REVRTL	R	2h	RTL version
10:8	REVM AJ	R	1h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	7h	Minor version

5.1.2.11 CPSW_MDIO_CONTROL_REG Register

5.1.2.11.1 CPSW_MDIO_CONTROL_REG Register (Offset = 4h) [reset = 81000FFh]

MDIO Control Register

Return to [Summary Table](#)

Table 5-22. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-11. CPSW_MDIO_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
IDLE	ENABLE	RESERVED	HIGHEST_USER_CHANNEL				
R	R/W	NONE	R				
1h	0h	0h	1h				
23	22	21	20	19	18	17	16
RESERVED			PREAMBLE	FAULT	FAULT_DETECT_ENABLE	INT_TEST_ENABLE	RESERVED
NONE			R/W	R/W	R/W	R/W	NONE
0h			0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
CLKDIV							
R/W							
FFh							
7	6	5	4	3	2	1	0
CLKDIV							
R/W							
FFh							

Table 5-23. CPSW_MDIO_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	IDLE	R	1h	MDIO state machine IDLE. Set to 1 by the hardware when the state machine is in the idle state.
30	ENABLE	R/W	0h	Enable control. Writing a 1 to this bit enables the MDIO state machine, writing a 0 disables it. If the MDIO state machine is active at the time it is disabled, it will complete the current operation before halting and setting the idle bit. If using byte access, the enable bit has to be the last bit written in this register.
29	RESERVED	NONE	0h	Reserved
28:24	HIGHEST_USER_CHANNEL	R	1h	Highest user channel. This field specifies the highest user access channel that is available in the module and is currently set to 1. This implies that MDIOUserAccess1 is the highest available user access channel.
23:21	RESERVED	NONE	0h	Reserved
20	PREAMBLE	R/W	0h	Preamble disable. Writing a 1 to this bit disables this device from sending MDIO frame preambles in clause 22 mode of operation. This bit has no effect in clause 45 mode of operation.
19	FAULT	R/W	0h	Fault indicator. This bit is set to 1 if the MDIO pins fail to read back what the device is driving onto them. This indicates a physical layer fault and the module state machine is reset. Writing a 1 to it clears this bit.
18	FAULT_DETECT_ENABLE	R/W	0h	Fault detect enable. This bit has to be set to 1 to enable the physical layer fault detection.
17	INT_TEST_ENABLE	R/W	0h	Interrupt test enable. This bit can be set to 1 to enable the host to set the userint and linkint bits for test purposes.

Table 5-23. CPSW_MDIO_CONTROL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	RESERVED	NONE	0h	Reserved
15:0	CLKDIV	R/W	FFh	Clock Divider. This field specifies the division ratio between CLK and the frequency of MDCLK. MDCLK is disabled when clkdiv is set to 0. MDCLK frequency = clk frequency/(clkdiv+1).

5.1.2.12 CPSW_MDIO_ALIVE_REG Register

5.1.2.12.1 CPSW_MDIO_ALIVE_REG Register (Offset = 8h) [reset = 0h]

MDIO Alive Register

Return to [Summary Table](#)

Table 5-24. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-12. CPSW_MDIO_ALIVE_REG Name Register

31	30	29	28	27	26	25	24
ALIVE							
R/W							
0h							
23	22	21	20	19	18	17	16
ALIVE							
R/W							
0h							
15	14	13	12	11	10	9	8
ALIVE							
R/W							
0h							
7	6	5	4	3	2	1	0
ALIVE							
R/W							
0h							

Table 5-25. CPSW_MDIO_ALIVE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ALIVE	R/W	0h	MDIO Alive. Each of the 32 bits of this register is set if the most recent access to the PHY with address corresponding to the register bit number was acknowledged by the PHY, the bit is reset if the PHY fails to acknowledge the access. Both the user and polling accesses to a PHY will cause the corresponding alive bit to be updated. The alive bits are intended to be used to give an indication of the presence or not of the PHY with the corresponding address. Writing a 1 to any bit will clear it, writing a 0 has no effect.

5.1.2.13 CPSW_MDIO_LINK_REG Register
5.1.2.13.1 CPSW_MDIO_LINK_REG Register (Offset = Ch) [reset = 0h]

MDIO Link Register

 Return to [Summary Table](#)
Table 5-26. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-13. CPSW_MDIO_LINK_REG Name Register

31	30	29	28	27	26	25	24
LINK							
R							
0h							
23	22	21	20	19	18	17	16
LINK							
R							
0h							
15	14	13	12	11	10	9	8
LINK							
R							
0h							
7	6	5	4	3	2	1	0
LINK							
R							
0h							

Table 5-27. CPSW_MDIO_LINK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LINK	R	0h	MDIO Link state. This register is updated after a read of the Generic Status Register of a PHY. The corresponding bit is set if the PHY with the corresponding address has link and the PHY acknowledges the read transaction. The bit is cleared to zero if the PHY indicates it does not have link or fails to acknowledge the read transaction. Writes to the register have no effect. In addition, in Normal Mode Operation, the status of the two PHYs specified in the MDIOUserPhySel registers can be determined using the MLINK input pins. This is determined by the linksel bit in the MDIOUserPhySel register. In State Change Mode the MLINK input pins are unused.

5.1.2.14 CPSW_MDIO_LINK_INT_RAW_REG Register

5.1.2.14.1 CPSW_MDIO_LINK_INT_RAW_REG Register (Offset = 10h) [reset = 0h]

MDIO Link Interrupt Raw Register

Return to [Summary Table](#)

Table 5-28. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-14. CPSW_MDIO_LINK_INT_RAW_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						LINKINTRAW	
NONE						R/W	
0h						0h	

Table 5-29. CPSW_MDIO_LINK_INT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	LINKINTRAW	R/W	0h	MDIO link change event raw value. Normal mode operation: When asserted, a bit indicates that there was an MDIO link change event (i.e. change in the MDIOLink register) corresponding to the PHY address in the MDIOUserPhySel register. linkintraw[0] and linkintraw[1] correspond to MDIOUserPhySel0 and MDIOUserPhySel1, respectively. Writing a 1 will clear the event and writing 0 has no effect. If the int_test bit in the MDIOControl register is set, the host may set linkintraw bits to a 1 which may be used for test purposes. MDIO link change event raw value. State Change Mode operation: The linkintraw[0] bit will be asserted when any bit (for any PHY) in the MDIOAlive or MDIOLink registers changes due to MDIO operations. The linkintraw[1] bit is unused in State Change Mode. State Change Mode allows any state change in any PHY to issue an interrupt. If the int_test bit in the MDIOControl register is set, the host may set the linkintraw[0] bit high which may be used for test purposes.

5.1.2.15 CPSW_MDIO_LINK_INT_MASKED_REG Register
5.1.2.15.1 CPSW_MDIO_LINK_INT_MASKED_REG Register (Offset = 14h) [reset = 0h]

MDIO Link Interrupt Masked Register

 Return to [Summary Table](#)
Table 5-30. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-15. CPSW_MDIO_LINK_INT_MASKED_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						LINKINTMASKED	
NONE						R/W	
0h						0h	

Table 5-31. CPSW_MDIO_LINK_INT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	LINKINTMASKED	R/W	0h	MDIO link change interrupt masked value. Normal mode operation: When asserted, a bit indicates that there was an MDIO link change event (i.e. change in the MDIOLink register) corresponding to the PHY address in the MDIOUserPhySel register and the corresponding linkint_enable bit was set. linkintmasked[0] and linkintmasked[1] correspond to MDIOUserPhySel0 and MDIOUserPhySel1, respectively. Writing a 1 will clear the interrupt and writing 0 has no effect. These masked interrupt bits are the MDIO_LINKINT[1:0] pin values. MDIO link change interrupt masked value. State Change Mode operation: The linkintmasked[0] bit will be asserted when linkinraw[0] is asserted and when the linkintmaskset bit is set to 1. Writing a 1 will clear linkintmasked[0] (and the MDIO_LINKINT[0] output) and writing 0 has no effect. The linkintmasked[1] bit is not used in State Change Mode (MDIO_LINKINT[1] is therefore also unused in State Change Mode).

5.1.2.16 CPSW_MDIO_LINK_INT_MASK_SET_REG Register

5.1.2.16.1 CPSW_MDIO_LINK_INT_MASK_SET_REG Register (Offset = 18h) [reset = 0h]

MDIO Link Interrupt Mask Set Register

Return to [Summary Table](#)

Table 5-32. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-16. CPSW_MDIO_LINK_INT_MASK_SET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							LINKINTMASK SET
NONE							R/W
0h							0h

Table 5-33. CPSW_MDIO_LINK_INT_MASK_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	LINKINTMASKSET	R/W	0h	MDIO link interrupt mask set. Normal Mode Operation: This register is not used in normal mode. In normal mode the MDIO_LINKINT[1:0] interrupts are enabled with the linkint_enable bit in the associated MDIOUserPhySel0/1 register. MDIO link interrupt mask set. State Change Mode Operation: Writing this bit to 1 will enable the MDIO link status change interrupt (MDIO_LINKINT[0]) to be asserted when linkinraw[0] is asserted.

5.1.2.17 CPSW_MDIO_LINK_INT_MASK_CLEAR_REG Register

5.1.2.17.1 CPSW_MDIO_LINK_INT_MASK_CLEAR_REG Register (Offset = 1Ch) [reset = 0h]

MDIO Link Interrupt Mask Clear Register

Return to [Summary Table](#)

Table 5-34. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-17. CPSW_MDIO_LINK_INT_MASK_CLEAR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							LINKINTMASK CLR
NONE							R/W
0h							0h

Table 5-35. CPSW_MDIO_LINK_INT_MASK_CLEAR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	LINKINTMASKCLR	R/W	0h	MDIO link interrupt mask clear. Normal Mode Operation: This register is not used in normal mode. In normal mode the MDIO_LINKINT[1:0] interrupts are enabled with the linkint_enable bit in the associated MDIOUserPhySel0/1 register. MDIO link interrupt mask clear. State Change Mode Operation: Writing this bit to 1 will disable the MDIO link status change interrupt (MDIO_LINKINT[0]) regardless of the linkinraw[0] bit value.

5.1.2.18 CPSW_MDIO_USER_INT_RAW_REG Register

5.1.2.18.1 CPSW_MDIO_USER_INT_RAW_REG Register (Offset = 20h) [reset = 0h]

MDIO User Interrupt Raw Register

Return to [Summary Table](#)

Table 5-36. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-18. CPSW_MDIO_USER_INT_RAW_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTRAW	
NONE						R/W	
0h						0h	

Table 5-37. CPSW_MDIO_USER_INT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTRAW	R/W	0h	Raw value of MDIO user command complete event for MDIOUserAccess1 through MDIOUserAccess0, respectively. When asserted, a bit indicates that the previously scheduled PHY read or write command using that particular MDIOUserAccess register has completed. Writing a 1 will clear the event and writing 0 has no effect. If the int_test bit in the MDIOControl register is set, the host may set the userinraw bits to a 1. This mode may be used for test purposes.

5.1.2.19 CPSW_MDIO_USER_INT_MASKED_REG Register

5.1.2.19.1 CPSW_MDIO_USER_INT_MASKED_REG Register (Offset = 24h) [reset = 0h]

MDIO User Interrupt Masked Register

Return to [Summary Table](#)

Table 5-38. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-19. CPSW_MDIO_USER_INT_MASKED_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTMASKED	
NONE						R/W	
0h						0h	

Table 5-39. CPSW_MDIO_USER_INT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTMASKED	R/W	0h	Masked value of MDIO user command complete interrupt for MDIOUserAccess1 through MDIOUserAccess0, respectively. When asserted, a bit indicates that the previously scheduled PHY read or write command using that particular MDIOUserAccess register has completed and the corresponding userintmaskset bit is set to 1. Writing a 1 will clear the interrupt and writing 0 has no effect. If the int_test bit in the MDIOControl register is set, the host may set the userintmasked bits to a 1. This mode may be used for test purposes.

5.1.2.20 CPSW_MDIO_USER_INT_MASK_SET_REG Register

5.1.2.20.1 CPSW_MDIO_USER_INT_MASK_SET_REG Register (Offset = 28h) [reset = 0h]

MDIO User Interrupt Mask Set Register

Return to [Summary Table](#)

Table 5-40. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h

Figure 5-20. CPSW_MDIO_USER_INT_MASK_SET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTMASKSET	
NONE						R/W	
0h						0h	

Table 5-41. CPSW_MDIO_USER_INT_MASK_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTMASKSET	R/W	0h	MDIO user interrupt mask set for userintmasked[1:0], respectively. Writing a bit to 1 will enable MDIO user command complete interrupts for that particular MDIOUserAccess register. MDIO user interrupt for a particular MDIOUserAccess register is disabled if the corresponding bit is 0. Writing a 0 to this register has no effect.

5.1.2.21 CPSW_MDIO_USER_INT_MASK_CLEAR_REG Register

5.1.2.21.1 CPSW_MDIO_USER_INT_MASK_CLEAR_REG Register (Offset = 2Ch) [reset = 0h]

MDIO User Interrupt Mask Clear Register

Return to [Summary Table](#)

Table 5-42. Instance Table

Instance Name	Physical Address
CPSW0	5280 002Ch

Figure 5-21. CPSW_MDIO_USER_INT_MASK_CLEAR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						USERINTMASKCLR	
NONE						R/W	
0h						0h	

Table 5-43. CPSW_MDIO_USER_INT_MASK_CLEAR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	USERINTMASKCLR	R/W	0h	MDIO user command complete interrupt mask clear for userintmasked[1:0], respectively. Writing a bit to 1 will disable further user command complete interrupts for that particular MDIOUserAccess register. Writing a 0 to this register has no effect.

5.1.2.22 CPSW_MDIO_MANUAL_IF_REG Register

5.1.2.22.1 CPSW_MDIO_MANUAL_IF_REG Register (Offset = 30h) [reset = 0h]

MDIO Manual Interface Register

Return to [Summary Table](#)

Table 5-44. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h

Figure 5-22. CPSW_MDIO_MANUAL_IF_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					MDIO_MDCLK_O	MDIO_OE	MDIO_PIN
NONE					R/W	R/W	R/W
0h					0h	0h	0h

Table 5-45. CPSW_MDIO_MANUAL_IF_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2	MDIO_MDCLK_O	R/W	0h	MDIO Clock Output - This value is the MDCLK_O output value when the manualmode bit is set in the MDIO_POLL_IPG register.
1	MDIO_OE	R/W	0h	MDIO Output Enable - This value is inverted and output on the MDIO_OE_N output when the manualmode bit is set in the MDIO_POLL_IPG register.
0	MDIO_PIN	R/W	0h	MDIO_Pin Value - This is the external MDIO data pin value when the manualmode bit is set in the MDIO_POLL_IPG register. That is, this value is driven on the MDIO_O (the MDIO serial data output) when MDIO_OE is asserted. The read value for this bit comes from MDIO_I (the MDIO serial data input). If MDIO_OE is asserted and MDIO_PIN is written with a 1 then MDIO_PIN should read a 1 if there are no external devices pulling the MDIO data line low.

5.1.2.23 CPSW_MDIO_POLL_REG Register

5.1.2.23.1 CPSW_MDIO_POLL_REG Register (Offset = 34h) [reset = 0h]

MDIO Poll Register

Return to [Summary Table](#)

Table 5-46. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-23. CPSW_MDIO_POLL_REG Name Register

31	30	29	28	27	26	25	24
MANUALMODE	STATECHANG EMODE	RESERVED					
R/W	R/W	NONE					
0h	0h	0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
IPG							
R/W							
0h							

Table 5-47. CPSW_MDIO_POLL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	MANUALMODE	R/W	0h	Polling Inter Packet Gap Value - This value is the number of MDCLK_O clocks between each poll when polling is enabled.
30	STATECHANGEMODE	R/W	0h	State Change Mode - When set, the MDIO is operating in State Change Mode. When clear, the MDIO is operating in normal mode. State change mode effects interrupt operations.
29:8	RESERVED	NONE	0h	Reserved
7:0	IPG	R/W	0h	Manual Mode - When set, the MDIO pins are directly controlled by software through the bits in the MDIOManual_IF register

5.1.2.24 CPSW_MDIO_POLL_EN_REG Register

5.1.2.24.1 CPSW_MDIO_POLL_EN_REG Register (Offset = 38h) [reset = FFFFFFFFh]

MDIO Poll Enable Register

Return to [Summary Table](#)

Table 5-48. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h

Figure 5-24. CPSW_MDIO_POLL_EN_REG Name Register

31	30	29	28	27	26	25	24
POLL_EN							
R/W							
FFFFFFFh							
23	22	21	20	19	18	17	16
POLL_EN							
R/W							
FFFFFFFh							
15	14	13	12	11	10	9	8
POLL_EN							
R/W							
FFFFFFFh							
7	6	5	4	3	2	1	0
POLL_EN							
R/W							
FFFFFFFh							

Table 5-49. CPSW_MDIO_POLL_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	POLL_EN	R/W	FFFFFFFh	Poll Enable - When set, the bit indicates that the associated PHY will be included in polling operations. When clear, the associated PHY will not be polled. Each bit in this field is associated with a PHY. Bit zero is associated with PHY 0 and so on. Due to a limitation in the hardware, bit 31 must always be set, regardless of the value of the preamble disable bit in the MDIO_CONTROL register. However, there does not have to be a PHY at address 31.

5.1.2.25 CPSW_MDIO_CLAUS45_REG Register

5.1.2.25.1 CPSW_MDIO_CLAUS45_REG Register (Offset = 3Ch) [reset = 0h]

MDIO Clause45 Register

Return to [Summary Table](#)
Table 5-50. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch

Figure 5-25. CPSW_MDIO_CLAUS45_REG Name Register

31	30	29	28	27	26	25	24
CLAUSE45							
R/W							
0h							
23	22	21	20	19	18	17	16
CLAUSE45							
R/W							
0h							
15	14	13	12	11	10	9	8
CLAUSE45							
R/W							
0h							
7	6	5	4	3	2	1	0
CLAUSE45							
R/W							
0h							

Table 5-51. CPSW_MDIO_CLAUS45_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CLAUSE45	R/W	0h	MDIO clause 45 mode. When a clause45 bit is cleared, the PHY associated with the clause45 bit is operating in the clause 22 mode. When set, the PHY associated with the clause45 bit is operating in the clause 45 mode. Bit 0 is associated with PHY 0 and so on.

5.1.2.26 CPSW_MDIO_USER_ADDR0_REG Register

5.1.2.26.1 CPSW_MDIO_USER_ADDR0_REG Register (Offset = 40h) [reset = 0h]

MDIO Address 0 Register

Return to [Summary Table](#)

Table 5-52. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h

Figure 5-26. CPSW_MDIO_USER_ADDR0_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
USER_ADDR0							
R/W							
0h							
7	6	5	4	3	2	1	0
USER_ADDR0							
R/W							
0h							

Table 5-53. CPSW_MDIO_USER_ADDR0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	USER_ADDR0	R/W	0h	User Address 0 - In clause 45 mode, this field value is the address transferred in the address transfer initiated before each MDIOUserAccess0 access. This is not used for PHYs operating in clause22 mode as there is no address transfer preceding each MDIOUserAccess0 access.

5.1.2.27 CPSW_MDIO_USER_ADDR1_REG Register

5.1.2.27.1 CPSW_MDIO_USER_ADDR1_REG Register (Offset = 44h) [reset = 0h]

MDIO Address 1 Register

 Return to [Summary Table](#)
Table 5-54. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h

Figure 5-27. CPSW_MDIO_USER_ADDR1_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
USER_ADDR1							
R/W							
0h							
7	6	5	4	3	2	1	0
USER_ADDR1							
R/W							
0h							

Table 5-55. CPSW_MDIO_USER_ADDR1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	USER_ADDR1	R/W	0h	User Address 1 - In clause 45 mode, this field value is the address transferred in the address transfer initiated before each MDIOUserAccess1 access. This is not used for PHYs operating in clause22 mode as there is no address transfer preceding each MDIOUserAccess1 access.

5.1.2.28 CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_EN_REG Register

5.1.2.28.1 CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_EN_REG Register (Offset = 0h) [reset = 0h]

Core 0 THost Threshold Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-56. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-28. CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_EN							
R/W							
0h							

Table 5-57. CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_EN	R/W	0h	Core 0 THost Threshold Enable - Each bit in this register corresponds to the bit in the THost threshold interrupt that is enabled to generate an interrupt on C0_TH_THRESH_PULSE.

5.1.2.29 CPSW_REGS_INT_SS_C0_TH_PULSE_EN_REG Register
5.1.2.29.1 CPSW_REGS_INT_SS_C0_TH_PULSE_EN_REG Register (Offset = 4h) [reset = 0h]

Core 0 THost Pulse Interrupt Enable Register

 Return to [Summary Table](#)
Table 5-58. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-29. CPSW_REGS_INT_SS_C0_TH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_EN							
R/W							
0h							

Table 5-59. CPSW_REGS_INT_SS_C0_TH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_EN	R/W	0h	Core 0 THost Enable - Each bit in this register corresponds to the bit in the THost interrupt that is enabled to generate an interrupt on C0_TH_PULSE.

5.1.2.30 CPSW_REGS_INT_SS_C0_FH_PULSE_EN_REG Register

5.1.2.30.1 CPSW_REGS_INT_SS_C0_FH_PULSE_EN_REG Register (Offset = 8h) [reset = 0h]

Core 0 FHost Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-60. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-30. CPSW_REGS_INT_SS_C0_FH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_EN							
R/W							
0h							

Table 5-61. CPSW_REGS_INT_SS_C0_FH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_EN	R/W	0h	Core 0 FHost Interrupt Enable - Each bit in this register corresponds to the bit in the FHost interrupt that is enabled to generate an interrupt on C0_FH_PULSE.

5.1.2.31 CPSW_REGS_INT_SS_C0_MISC_EN_REG Register

5.1.2.31.1 CPSW_REGS_INT_SS_C0_MISC_EN_REG Register (Offset = Ch) [reset = 0h]

Core 0 Misc Interrupt Enable Register

Return to [Summary Table](#)

Table 5-62. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-31. CPSW_REGS_INT_SS_C0_MISC_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND_EN	SEC_PEND_EN	EVNT_PEND_EN	STAT_PEND_EN	HOST_PEND_EN	MDIO_LINKINT_EN	MDIO_USERINT_EN
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-63. CPSW_REGS_INT_SS_C0_MISC_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND_EN	R/W	0h	Core 0 MISC DED Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C0_Misc_PULSE
5	SEC_PEND_EN	R/W	0h	Core 0 MISC SEC Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C0_Misc_PULSE
4	EVNT_PEND_EN	R/W	0h	Core 0 MISC CPTS Event Interrupt Enable - enabled to generate an interrupt on C0_Misc_PULSE
3	STAT_PEND_EN	R/W	0h	Core 0 MISC Statistics Interrupt Enable - Logical OR of all port statistics bits (bits n downto 0) - enabled to generate an interrupt on C0_Misc_PULSE
2	HOST_PEND_EN	R/W	0h	Core 0 MISC Host Interrupt Enable - enabled to generate an interrupt on C0_Misc_PULSE
1	MDIO_LINKINT_EN	R/W	0h	Core 0 MISC MDIO linkint - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C0_Misc_PULSE
0	MDIO_USERINT_EN	R/W	0h	Core 0 MISC MDIO userint interrupt enable - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C0_Misc_PULSE

5.1.2.32 CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_STATUS_REG Register

5.1.2.32.1 CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_STATUS_REG Register (Offset = 10h) [reset = 0h]

THost Threshold Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-64. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-32. CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_STATUS							
R							
0h							

Table 5-65. CPSW_REGS_INT_SS_C0_TH_THRESH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_STATUS	R	0h	Core 0 THost Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the THost threshold interrupt that is enabled and generating an interrupt on C0_TH_THRESH_PULSE.

5.1.2.33 CPSW_REGS_INT_SS_C0_TH_PULSE_STATUS_REG Register

5.1.2.33.1 CPSW_REGS_INT_SS_C0_TH_PULSE_STATUS_REG Register (Offset = 14h) [reset = 0h]

THost Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-66. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-33. CPSW_REGS_INT_SS_C0_TH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_STATUS							
R							
0h							

Table 5-67. CPSW_REGS_INT_SS_C0_TH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_STATUS	R	0h	Core 0 THost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on C0_TH_PULSE.

5.1.2.34 CPSW_REGS_INT_SS_C0_FH_PULSE_STATUS_REG Register

5.1.2.34.1 CPSW_REGS_INT_SS_C0_FH_PULSE_STATUS_REG Register (Offset = 18h) [reset = 0h]

FHost Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-68. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-34. CPSW_REGS_INT_SS_C0_FH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_STATUS							
R							
0h							

Table 5-69. CPSW_REGS_INT_SS_C0_FH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_STATUS	R	0h	Core 0 FHost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on C0_FH_PULSE .

5.1.2.35 CPSW_REGS_INT_SS_C0_MISC_STATUS_REG Register

5.1.2.35.1 CPSW_REGS_INT_SS_C0_MISC_STATUS_REG Register (Offset = 1Ch) [reset = 0h]

Misc Interrupt Status Register - Set bits in this register indicate that an enabled interrupt is asserted

Return to [Summary Table](#)

Table 5-70. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-35. CPSW_REGS_INT_SS_C0_MISC_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND	SEC_PEND	EVNT_PEND	STAT_PEND	HOST_PEND	MDIO_LINKINT	MDIO_USERINT
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-71. CPSW_REGS_INT_SS_C0_MISC_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND	R/W	0h	Core 0 MISC DED Memory Protect Error Interrupt
5	SEC_PEND	R/W	0h	Core 0 MISC SEC Memory Protect Error Interrupt
4	EVNT_PEND	R/W	0h	Core 0 MISC CPTS Event Interrupt
3	STAT_PEND	R/W	0h	Core 0 MISC Statistics Interrupt - Logical OR of bits n downto 0
2	HOST_PEND	R/W	0h	Core 0 MISC Host Interrupt Enable
1	MDIO_LINKINT	R/W	0h	Core 0 MISC MDIO linkint - Logical OR of bits 1 and 0
0	MDIO_USERINT	R/W	0h	Core 0 MISC_MDIO userint interrupt - Logical OR of bits 1 and 0

5.1.2.36 CPSW_REGS_INT_SS_C0_TH_IMAX_REG Register

5.1.2.36.1 CPSW_REGS_INT_SS_C0_TH_IMAX_REG Register (Offset = 20h) [reset = 0h]

Core 0 THost Interrupt Max Register Register

Return to [Summary Table](#)

Table 5-72. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-36. CPSW_REGS_INT_SS_C0_TH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TH_IMAX			
NONE				R/W			
0h				0h			

Table 5-73. CPSW_REGS_INT_SS_C0_TH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	TH_IMAX	R/W	0h	Core 0 THost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C0_TH_PULSE if pacing is enabled for this interrupt.

5.1.2.37 CPSW_REGS_INT_SS_C0_FH_IMAX_REG Register
5.1.2.37.1 CPSW_REGS_INT_SS_C0_FH_IMAX_REG Register (Offset = 24h) [reset = 0h]

Core 0 FHost Interrupt Max Register Register

 Return to [Summary Table](#)
Table 5-74. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-37. CPSW_REGS_INT_SS_C0_FH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FH_IMAX			
NONE				R/W			
0h				0h			

Table 5-75. CPSW_REGS_INT_SS_C0_FH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	FH_IMAX	R/W	0h	Core 0 FHost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C0_FH_PULSE if pacing is enabled for this interrupt.

5.1.2.38 CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_EN_REG Register

5.1.2.38.1 CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_EN_REG Register (Offset = 40h) [reset = 0h]

Core 1 THost Threshold Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-76. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h

Figure 5-38. CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_EN							
R/W							
0h							

Table 5-77. CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_EN	R/W	0h	Core 1 THost Threshold Enable - Each bit in this register corresponds to the bit in the THost threshold interrupt that is enabled to generate an interrupt on C1_TH_THRESH_PULSE.

5.1.2.39 CPSW_REGS_INT_SS_C1_TH_PULSE_EN_REG Register
5.1.2.39.1 CPSW_REGS_INT_SS_C1_TH_PULSE_EN_REG Register (Offset = 44h) [reset = 0h]

Core 1 THost Pulse Interrupt Enable Register

 Return to [Summary Table](#)
Table 5-78. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h

Figure 5-39. CPSW_REGS_INT_SS_C1_TH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_EN							
R/W							
0h							

Table 5-79. CPSW_REGS_INT_SS_C1_TH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_EN	R/W	0h	Core 1 THost Enable - Each bit in this register corresponds to the bit in the THost interrupt that is enabled to generate an interrupt on C1_TH_PULSE.

5.1.2.40 CPSW_REGS_INT_SS_C1_FH_PULSE_EN_REG Register

5.1.2.40.1 CPSW_REGS_INT_SS_C1_FH_PULSE_EN_REG Register (Offset = 48h) [reset = 0h]

Core 1 FHost Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-80. Instance Table

Instance Name	Physical Address
CPSW0	5280 0048h

Figure 5-40. CPSW_REGS_INT_SS_C1_FH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_EN							
R/W							
0h							

Table 5-81. CPSW_REGS_INT_SS_C1_FH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_EN	R/W	0h	Core 1 FHost Interrupt Enable - Each bit in this register corresponds to the bit in the FHost interrupt that is enabled to generate an interrupt on C1_FH_PULSE.

5.1.2.41 CPSW_REGS_INT_SS_C1_MISC_EN_REG Register

5.1.2.41.1 CPSW_REGS_INT_SS_C1_MISC_EN_REG Register (Offset = 4Ch) [reset = 0h]

Core 1 Misc Interrupt Enable Register

Return to [Summary Table](#)**Table 5-82. Instance Table**

Instance Name	Physical Address
CPSW0	5280 004Ch

Figure 5-41. CPSW_REGS_INT_SS_C1_MISC_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND_EN	SEC_PEND_EN	EVNT_PEND_EN	STAT_PEND_EN	HOST_PEND_EN	MDIO_LINKINT_EN	MDIO_USERINT_EN
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-83. CPSW_REGS_INT_SS_C1_MISC_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND_EN	R/W	0h	Core 1 MISC DED Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C1_Misc_PULSE
5	SEC_PEND_EN	R/W	0h	Core 1 MISC SEC Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C1_Misc_PULSE
4	EVNT_PEND_EN	R/W	0h	Core 1 MISC CPTS Event Interrupt Enable - enabled to generate an interrupt on C1_Misc_PULSE
3	STAT_PEND_EN	R/W	0h	Core 1 MISC Statistics Interrupt Enable - Logical OR of all port statistics bits (bits n downto 0) - enabled to generate an interrupt on C1_Misc_PULSE
2	HOST_PEND_EN	R/W	0h	Core 1 MISC Host Interrupt Enable - enabled to generate an interrupt on C1_Misc_PULSE
1	MDIO_LINKINT_EN	R/W	0h	Core 1 MISC MDIO linkint - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C1_Misc_PULSE
0	MDIO_USERINT_EN	R/W	0h	Core 1 MISC MDIO userint interrupt enable - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C1_Misc_PULSE

5.1.2.42 CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_STATUS_REG Register
5.1.2.42.1 CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_STATUS_REG Register (Offset = 50h) [reset = 0h]

THost Threshold Pulse Interrupt Status Register

 Return to [Summary Table](#)
Table 5-84. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h

Figure 5-42. CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_STATUS							
R							
0h							

Table 5-85. CPSW_REGS_INT_SS_C1_TH_THRESH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_STATUS	R	0h	Core 1 THost Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the THost threshold interrupt that is enabled and generating an interrupt on C1_TH_THRESH_PULSE.

5.1.2.43 CPSW_REGS_INT_SS_C1_TH_PULSE_STATUS_REG Register
5.1.2.43.1 CPSW_REGS_INT_SS_C1_TH_PULSE_STATUS_REG Register (Offset = 54h) [reset = 0h]

THost Pulse Interrupt Status Register

 Return to [Summary Table](#)
Table 5-86. Instance Table

Instance Name	Physical Address
CPSW0	5280 0054h

Figure 5-43. CPSW_REGS_INT_SS_C1_TH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_STATUS							
R							
0h							

Table 5-87. CPSW_REGS_INT_SS_C1_TH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_STATUS	R	0h	Core 1 THost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on C1_TH_PULSE.

5.1.2.44 CPSW_REGS_INT_SS_C1_FH_PULSE_STATUS_REG Register

5.1.2.44.1 CPSW_REGS_INT_SS_C1_FH_PULSE_STATUS_REG Register (Offset = 58h) [reset = 0h]

FHost Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-88. Instance Table

Instance Name	Physical Address
CPSW0	5280 0058h

Figure 5-44. CPSW_REGS_INT_SS_C1_FH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_STATUS							
R							
0h							

Table 5-89. CPSW_REGS_INT_SS_C1_FH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_STATUS	R	0h	Core 1 FHost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on C1_FH_PULSE .

5.1.2.45 CPSW_REGS_INT_SS_C1_MISC_STATUS_REG Register

5.1.2.45.1 CPSW_REGS_INT_SS_C1_MISC_STATUS_REG Register (Offset = 5Ch) [reset = 0h]

Misc Interrupt Status Register - Set bits in this register indicate that an enabled interrupt is asserted

Return to [Summary Table](#)

Table 5-90. Instance Table

Instance Name	Physical Address
CPSW0	5280 005Ch

Figure 5-45. CPSW_REGS_INT_SS_C1_MISC_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND	SEC_PEND	EVNT_PEND	STAT_PEND	HOST_PEND	MDIO_LINKINT	MDIO_USERINT
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-91. CPSW_REGS_INT_SS_C1_MISC_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND	R/W	0h	Core 1 MISC DED Memory Protect Error Interrupt
5	SEC_PEND	R/W	0h	Core 1 MISC SEC Memory Protect Error Interrupt
4	EVNT_PEND	R/W	0h	Core 1 MISC CPTS Event Interrupt
3	STAT_PEND	R/W	0h	Core 1 MISC Statistics Interrupt - Logical OR of bits n downto 0
2	HOST_PEND	R/W	0h	Core 1 MISC Host Interrupt Enable
1	MDIO_LINKINT	R/W	0h	Core 1 MISC MDIO linkint - Logical OR of bits 1 and 0
0	MDIO_USERINT	R/W	0h	Core 1 MISC_MDIO userint interrupt - Logical OR of bits 1 and 0

5.1.2.46 CPSW_REGS_INT_SS_C1_TH_IMAX_REG Register

5.1.2.46.1 CPSW_REGS_INT_SS_C1_TH_IMAX_REG Register (Offset = 60h) [reset = 0h]

Core 1 THost Interrupt Max Register Register

Return to [Summary Table](#)

Table 5-92. Instance Table

Instance Name	Physical Address
CPSW0	5280 0060h

Figure 5-46. CPSW_REGS_INT_SS_C1_TH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TH_IMAX			
NONE				R/W			
0h				0h			

Table 5-93. CPSW_REGS_INT_SS_C1_TH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	TH_IMAX	R/W	0h	Core 1 THost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C1_TH_PULSE if pacing is enabled for this interrupt.

5.1.2.47 CPSW_REGS_INT_SS_C1_FH_IMAX_REG Register

5.1.2.47.1 CPSW_REGS_INT_SS_C1_FH_IMAX_REG Register (Offset = 64h) [reset = 0h]

Core 1 FHost Interrupt Max Register Register

Return to [Summary Table](#)

Table 5-94. Instance Table

Instance Name	Physical Address
CPSW0	5280 0064h

Figure 5-47. CPSW_REGS_INT_SS_C1_FH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FH_IMAX			
NONE				R/W			
0h				0h			

Table 5-95. CPSW_REGS_INT_SS_C1_FH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	FH_IMAX	R/W	0h	Core 1 FHost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C1_FH_PULSE if pacing is enabled for this interrupt.

5.1.2.48 CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_EN_REG Register

5.1.2.48.1 CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_EN_REG Register (Offset = 80h) [reset = 0h]

Core 2 THost Threshold Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-96. Instance Table

Instance Name	Physical Address
CPSW0	5280 0080h

Figure 5-48. CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_EN							
R/W							
0h							

Table 5-97. CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_EN	R/W	0h	Core 2 THost Threshold Enable - Each bit in this register corresponds to the bit in the THost threshold interrupt that is enabled to generate an interrupt on C2_TH_THRESH_PULSE.

5.1.2.49 CPSW_REGS_INT_SS_C2_TH_PULSE_EN_REG Register
5.1.2.49.1 CPSW_REGS_INT_SS_C2_TH_PULSE_EN_REG Register (Offset = 84h) [reset = 0h]

Core 2 THost Pulse Interrupt Enable Register

 Return to [Summary Table](#)
Table 5-98. Instance Table

Instance Name	Physical Address
CPSW0	5280 0084h

Figure 5-49. CPSW_REGS_INT_SS_C2_TH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_EN							
R/W							
0h							

Table 5-99. CPSW_REGS_INT_SS_C2_TH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_EN	R/W	0h	Core 2 THost Enable - Each bit in this register corresponds to the bit in the THost interrupt that is enabled to generate an interrupt on C2_TH_PULSE.

5.1.2.50 CPSW_REGS_INT_SS_C2_FH_PULSE_EN_REG Register

5.1.2.50.1 CPSW_REGS_INT_SS_C2_FH_PULSE_EN_REG Register (Offset = 88h) [reset = 0h]

Core 2 FHost Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-100. Instance Table

Instance Name	Physical Address
CPSW0	5280 0088h

Figure 5-50. CPSW_REGS_INT_SS_C2_FH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_EN							
R/W							
0h							

Table 5-101. CPSW_REGS_INT_SS_C2_FH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_EN	R/W	0h	Core 2 FHost Interrupt Enable - Each bit in this register corresponds to the bit in the FHost interrupt that is enabled to generate an interrupt on C2_FH_PULSE.

5.1.2.51 CPSW_REGS_INT_SS_C2_MISC_EN_REG Register

5.1.2.51.1 CPSW_REGS_INT_SS_C2_MISC_EN_REG Register (Offset = 8Ch) [reset = 0h]

Core 2 Misc Interrupt Enable Register

Return to [Summary Table](#)

Table 5-102. Instance Table

Instance Name	Physical Address
CPSW0	5280 008Ch

Figure 5-51. CPSW_REGS_INT_SS_C2_MISC_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND_EN	SEC_PEND_EN	EVNT_PEND_EN	STAT_PEND_EN	HOST_PEND_EN	MDIO_LINKINT_EN	MDIO_USERINT_EN
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-103. CPSW_REGS_INT_SS_C2_MISC_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND_EN	R/W	0h	Core 2 MISC DED Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C2_Misc_PULSE
5	SEC_PEND_EN	R/W	0h	Core 2 MISC SEC Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C2_Misc_PULSE
4	EVNT_PEND_EN	R/W	0h	Core 2 MISC CPTS Event Interrupt Enable - enabled to generate an interrupt on C2_Misc_PULSE
3	STAT_PEND_EN	R/W	0h	Core 2 MISC Statistics Interrupt Enable - Logical OR of all port statistics bits (bits n downto 0) - enabled to generate an interrupt on C2_Misc_PULSE
2	HOST_PEND_EN	R/W	0h	Core 2 MISC Host Interrupt Enable - enabled to generate an interrupt on C2_Misc_PULSE
1	MDIO_LINKINT_EN	R/W	0h	Core 2 MISC MDIO linkint - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C2_Misc_PULSE
0	MDIO_USERINT_EN	R/W	0h	Core 2 MISC MDIO userint interrupt enable - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C2_Misc_PULSE

5.1.2.52 CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_STATUS_REG Register

5.1.2.52.1 CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_STATUS_REG Register (Offset = 90h) [reset = 0h]

THost Threshold Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-104. Instance Table

Instance Name	Physical Address
CPSW0	5280 0090h

Figure 5-52. CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_STATUS							
R							
0h							

Table 5-105. CPSW_REGS_INT_SS_C2_TH_THRESH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_STATUS	R	0h	Core 2 THost Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the THost threshold interrupt that is enabled and generating an interrupt on C2_TH_THRESH_PULSE.

5.1.2.53 CPSW_REGS_INT_SS_C2_TH_PULSE_STATUS_REG Register
5.1.2.53.1 CPSW_REGS_INT_SS_C2_TH_PULSE_STATUS_REG Register (Offset = 94h) [reset = 0h]

THost Pulse Interrupt Status Register

 Return to [Summary Table](#)
Table 5-106. Instance Table

Instance Name	Physical Address
CPSW0	5280 0094h

Figure 5-53. CPSW_REGS_INT_SS_C2_TH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_STATUS							
R							
0h							

Table 5-107. CPSW_REGS_INT_SS_C2_TH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_STATUS	R	0h	Core 2 THost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on C2_TH_PULSE.

5.1.2.54 CPSW_REGS_INT_SS_C2_FH_PULSE_STATUS_REG Register

5.1.2.54.1 CPSW_REGS_INT_SS_C2_FH_PULSE_STATUS_REG Register (Offset = 98h) [reset = 0h]

FHost Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-108. Instance Table

Instance Name	Physical Address
CPSW0	5280 0098h

Figure 5-54. CPSW_REGS_INT_SS_C2_FH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_STATUS							
R							
0h							

Table 5-109. CPSW_REGS_INT_SS_C2_FH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_STATUS	R	0h	Core 2 FHost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on C2_FH_PULSE .

5.1.2.55 CPSW_REGS_INT_SS_C2_MISC_STATUS_REG Register

5.1.2.55.1 CPSW_REGS_INT_SS_C2_MISC_STATUS_REG Register (Offset = 9Ch) [reset = 0h]

Misc Interrupt Status Register - Set bits in this register indicate that an enabled interrupt is asserted

Return to [Summary Table](#)

Table 5-110. Instance Table

Instance Name	Physical Address
CPSW0	5280 009Ch

Figure 5-55. CPSW_REGS_INT_SS_C2_MISC_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND	SEC_PEND	EVNT_PEND	STAT_PEND	HOST_PEND	MDIO_LINKINT	MDIO_USERINT
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-111. CPSW_REGS_INT_SS_C2_MISC_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND	R/W	0h	Core 2 MISC DED Memory Protect Error Interrupt
5	SEC_PEND	R/W	0h	Core 2 MISC SEC Memory Protect Error Interrupt
4	EVNT_PEND	R/W	0h	Core 2 MISC CPTS Event Interrupt
3	STAT_PEND	R/W	0h	Core 2 MISC Statistics Interrupt - Logical OR of bits n downto 0
2	HOST_PEND	R/W	0h	Core 2 MISC Host Interrupt Enable
1	MDIO_LINKINT	R/W	0h	Core 2 MISC MDIO linkint - Logical OR of bits 1 and 0
0	MDIO_USERINT	R/W	0h	Core 2 MISC_MDIO userint interrupt - Logical OR of bits 1 and 0

5.1.2.56 CPSW_REGS_INT_SS_C2_TH_IMAX_REG Register

5.1.2.56.1 CPSW_REGS_INT_SS_C2_TH_IMAX_REG Register (Offset = A0h) [reset = 0h]

Core 2 THost Interrupt Max Register Register

Return to [Summary Table](#)

Table 5-112. Instance Table

Instance Name	Physical Address
CPSW0	5280 00A0h

Figure 5-56. CPSW_REGS_INT_SS_C2_TH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TH_IMAX			
NONE				R/W			
0h				0h			

Table 5-113. CPSW_REGS_INT_SS_C2_TH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	TH_IMAX	R/W	0h	Core 2 THost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C2_TH_PULSE if pacing is enabled for this interrupt.

5.1.2.57 CPSW_REGS_INT_SS_C2_FH_IMAX_REG Register
5.1.2.57.1 CPSW_REGS_INT_SS_C2_FH_IMAX_REG Register (Offset = A4h) [reset = 0h]

Core 2 FHost Interrupt Max Register Register

 Return to [Summary Table](#)
Table 5-114. Instance Table

Instance Name	Physical Address
CPSW0	5280 00A4h

Figure 5-57. CPSW_REGS_INT_SS_C2_FH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FH_IMAX			
NONE				R/W			
0h				0h			

Table 5-115. CPSW_REGS_INT_SS_C2_FH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	FH_IMAX	R/W	0h	Core 2 FHost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C2_FH_PULSE if pacing is enabled for this interrupt.

5.1.2.58 CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_EN_REG Register

5.1.2.58.1 CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_EN_REG Register (Offset = C0h) [reset = 0h]

Core 3 THost Threshold Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-116. Instance Table

Instance Name	Physical Address
CPSW0	5280 00C0h

Figure 5-58. CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_EN							
R/W							
0h							

Table 5-117. CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_EN	R/W	0h	Core 3 THost Threshold Enable - Each bit in this register corresponds to the bit in the THost threshold interrupt that is enabled to generate an interrupt on C3_TH_THRESH_PULSE.

5.1.2.59 CPSW_REGS_INT_SS_C3_TH_PULSE_EN_REG Register
5.1.2.59.1 CPSW_REGS_INT_SS_C3_TH_PULSE_EN_REG Register (Offset = C4h) [reset = 0h]

Core 3 THost Pulse Interrupt Enable Register

 Return to [Summary Table](#)
Table 5-118. Instance Table

Instance Name	Physical Address
CPSW0	5280 00C4h

Figure 5-59. CPSW_REGS_INT_SS_C3_TH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_EN							
R/W							
0h							

Table 5-119. CPSW_REGS_INT_SS_C3_TH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_EN	R/W	0h	Core 3 THost Enable - Each bit in this register corresponds to the bit in the THost interrupt that is enabled to generate an interrupt on C3_TH_PULSE.

5.1.2.60 CPSW_REGS_INT_SS_C3_FH_PULSE_EN_REG Register

5.1.2.60.1 CPSW_REGS_INT_SS_C3_FH_PULSE_EN_REG Register (Offset = C8h) [reset = 0h]

Core 3 FHost Pulse Interrupt Enable Register

Return to [Summary Table](#)

Table 5-120. Instance Table

Instance Name	Physical Address
CPSW0	5280 00C8h

Figure 5-60. CPSW_REGS_INT_SS_C3_FH_PULSE_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_EN							
R/W							
0h							

Table 5-121. CPSW_REGS_INT_SS_C3_FH_PULSE_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_EN	R/W	0h	Core 3 FHost Interrupt Enable - Each bit in this register corresponds to the bit in the FHost interrupt that is enabled to generate an interrupt on C3_FH_PULSE.

5.1.2.61 CPSW_REGS_INT_SS_C3_MISC_EN_REG Register

5.1.2.61.1 CPSW_REGS_INT_SS_C3_MISC_EN_REG Register (Offset = CCh) [reset = 0h]

Core 3 Misc Interrupt Enable Register

Return to [Summary Table](#)

Table 5-122. Instance Table

Instance Name	Physical Address
CPSW0	5280 00CCh

Figure 5-61. CPSW_REGS_INT_SS_C3_MISC_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND_EN	SEC_PEND_EN	EVNT_PEND_EN	STAT_PEND_EN	HOST_PEND_EN	MDIO_LINKINT_EN	MDIO_USERINT_EN
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-123. CPSW_REGS_INT_SS_C3_MISC_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND_EN	R/W	0h	Core 3 MISC DED Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C3_Misc_PULSE
5	SEC_PEND_EN	R/W	0h	Core 3 MISC SEC Memory Protect Error Interrupt Enable - enabled to generate an interrupt on C3_Misc_PULSE
4	EVNT_PEND_EN	R/W	0h	Core 3 MISC CPTS Event Interrupt Enable - enabled to generate an interrupt on C3_Misc_PULSE
3	STAT_PEND_EN	R/W	0h	Core 3 MISC Statistics Interrupt Enable - Logical OR of all port statistics bits (bits n downto 0) - enabled to generate an interrupt on C3_Misc_PULSE
2	HOST_PEND_EN	R/W	0h	Core 3 MISC Host Interrupt Enable - enabled to generate an interrupt on C3_Misc_PULSE
1	MDIO_LINKINT_EN	R/W	0h	Core 3 MISC MDIO linkint - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C3_Misc_PULSE
0	MDIO_USERINT_EN	R/W	0h	Core 3 MISC MDIO userint interrupt enable - Logical OR of bits 1 and 0 - enabled to generate an interrupt on C3_Misc_PULSE

5.1.2.62 CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_STATUS_REG Register
5.1.2.62.1 CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_STATUS_REG Register (Offset = D0h) [reset = 0h]

THost Threshold Pulse Interrupt Status Register

 Return to [Summary Table](#)
Table 5-124. Instance Table

Instance Name	Physical Address
CPSW0	5280 00D0h

Figure 5-62. CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_THRESH_PULSE_STATUS							
R							
0h							

Table 5-125. CPSW_REGS_INT_SS_C3_TH_THRESH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_THRESH_PULSE_STATUS	R	0h	Core 3 THost Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the THost threshold interrupt that is enabled and generating an interrupt on C3_TH_THRESH_PULSE.

5.1.2.63 CPSW_REGS_INT_SS_C3_TH_PULSE_STATUS_REG Register

5.1.2.63.1 CPSW_REGS_INT_SS_C3_TH_PULSE_STATUS_REG Register (Offset = D4h) [reset = 0h]

THost Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-126. Instance Table

Instance Name	Physical Address
CPSW0	5280 00D4h

Figure 5-63. CPSW_REGS_INT_SS_C3_TH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PULSE_STATUS							
R							
0h							

Table 5-127. CPSW_REGS_INT_SS_C3_TH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PULSE_STATUS	R	0h	Core 3 THost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on C3_TH_PULSE.

5.1.2.64 CPSW_REGS_INT_SS_C3_FH_PULSE_STATUS_REG Register

5.1.2.64.1 CPSW_REGS_INT_SS_C3_FH_PULSE_STATUS_REG Register (Offset = D8h) [reset = 0h]

FHost Pulse Interrupt Status Register

Return to [Summary Table](#)

Table 5-128. Instance Table

Instance Name	Physical Address
CPSW0	5280 00D8h

Figure 5-64. CPSW_REGS_INT_SS_C3_FH_PULSE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_PULSE_STATUS							
R							
0h							

Table 5-129. CPSW_REGS_INT_SS_C3_FH_PULSE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_PULSE_STATUS	R	0h	Core 3 FHost Pulse Interrupt Status Register - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on C3_FH_PULSE .

5.1.2.65 CPSW_REGS_INT_SS_C3_MISC_STATUS_REG Register

5.1.2.65.1 CPSW_REGS_INT_SS_C3_MISC_STATUS_REG Register (Offset = DCh) [reset = 0h]

Misc Interrupt Status Register - Set bits in this register indicate that an enabled interrupt is asserted

Return to [Summary Table](#)

Table 5-130. Instance Table

Instance Name	Physical Address
CPSW0	5280 00DCh

Figure 5-65. CPSW_REGS_INT_SS_C3_MISC_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	DED_PEND	SEC_PEND	EVNT_PEND	STAT_PEND	HOST_PEND	MDIO_LINKINT	MDIO_USERINT
NONE	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-131. CPSW_REGS_INT_SS_C3_MISC_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	DED_PEND	R/W	0h	Core 3 MISC DED Memory Protect Error Interrupt
5	SEC_PEND	R/W	0h	Core 3 MISC SEC Memory Protect Error Interrupt
4	EVNT_PEND	R/W	0h	Core 3 MISC CPTS Event Interrupt
3	STAT_PEND	R/W	0h	Core 3 MISC Statistics Interrupt - Logical OR of bits n downto 0
2	HOST_PEND	R/W	0h	Core 3 MISC Host Interrupt Enable
1	MDIO_LINKINT	R/W	0h	Core 3 MISC MDIO linkint - Logical OR of bits 1 and 0
0	MDIO_USERINT	R/W	0h	Core 3 MISC_MDIO userint interrupt - Logical OR of bits 1 and 0

5.1.2.66 CPSW_REGS_INT_SS_C3_TH_IMAX_REG Register

5.1.2.66.1 CPSW_REGS_INT_SS_C3_TH_IMAX_REG Register (Offset = E0h) [reset = 0h]

Core 3 THost Interrupt Max Register Register

Return to [Summary Table](#)

Table 5-132. Instance Table

Instance Name	Physical Address
CPSW0	5280 00E0h

Figure 5-66. CPSW_REGS_INT_SS_C3_TH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TH_IMAX			
NONE				R/W			
0h				0h			

Table 5-133. CPSW_REGS_INT_SS_C3_TH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	TH_IMAX	R/W	0h	Core 3 THost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C3_TH_PULSE if pacing is enabled for this interrupt.

5.1.2.67 CPSW_REGS_INT_SS_C3_FH_IMAX_REG Register
5.1.2.67.1 CPSW_REGS_INT_SS_C3_FH_IMAX_REG Register (Offset = E4h) [reset = 0h]

Core 3 FHost Interrupt Max Register Register

 Return to [Summary Table](#)
Table 5-134. Instance Table

Instance Name	Physical Address
CPSW0	5280 00E4h

Figure 5-67. CPSW_REGS_INT_SS_C3_FH_IMAX_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FH_IMAX			
NONE				R/W			
0h				0h			

Table 5-135. CPSW_REGS_INT_SS_C3_FH_IMAX_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5:0	FH_IMAX	R/W	0h	Core 3 FHost Interrupts per millisecond - The maximum number of interrupts per millisecond generated on C3_FH_PULSE if pacing is enabled for this interrupt.

5.1.2.68 CPSW_NC_VER_REG Register

5.1.2.68.1 CPSW_NC_VER_REG Register (Offset = 0h) [reset = 6BA80103h]

CPSW ID Version

Return to [Summary Table](#)

Table 5-136. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-68. CPSW_NC_VER_REG Name Register

31	30	29	28	27	26	25	24
IDENT							
R							
6BA8h							
23	22	21	20	19	18	17	16
IDENT							
R							
6BA8h							
15	14	13	12	11	10	9	8
RTL_VER				MAJOR_VER			
R				R			
0h				1h			
7	6	5	4	3	2	1	0
MINOR_VER							
R							
3h							

Table 5-137. CPSW_NC_VER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IDENT	R	6BA8h	Identification Value
15:11	RTL_VER	R	0h	RTL Version Value
10:8	MAJOR_VER	R	1h	Major Version Value
7:0	MINOR_VER	R	3h	Minor Version Value

5.1.2.69 CPSW_NC_CONTROL_REG Register

5.1.2.69.1 CPSW_NC_CONTROL_REG Register (Offset = 4h) [reset = 0h]

CPSW Switch Control

Return to [Summary Table](#)
Table 5-138. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-69. CPSW_NC_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
ECC_CRC_MODE	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED				CUT_THRU_ENABLE	EST_ENABLE	IET_ENABLE	EEE_ENABLE
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
P0_FH_PASS_CRC_ERR	P0_FH_PAD	P0_TH_CRC_REMOVE	P0_TH_CRC_TYPE	P8_PASS_PRI_TAGGED	P7_PASS_PRI_TAGGED	P6_PASS_PRI_TAGGED	P5_PASS_PRI_TAGGED
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
P4_PASS_PRI_TAGGED	P3_PASS_PRI_TAGGED	P2_PASS_PRI_TAGGED	P1_PASS_PRI_TAGGED	P0_PASS_PRI_TAGGED	P0_ENABLE	VLAN_AWARE	S_CN_SWITCH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-139. CPSW_NC_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ECC_CRC_MODE	R/W	0h	ECC CRC Mode - 0 - ECC errors induced through the ECC aggregator flip bits in the packet headers (not in packet data). 1 - ECC errors induced through the ECC aggregator flip bits in the packet data (not in the packet headers).
30:20	RESERVED	NONE	0h	Reserved
19	CUT_THRU_ENABLE	R/W	0h	Cut Thru Enable - 0 - Cut Thru disabled. 1 - Cut Thru enabled .
18	EST_ENABLE	R/W	0h	Enhanced Scheduled Traffic enable (EST) - 0 - EST is disabled. 1 - EST is enabled
17	IET_ENABLE	R/W	0h	Intersperced Express Traffic enable (IET) - 0 - IET is disabled. 1 - IET is enabled.
16	EEE_ENABLE	R/W	0h	Energy Efficient Ethernet enable - 0 - Energy Efficient Ethernet is disabled. 1 - Energy Efficient Ethernet is enabled.
15	P0_FH_PASS_CRC_ERR	R/W	0h	Port 0 Pass Received CRC errors - 0 - Packets received with CRC errors on port 0 are dropped. 1 - Packets received with CRC errors on port 0 are transferred to the destination ports.

Table 5-139. CPSW_NC_CONTROL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	P0_FH_PAD	R/W	0h	Port 0 Receive Short Packet Pad - 0 - short packets are dropped. 1 - short packets are padded to 64-bytes (with pad and added CRC) if the CRC is not passed in. Short packets are dropped if the CRC is passed (in the Info0 word).
13	P0_TH_CRC_REMOVE	R/W	0h	Port 0 Transmit CRC remove - 0 - Do not remove the CRC on Port 0 THost (egress) packets. 1 - Remove the CRC on all Port 0 THost (egress) packets.
12	P0_TH_CRC_TYPE	R/W	0h	Port 0 Transmit CRC type - The type of CRC on all Port 0 transmit packets (egress), regardless of the CRC type of in ingress Ethernet port. This bit is present only if psi_cast = 1. 0 - Ethernet CRC on Port 0 Egress. 1 - Castagnoli CRC on Port 0 Egress (if psi_cast = 1).
11	P8_PASS_PRI_TAGGED	R/W	0h	Port 8 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P8_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
10	P7_PASS_PRI_TAGGED	R/W	0h	Port 7 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P7_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
9	P6_PASS_PRI_TAGGED	R/W	0h	Port 6 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P6_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
8	P5_PASS_PRI_TAGGED	R/W	0h	Port 5 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P5_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
7	P4_PASS_PRI_TAGGED	R/W	0h	Port 4 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P4_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
6	P3_PASS_PRI_TAGGED	R/W	0h	Port 3 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P3_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
5	P2_PASS_PRI_TAGGED	R/W	0h	Port 2 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P2_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
4	P1_PASS_PRI_TAGGED	R/W	0h	Port 1 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P1_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
3	P0_PASS_PRI_TAGGED	R/W	0h	Port 0 Pass Priority Tagged - 0 - Priority tagged packets have the zero VID replaced with the input port Enet_P0_PORT_VLAN[11:0] on ingress. 1 - Priority tagged packets are processed unchanged.
2	P0_ENABLE	R/W	0h	Port 0 Enable - 0 - Port 0 is disabled 1 - Port 0 is enabled
1	VLAN_AWARE	R/W	0h	VLAN Aware Mode - 0 - CPSW_NU is in the VLAN unaware mode. 1 - CPSW_NU is in the VLAN aware mode.
0	S_CN_SWITCH	R/W	0h	Service or Customer VLAN switch. 0 - Customer switch. VLAN processing uses the inner_vlan_ltype. 1 - Service switch. VLAN processing uses the outer_vlan_ltype.

5.1.2.70 CPSW_NC_STATUS_REG Register
5.1.2.70.1 CPSW_NC_STATUS_REG Register (Offset = Ch) [reset = 1h]

CPSW Status

 Return to [Summary Table](#)
Table 5-140. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-70. CPSW_NC_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							CPPI_IDLE
NONE							R
0h							1h

Table 5-141. CPSW_NC_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	CPPI_IDLE	R	1h	CPPI Idle - Indicates when set that the CPPI port transmit and receive are idle.

5.1.2.71 CPSW_NC_EM_CONTROL_REG Register

5.1.2.71.1 CPSW_NC_EM_CONTROL_REG Register (Offset = 10h) [reset = 0h]

CPSW Emulation Control

Return to [Summary Table](#)

Table 5-142. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-71. CPSW_NC_EM_CONTROL_REG Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						SOFT	FREE			
0h						R/W	R/W			
0h						0h	0h			

Table 5-143. CPSW_NC_EM_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SOFT	R/W	0h	Emulation Soft Bit
0	FREE	R/W	0h	Emulation Free Bit

5.1.2.72 CPSW_NC_STAT_PORT_EN_REG Register

5.1.2.72.1 CPSW_NC_STAT_PORT_EN_REG Register (Offset = 14h) [reset = 0h]

CPSW Statistics Port Enable

Return to [Summary Table](#)

Table 5-144. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-72. CPSW_NC_STAT_PORT_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							P8_STAT_EN
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
P7_STAT_EN	P6_STAT_EN	P5_STAT_EN	P4_STAT_EN	P3_STAT_EN	P2_STAT_EN	P1_STAT_EN	P0_STAT_EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-145. CPSW_NC_STAT_PORT_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	P8_STAT_EN	R/W	0h	Port 8 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.
7	P7_STAT_EN	R/W	0h	Port 7 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.
6	P6_STAT_EN	R/W	0h	Port 6 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.
5	P5_STAT_EN	R/W	0h	Port 5 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.
4	P4_STAT_EN	R/W	0h	Port 4 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.
3	P3_STAT_EN	R/W	0h	Port 3 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.
2	P2_STAT_EN	R/W	0h	Port 2 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.
1	P1_STAT_EN	R/W	0h	Port 1 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.

Table 5-145. CPSW_NC_STAT_PORT_EN_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	P0_STAT_EN	R/W	0h	Port 0 Statistics Enable 0 - Statistics are disabled for the port. 1 - Statistics are enabled for the port.

5.1.2.73 CPSW_NC_PTYPE_REG Register

5.1.2.73.1 CPSW_NC_PTYPE_REG Register (Offset = 18h) [reset = 0h]

CPSW Transmit Priority Type

Return to [Summary Table](#)**Table 5-146. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-73. CPSW_NC_PTYPE_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							P8_PTYPE_ESC
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
P7_PTYPE_ESC	P6_PTYPE_ESC	P5_PTYPE_ESC	P4_PTYPE_ESC	P3_PTYPE_ESC	P2_PTYPE_ESC	P1_PTYPE_ESC	P0_PTYPE_ESC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED			ESC_PRI_LD_VAL				
NONE			R/W				
0h			0h				

Table 5-147. CPSW_NC_PTYPE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	P8_PTYPE_ESC	R/W	0h	Port 8 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
15	P7_PTYPE_ESC	R/W	0h	Port 7 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
14	P6_PTYPE_ESC	R/W	0h	Port 6 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
13	P5_PTYPE_ESC	R/W	0h	Port 5 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
12	P4_PTYPE_ESC	R/W	0h	Port 4 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
11	P3_PTYPE_ESC	R/W	0h	Port 3 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
10	P2_PTYPE_ESC	R/W	0h	Port 2 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate

Table 5-147. CPSW_NC_PTYPE_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	P1_PTYPE_ESC	R/W	0h	Port 1 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
8	P0_PTYPE_ESC	R/W	0h	Port 0 Priority Type Escalate - 0 - Priority Type Fixed. 1 - Priority Type Escalate
7:5	RESERVED	NONE	0h	Reserved
4:0	ESC_PRI_LD_VAL	R/W	0h	Escalate Priority Load Value - When a port is in escalate priority, this is the number of higher priority packets sent before the next lower priority is allowed to send a packet. Escalate priority allows lower priority packets to be sent at a fixed rate relative to the next higher priority. The min value of <code>esc_pri_ld_val</code> = 2.

5.1.2.74 CPSW_NC_SOFT_IDLE_REG Register
5.1.2.74.1 CPSW_NC_SOFT_IDLE_REG Register (Offset = 1Ch) [reset = 0h]

CPSW Software Idle

 Return to [Summary Table](#)
Table 5-148. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-74. CPSW_NC_SOFT_IDLE_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SOFT_IDLE
NONE							R/W
0h							0h

Table 5-149. CPSW_NC_SOFT_IDLE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SOFT_IDLE	R/W	0h	Software Idle - 0 - Software idle not commanded. 1 - Command CPSW software idle. When set, port 0 packet DMA operations stop at the next packet boundary.

5.1.2.75 CPSW_NC_THRU_RATE_REG Register

5.1.2.75.1 CPSW_NC_THRU_RATE_REG Register (Offset = 20h) [reset = 3001h]

CPSW Thru Rate

Return to [Summary Table](#)

Table 5-150. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-75. CPSW_NC_THRU_RATE_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
SL_RX_THRU_RATE				RESERVED			
R/W				NONE			
3h				0h			
7	6	5	4	3	2	1	0
RESERVED				P0_FH_THRU_RATE			
NONE				R/W			
0h				1h			

Table 5-151. CPSW_NC_THRU_RATE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	SL_RX_THRU_RATE	R/W	3h	This is not a field intended to be changed by software
11:4	RESERVED	NONE	0h	Reserved
3:0	P0_FH_THRU_RATE	R/W	1h	This is not a field intended to be changed by software

5.1.2.76 CPSW_NC_GAP_THRESH_REG Register

5.1.2.76.1 CPSW_NC_GAP_THRESH_REG Register (Offset = 24h) [reset = Bh]

CPSW Transmit FIFO Short Gap Threshold

Return to [Summary Table](#)

Table 5-152. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-76. CPSW_NC_GAP_THRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				GAP_THRESH			
NONE				R/W			
0h				Bh			

Table 5-153. CPSW_NC_GAP_THRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	GAP_THRESH	R/W	Bh	Ethernet Port Short Gap Threshold - This is the Ethernet port associated FIFO transmit block usage value for triggering transmit short gap (when short gap is enabled).

5.1.2.77 CPSW_NC_EEE_PRESCALE_REG Register

5.1.2.77.1 CPSW_NC_EEE_PRESCALE_REG Register (Offset = 2Ch) [reset = 0h]

CPSW Energy Efficient Ethernet Prescale Value

Return to [Summary Table](#)

Table 5-154. Instance Table

Instance Name	Physical Address
CPSW0	5280 002Ch

Figure 5-77. CPSW_NC_EEE_PRESCALE_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				EEE_PRESCALE			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
EEE_PRESCALE							
R/W							
0h							

Table 5-155. CPSW_NC_EEE_PRESCALE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	EEE_PRESCALE	R/W	0h	Energy Efficient Ethernet Prescale count load value - This value is loaded into the EEE pre-scale counter each time the pre-scale count decrements to zero. The EEE counters are enabled to decrement each time the pre-scale counter reaches zero (and the EEE counters are enabled to count time). If this value is zero then the EEE counters decrement on every clock. If this value is 0x001 then the counters decrement on every other clock (and so on).

5.1.2.78 CPSW_NC_TX_G_OFLOW_THRESH_SET_REG Register

5.1.2.78.1 CPSW_NC_TX_G_OFLOW_THRESH_SET_REG Register (Offset = 30h) [reset = FFFFFFFh]

CPSW PFC Tx Global Out Flow Threshold Set

Return to [Summary Table](#)

Table 5-156. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h

Figure 5-78. CPSW_NC_TX_G_OFLOW_THRESH_SET_REG Name Register

31	30	29	28	27	26	25	24
		PRI7				PRI6	
		R/W				R/W	
		Fh				Fh	
23	22	21	20	19	18	17	16
		PRI5				PRI4	
		R/W				R/W	
		Fh				Fh	
15	14	13	12	11	10	9	8
		PRI3				PRI2	
		R/W				R/W	
		Fh				Fh	
7	6	5	4	3	2	1	0
		PRI1				PRI0	
		R/W				R/W	
		Fh				Fh	

Table 5-157. CPSW_NC_TX_G_OFLOW_THRESH_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PRI7	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 7
27:24	PRI6	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 6
23:20	PRI5	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 5
19:16	PRI4	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 4
15:12	PRI3	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 3
11:8	PRI2	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 2
7:4	PRI1	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 1
3:0	PRI0	R/W	Fh	Priority Based Flow Control Global Outflow Usage Threshold for Pri 0

5.1.2.79 CPSW_NC_TX_G_OFLOW_THRESH_CLR_REG Register

5.1.2.79.1 CPSW_NC_TX_G_OFLOW_THRESH_CLR_REG Register (Offset = 34h) [reset = 0h]

CPSW PFC Tx Global Out Flow Threshold Clear

Return to [Summary Table](#)

Table 5-158. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-79. CPSW_NC_TX_G_OFLOW_THRESH_CLR_REG Name Register

31	30	29	28	27	26	25	24
PRI7				PRI6			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
PRI5				PRI4			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRI3				PRI2			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRI1				PRI0			
R/W				R/W			
0h				0h			

Table 5-159. CPSW_NC_TX_G_OFLOW_THRESH_CLR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PRI7	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 7
27:24	PRI6	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 6
23:20	PRI5	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 5
19:16	PRI4	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 4
15:12	PRI3	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 3
11:8	PRI2	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 2
7:4	PRI1	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 1
3:0	PRI0	R/W	0h	Priority Based Flow Control Global Outflow Usage Threshold for Pri 0

5.1.2.80 CPSW_NC_TX_G_BUF_THRESH_SET_L_REG Register

5.1.2.80.1 CPSW_NC_TX_G_BUF_THRESH_SET_L_REG Register (Offset = 38h) [reset = FFFFFFFFh]

CPSW PFC Global Tx Buffer Threshold Set Low

Return to [Summary Table](#)

Table 5-160. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h

Figure 5-80. CPSW_NC_TX_G_BUF_THRESH_SET_L_REG Name Register

31	30	29	28	27	26	25	24
PRI3							
R/W							
FFh							
23	22	21	20	19	18	17	16
PRI2							
R/W							
FFh							
15	14	13	12	11	10	9	8
PRI1							
R/W							
FFh							
7	6	5	4	3	2	1	0
PRI0							
R/W							
FFh							

Table 5-161. CPSW_NC_TX_G_BUF_THRESH_SET_L_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PRI3	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 3
23:16	PRI2	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 2
15:8	PRI1	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 1
7:0	PRI0	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 0

5.1.2.81 CPSW_NC_TX_G_BUF_THRESH_SET_H_REG Register

5.1.2.81.1 CPSW_NC_TX_G_BUF_THRESH_SET_H_REG Register (Offset = 3Ch) [reset = FFFFFFFFh]

CPSW PFC Global Tx Buffer Threshold Set High

Return to [Summary Table](#)

Table 5-162. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch

Figure 5-81. CPSW_NC_TX_G_BUF_THRESH_SET_H_REG Name Register

31	30	29	28	27	26	25	24
PRI7							
R/W							
FFh							
23	22	21	20	19	18	17	16
PRI6							
R/W							
FFh							
15	14	13	12	11	10	9	8
PRI5							
R/W							
FFh							
7	6	5	4	3	2	1	0
PRI4							
R/W							
FFh							

Table 5-163. CPSW_NC_TX_G_BUF_THRESH_SET_H_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PRI7	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 7
23:16	PRI6	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 6
15:8	PRI5	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 5
7:0	PRI4	R/W	FFh	Priority Based Flow Control Global Buffer Usage Threshold for Priority 4

5.1.2.82 CPSW_NC_TX_G_BUF_THRESH_CLR_L_REG Register

5.1.2.82.1 CPSW_NC_TX_G_BUF_THRESH_CLR_L_REG Register (Offset = 40h) [reset = 0h]

CPSW PFC Global Tx Buffer Threshold Clear Low

Return to [Summary Table](#)**Table 5-164. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0040h

Figure 5-82. CPSW_NC_TX_G_BUF_THRESH_CLR_L_REG Name Register

31	30	29	28	27	26	25	24
PRI3							
R/W							
0h							
23	22	21	20	19	18	17	16
PRI2							
R/W							
0h							
15	14	13	12	11	10	9	8
PRI1							
R/W							
0h							
7	6	5	4	3	2	1	0
PRI0							
R/W							
0h							

Table 5-165. CPSW_NC_TX_G_BUF_THRESH_CLR_L_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PRI3	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 3
23:16	PRI2	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 2
15:8	PRI1	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 1
7:0	PRI0	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 0

5.1.2.83 CPSW_NC_TX_G_BUF_THRESH_CLR_H_REG Register

5.1.2.83.1 CPSW_NC_TX_G_BUF_THRESH_CLR_H_REG Register (Offset = 44h) [reset = 0h]

CPSW PFC Global Tx Buffer Threshold Clear High

Return to [Summary Table](#)

Table 5-166. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h

Figure 5-83. CPSW_NC_TX_G_BUF_THRESH_CLR_H_REG Name Register

31	30	29	28	27	26	25	24
PRI7							
R/W							
0h							
23	22	21	20	19	18	17	16
PRI6							
R/W							
0h							
15	14	13	12	11	10	9	8
PRI5							
R/W							
0h							
7	6	5	4	3	2	1	0
PRI4							
R/W							
0h							

Table 5-167. CPSW_NC_TX_G_BUF_THRESH_CLR_H_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PRI7	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 7
23:16	PRI6	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 6
15:8	PRI5	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 5
7:0	PRI4	R/W	0h	Priority Based Flow Control Global Buffer Usage Threshold for Priority 4

5.1.2.84 CPSW_NC_VLAN_LTYPE_REG Register
5.1.2.84.1 CPSW_NC_VLAN_LTYPE_REG Register (Offset = 50h) [reset = 88A88100h]

VLAN Length/type

 Return to [Summary Table](#)
Table 5-168. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h

Figure 5-84. CPSW_NC_VLAN_LTYPE_REG Name Register

31	30	29	28	27	26	25	24
VLAN_LTYPE_OUTER							
R/W							
88A8h							
23	22	21	20	19	18	17	16
VLAN_LTYPE_OUTER							
R/W							
88A8h							
15	14	13	12	11	10	9	8
VLAN_LTYPE_INNER							
R/W							
8100h							
7	6	5	4	3	2	1	0
VLAN_LTYPE_INNER							
R/W							
8100h							

Table 5-169. CPSW_NC_VLAN_LTYPE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	VLAN_LTYPE_OUTER	R/W	88A8h	Outer VLAN LType
15:0	VLAN_LTYPE_INNER	R/W	8100h	Inner VLAN LType

5.1.2.85 CPSW_NC_EST_TS_DOMAIN_REG Register

5.1.2.85.1 CPSW_NC_EST_TS_DOMAIN_REG Register (Offset = 54h) [reset = 0h]

Enhanced Scheduled Traffic Host Event Domain

Return to [Summary Table](#)

Table 5-170. Instance Table

Instance Name	Physical Address
CPSW0	5280 0054h

Figure 5-85. CPSW_NC_EST_TS_DOMAIN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EST_TS_DOMAIN							
R/W							
0h							

Table 5-171. CPSW_NC_EST_TS_DOMAIN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	EST_TS_DOMAIN	R/W	0h	Enhanced Scheduled Traffic domain. This value is used as the domain in the CPTS event to indicate that the event came from EST.

5.1.2.86 CPSW_NC_CUT_THRESHOLD_REG Register
5.1.2.86.1 CPSW_NC_CUT_THRESHOLD_REG Register (Offset = 58h) [reset = 0h]

Cut-thru Threshold

 Return to [Summary Table](#)
Table 5-172. Instance Table

Instance Name	Physical Address
CPSW0	5280 0058h

Figure 5-86. CPSW_NC_CUT_THRESHOLD_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CUT_THRESH			
NONE				R/W			
0h				0h			

Table 5-173. CPSW_NC_CUT_THRESHOLD_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	CUT_THRESH	R/W	0h	Cut-thru Threshold - This is not intended to be changed by software

5.1.2.87 CPSW_NC_FREQUENCY_REG Register

5.1.2.87.1 CPSW_NC_FREQUENCY_REG Register (Offset = 5Ch) [reset = 0h]

CPSW CPPI_CLK Frequency in Mhz

Return to [Summary Table](#)

Table 5-174. Instance Table

Instance Name	Physical Address
CPSW0	5280 005Ch

Figure 5-87. CPSW_NC_FREQUENCY_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						CPSW_FREQ	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
CPSW_FREQ							
R/W							
0h							

Table 5-175. CPSW_NC_FREQUENCY_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	CPSW_FREQ	R/W	0h	CPSW Frequency - This is the frequency in Mhz of the VBUSP_GCLK. The frequency is rounded to the nearest Mhz. This value is used in auto speed detection for cut-thru operations.

5.1.2.88 CPSW_NC_CUT_IET_HOLD_CNT_LD_VAL_REG Register
5.1.2.88.1 CPSW_NC_CUT_IET_HOLD_CNT_LD_VAL_REG Register (Offset = 60h) [reset = 64h]

IET Hold Count Load Value

Return to [Summary Table](#)
Table 5-176. Instance Table

Instance Name	Physical Address
CPSW0	5280 0060h

Figure 5-88. CPSW_NC_CUT_IET_HOLD_CNT_LD_VAL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
CUT_IET_HOLD_CNT_LD_VAL							
R/W							
64h							

Table 5-177. CPSW_NC_CUT_IET_HOLD_CNT_LD_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	CUT_IET_HOLD_CNT_LD_VAL	R/W	64h	Cut-thru IET Hold Count Load Value - This value is loaded into counters to count the time that cut-thru packets are allowed to preempt traffic in advance in order to reduce cut-thru latency with IET operations. This is not intended to be changed by software.

5.1.2.89 CPSW_NC_TX_PRI0_MAXLEN_REG Register

5.1.2.89.1 CPSW_NC_TX_PRI0_MAXLEN_REG Register (Offset = 100h) [reset = 7E8h]

Transmit Priority 0 Maximum Length

Return to [Summary Table](#)

Table 5-178. Instance Table

Instance Name	Physical Address
CPSW0	5280 0100h

Figure 5-89. CPSW_NC_TX_PRI0_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI0_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI0_MAXLEN							
R/W							
7E8h							

Table 5-179. CPSW_NC_TX_PRI0_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI0_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 0 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.90 CPSW_NC_TX_PRI1_MAXLEN_REG Register
5.1.2.90.1 CPSW_NC_TX_PRI1_MAXLEN_REG Register (Offset = 104h) [reset = 7E8h]

Transmit Priority 1 Maximum Length

 Return to [Summary Table](#)
Table 5-180. Instance Table

Instance Name	Physical Address
CPSW0	5280 0104h

Figure 5-90. CPSW_NC_TX_PRI1_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI1_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI1_MAXLEN							
R/W							
7E8h							

Table 5-181. CPSW_NC_TX_PRI1_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI1_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 1 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.91 CPSW_NC_TX_PRI2_MAXLEN_REG Register

5.1.2.91.1 CPSW_NC_TX_PRI2_MAXLEN_REG Register (Offset = 108h) [reset = 7E8h]

Transmit Priority 2 Maximum Length

Return to [Summary Table](#)

Table 5-182. Instance Table

Instance Name	Physical Address
CPSW0	5280 0108h

Figure 5-91. CPSW_NC_TX_PRI2_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI2_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI2_MAXLEN							
R/W							
7E8h							

Table 5-183. CPSW_NC_TX_PRI2_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI2_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 2 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.92 CPSW_NC_TX_PRI3_MAXLEN_REG Register

5.1.2.92.1 CPSW_NC_TX_PRI3_MAXLEN_REG Register (Offset = 10Ch) [reset = 7E8h]

Transmit Priority 3 Maximum Length

Return to [Summary Table](#)

Table 5-184. Instance Table

Instance Name	Physical Address
CPSW0	5280 010Ch

Figure 5-92. CPSW_NC_TX_PRI3_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI3_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI3_MAXLEN							
R/W							
7E8h							

Table 5-185. CPSW_NC_TX_PRI3_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI3_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 3 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.93 CPSW_NC_TX_PRI4_MAXLEN_REG Register

5.1.2.93.1 CPSW_NC_TX_PRI4_MAXLEN_REG Register (Offset = 110h) [reset = 7E8h]

Transmit Priority 4 Maximum Length

Return to [Summary Table](#)

Table 5-186. Instance Table

Instance Name	Physical Address
CPSW0	5280 0110h

Figure 5-93. CPSW_NC_TX_PRI4_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI4_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI4_MAXLEN							
R/W							
7E8h							

Table 5-187. CPSW_NC_TX_PRI4_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI4_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 4 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.94 CPSW_NC_TX_PRI5_MAXLEN_REG Register

5.1.2.94.1 CPSW_NC_TX_PRI5_MAXLEN_REG Register (Offset = 114h) [reset = 7E8h]

Transmit Priority 5 Maximum Length

Return to [Summary Table](#)

Table 5-188. Instance Table

Instance Name	Physical Address
CPSW0	5280 0114h

Figure 5-94. CPSW_NC_TX_PRI5_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI5_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI5_MAXLEN							
R/W							
7E8h							

Table 5-189. CPSW_NC_TX_PRI5_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI5_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 5 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.95 CPSW_NC_TX_PRI6_MAXLEN_REG Register

5.1.2.95.1 CPSW_NC_TX_PRI6_MAXLEN_REG Register (Offset = 118h) [reset = 7E8h]

Transmit Priority 6 Maximum Length

Return to [Summary Table](#)

Table 5-190. Instance Table

Instance Name	Physical Address
CPSW0	5280 0118h

Figure 5-95. CPSW_NC_TX_PRI6_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI6_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI6_MAXLEN							
R/W							
7E8h							

Table 5-191. CPSW_NC_TX_PRI6_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI6_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 6 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.96 CPSW_NC_TX_PRI7_MAXLEN_REG Register

5.1.2.96.1 CPSW_NC_TX_PRI7_MAXLEN_REG Register (Offset = 11Ch) [reset = 7E8h]

Transmit Priority 7 Maximum Length

Return to [Summary Table](#)

Table 5-192. Instance Table

Instance Name	Physical Address
CPSW0	5280 011Ch

Figure 5-96. CPSW_NC_TX_PRI7_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TX_PRI7_MAXLEN			
NONE				R/W			
0h				7E8h			
7	6	5	4	3	2	1	0
TX_PRI7_MAXLEN							
R/W							
7E8h							

Table 5-193. CPSW_NC_TX_PRI7_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	TX_PRI7_MAXLEN	R/W	7E8h	This value determines the maximum packet length that will be transmitted on priority 7 Ethernet egress for all Ethernet ports. The packet length compared to the maximum length value is the ingress packet length (not the actual egress packet length which is the length before VLAN addition or removal or any other egress processing). Packets on a priority that are larger than this value are dropped.

5.1.2.97 CPSW_MDIO_USER_GROUP_USER_ACCESS_REG_J Register

5.1.2.97.1 CPSW_MDIO_USER_GROUP_USER_ACCESS_REG_J Register (Offset = 0h) [reset = 0h]

MDIO User Access Register

Return to [Summary Table](#)

Table 5-194. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h + formula

Figure 5-97. CPSW_MDIO_USER_GROUP_USER_ACCESS_REG_J Name Register

31	30	29	28	27	26	25	24
GO	WRITE	ACK	RESERVED			REGADR	
R/W	R/W	R/W	NONE			R/W	
0h	0h	0h	0h			0h	
23	22	21	20	19	18	17	16
REGADR			PHYADR				
R/W			R/W				
0h			0h				
15	14	13	12	11	10	9	8
DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA							
R/W							
0h							

Table 5-195. CPSW_MDIO_USER_GROUP_USER_ACCESS_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	GO	R/W	0h	Go. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so, this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is write able only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to the MDIOUserAccess0 register are blocked when the go bit is 1. If byte access is being used, the go bit should be written last.
30	WRITE	R/W	0h	Write enable. Setting this bit to a 1 causes the MDIO transaction to be a register write, otherwise it is a register read.
29	ACK	R/W	0h	Acknowledge. This bit is set if the PHY acknowledged the read transaction.
28:26	RESERVED	NONE	0h	Reserved
25:21	REGADR	R/W	0h	Register address. This field specifies the PHY register to be accessed for this transaction in clause 22 mode or the MMD value in clause 45 mode.
20:16	PHYADR	R/W	0h	PHY address. This field specifies the PHY to be accessed for this transaction.
15:0	DATA	R/W	0h	User data. The data value read from or to be written to the specified PHY register.

5.1.2.98 CPSW_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Register

5.1.2.98.1 CPSW_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Register (Offset = 4h) [reset = 0h]

MDIO User PHY Select Register

Return to [Summary Table](#)

Table 5-196. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h + formula

Figure 5-98. CPSW_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
LINKSEL	LINKINT_ENABLE	RESERVED	PHYADR_MON				
R/W	R/W	NONE	R/W				
0h	0h	0h	0h				

Table 5-197. CPSW_MDIO_USER_GROUP_USER_PHY_SEL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	LINKSEL	R/W	0h	Link status determination select. Set to 1 to determine link status using the MLINK pin. Default value is 0 which implies that the link status is determined by the MDIO state machine.
6	LINKINT_ENABLE	R/W	0h	Link change interrupt enable. Set to 1 to enable link change status interrupts for PHY address specified in phyadr_mon. Link change interrupts are disabled if this bit is set to 0.
5	RESERVED	NONE	0h	Reserved
4:0	PHYADR_MON	R/W	0h	PHY address whose link status is to be monitored.

5.1.2.99 CPSW_NC_CPPI_P0_CONTROL_REG Register

5.1.2.99.1 CPSW_NC_CPPI_P0_CONTROL_REG Register (Offset = 4h) [reset = 0h]

CPPI Port 0 Control

Return to [Summary Table](#)

Table 5-198. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-99. CPSW_NC_CPPI_P0_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				CUT_THRU_M ODE_ETH	FH_REMAP_D SCP_V6	FH_REMAP_D SCP_V4	FH_REMAP_VL AN
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
FH_ECC_ERR_ EN	TH_ECC_ERR_ EN	RESERVED					
R/W	R/W	NONE					
0h	0h	0h					
7	6	5	4	3	2	1	0
RESERVED				TH_CHECKSU M_EN	FH_DSCP_IPV 6_EN	FH_DSCP_IPV 4_EN	FH_CHECKSU M_EN
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-199. CPSW_NC_CPPI_P0_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19	CUT_THRU_MODE_ETH	R/W	0h	Port 0 Cut-Thru Mode - Packets always egress from the host port (CPPI egress) store-and-forward regardless of this bit setting. This bit determines how a receive port operates when the host port is in a cut-thru packet destination mask. (present when = 1) 0 - Force packets with the host port in the destination mask to be store-and-forward to all destination ports. 1 - The host port operates similar to Ethernet ports. A cut-thru packet with the host in the destination mask will not force the packet to be store-and-forward unless the cut-thru packet is held off due to word counts or because another cut-thru packet is on the host port priority.
18	FH_REMAP_DSCP_V6	R/W	0h	Port 0 FHost (ingress) remap priority to DSCP IPV6 priority (see packet priority handling section for details). 0 - Hardware switch priority IPV6 DSCP priority remapping is disabled. 1 - Hardware switch priority IPV6 DSCP priority remapping is enabled.
17	FH_REMAP_DSCP_V4	R/W	0h	Port 0 FHost (ingress) remap priority to DSCP IPV4 priority (see packet priority handling section for details). 0 - Hardware switch priority IPV4 DSCP priority remapping is disabled. 1 - Hardware switch priority IPV4 DSCP priority remapping is enabled.

Table 5-199. CPSW_NC_CPPI_P0_CONTROL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	FH_REMAP_VLAN	R/W	0h	Port 0 receive (ingress) remap priority to VLAN. See priority remapping section for details.
15	FH_ECC_ERR_EN	R/W	0h	Port 0 FHost ECC Error Enable. This bit must be set to enable FHost ECC error operations
14	TH_ECC_ERR_EN	R/W	0h	Port 0 THost ECC Error Enable. This bit must be set to enable THost ECC error operations.
13:4	RESERVED	NONE	0h	Reserved
3	TH_CHECKSUM_EN	R/W	0h	Port 0 THost (egress) Checksum Enable 0 - THost checksum is disabled. 1 - THost checksum is enabled. IPV4/V6 Packets have checksum information (4-bytes) included at the end of the packet data when the chksum_encap descriptor bit is set in the EOP THost buffer descriptor.
2	FH_DSCP_IPV6_EN	R/W	0h	Port 0 FHost IPv6 DSCP enable 0 - Ipv6 DSCP priority mapping is disabled. 1 - Ipv6 DSCP priority mapping is enabled.
1	FH_DSCP_IPV4_EN	R/W	0h	Port 0 FHost IPv4 DSCP enable 0 - Ipv4 DSCP priority mapping is disabled. 1 - Ipv4 DSCP priority mapping is enabled.
0	FH_CHECKSUM_EN	R/W	0h	Port 0 FHost (port 0 ingress) Checksum Enable 0 - FHost checksum is disabled. 1 - FHost checksum is enabled. Four bytes of checksum information can be included at the start of the packet data to be used for checksum packet processing when chksum_encap is set in the SOP FHost buffer descriptor.

5.1.2.100 CPSW_NC_CPPI_P0_BLK_CNT_REG Register

5.1.2.100.1 CPSW_NC_CPPI_P0_BLK_CNT_REG Register (Offset = 10h) [reset = 1h]

CPPI Port 0 FIFO Block Usage Count

Return to [Summary Table](#)

Table 5-200. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-100. CPSW_NC_CPPI_P0_BLK_CNT_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TH_BLK_CNT			
NONE				R			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED			FH_BLK_CNT				
NONE			R				
0h			1h				

Table 5-201. CPSW_NC_CPPI_P0_BLK_CNT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED	NONE	0h	Reserved
12:8	TH_BLK_CNT	R	0h	Port 0 Transmit Block Count Usage - This value is the number of blocks allocated to the FIFO logical transmit queues. note: for N=2 this field is always zero (no transmit FIFO).
7:6	RESERVED	NONE	0h	Reserved
5:0	FH_BLK_CNT	R	1h	Port 0 Receive Block Count Usage - This value is the number of blocks allocated in the receive FIFO.

5.1.2.101 CPSW_NC_CPPI_P0_PORT_VLAN_REG Register

5.1.2.101.1 CPSW_NC_CPPI_P0_PORT_VLAN_REG Register (Offset = 14h) [reset = 0h]

CPPI Port 0 VLAN

Return to [Summary Table](#)

Table 5-202. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-101. CPSW_NC_CPPI_P0_PORT_VLAN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PORT_PRI			PORT_CFI	PORT_VID			
R/W			R/W	R/W			
0h			0h	0h			
7	6	5	4	3	2	1	0
PORT_VID							
R/W							
0h							

Table 5-203. CPSW_NC_CPPI_P0_PORT_VLAN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:13	PORT_PRI	R/W	0h	Port VLAN Priority
12	PORT_CFI	R/W	0h	Port CFI bit
11:0	PORT_VID	R/W	0h	Port VLAN ID

5.1.2.102 CPSW_NC_CPPI_P0_TH_PRI_MAP_REG Register

5.1.2.102.1 CPSW_NC_CPPI_P0_TH_PRI_MAP_REG Register (Offset = 18h) [reset = 76543210h]

CPPI Port 0 Tx Header Pri to Switch Pri Mapping

Return to [Summary Table](#)

Table 5-204. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-102. CPSW_NC_CPPI_P0_TH_PRI_MAP_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		PRI7		RESERVED		PRI6	
NONE		R/W		NONE		R/W	
0h		7h		0h		6h	
23	22	21	20	19	18	17	16
RESERVED		PRI5		RESERVED		PRI4	
NONE		R/W		NONE		R/W	
0h		5h		0h		4h	
15	14	13	12	11	10	9	8
RESERVED		PRI3		RESERVED		PRI2	
NONE		R/W		NONE		R/W	
0h		3h		0h		2h	
7	6	5	4	3	2	1	0
RESERVED		PRI1		RESERVED		PRI0	
NONE		R/W		NONE		R/W	
0h		1h		0h		0h	

Table 5-205. CPSW_NC_CPPI_P0_TH_PRI_MAP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	PRI7	R/W	7h	Priority 7 - A packet header priority of 0x7 is given this switch queue priority.
27	RESERVED	NONE	0h	Reserved
26:24	PRI6	R/W	6h	Priority 6 - A packet header priority of 0x7 is given this switch queue priority.
23	RESERVED	NONE	0h	Reserved
22:20	PRI5	R/W	5h	Priority 5 - A packet header priority of 0x7 is given this switch queue priority.
19	RESERVED	NONE	0h	Reserved
18:16	PRI4	R/W	4h	Priority 4 - A packet header priority of 0x7 is given this switch queue priority.
15	RESERVED	NONE	0h	Reserved
14:12	PRI3	R/W	3h	Priority 3 - A packet header priority of 0x7 is given this switch queue priority.
11	RESERVED	NONE	0h	Reserved
10:8	PRI2	R/W	2h	Priority 2 - A packet header priority of 0x7 is given this switch queue priority.
7	RESERVED	NONE	0h	Reserved
6:4	PRI1	R/W	1h	Priority 1 - A packet header priority of 0x7 is given this switch queue priority.
3	RESERVED	NONE	0h	Reserved

Table 5-205. CPSW_NC_CPPI_P0_TH_PRI_MAP_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	PRI0	R/W	0h	Priority 0 - A packet header priority of 0x7 is given this switch queue priority.

5.1.2.103 CPSW_NC_CPPI_P0_PRI_CTL_REG Register

5.1.2.103.1 CPSW_NC_CPPI_P0_PRI_CTL_REG Register (Offset = 1Ch) [reset = 0h]

CPPI Port 0 Priority Control

Return to [Summary Table](#)

Table 5-206. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-103. CPSW_NC_CPPI_P0_PRI_CTL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
FH_FLOW_PRI							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							FH_PTYPE
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-207. CPSW_NC_CPPI_P0_PRI_CTL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	FH_FLOW_PRI	R/W	0h	Receive Priority Based Flow Control Enable (per priority). Note: for N=2 this field should remain zero.
15:9	RESERVED	NONE	0h	Reserved
8	FH_PTYPE	R/W	0h	Receive Priority Type
7:0	RESERVED	NONE	0h	Reserved

5.1.2.104 CPSW_NC_CPPI_P0_FH_PRI_MAP_REG Register

5.1.2.104.1 CPSW_NC_CPPI_P0_FH_PRI_MAP_REG Register (Offset = 20h) [reset = 76543210h]

CPPI Port 0 RX Pkt Pri to Header Pri Map

Return to [Summary Table](#)**Table 5-208. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-104. CPSW_NC_CPPI_P0_FH_PRI_MAP_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		PRI7		RESERVED		PRI6	
NONE		R/W		NONE		R/W	
0h		7h		0h		6h	
23	22	21	20	19	18	17	16
RESERVED		PRI5		RESERVED		PRI4	
NONE		R/W		NONE		R/W	
0h		5h		0h		4h	
15	14	13	12	11	10	9	8
RESERVED		PRI3		RESERVED		PRI2	
NONE		R/W		NONE		R/W	
0h		3h		0h		2h	
7	6	5	4	3	2	1	0
RESERVED		PRI1		RESERVED		PRI0	
NONE		R/W		NONE		R/W	
0h		1h		0h		0h	

Table 5-209. CPSW_NC_CPPI_P0_FH_PRI_MAP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	PRI7	R/W	7h	Priority 7 - A packet priority of 0x7 is mapped (changed) to this header packet priority.
27	RESERVED	NONE	0h	Reserved
26:24	PRI6	R/W	6h	Priority 6 - A packet priority of 0x6 is mapped (changed) to this header packet priority.
23	RESERVED	NONE	0h	Reserved
22:20	PRI5	R/W	5h	Priority 5 - A packet priority of 0x5 is mapped (changed) to this header packet priority.
19	RESERVED	NONE	0h	Reserved
18:16	PRI4	R/W	4h	Priority 4 - A packet priority of 0x4 is mapped (changed) to this header packet priority.
15	RESERVED	NONE	0h	Reserved
14:12	PRI3	R/W	3h	Priority 3 - A packet priority of 0x3 is mapped (changed) to this header packet priority.
11	RESERVED	NONE	0h	Reserved
10:8	PRI2	R/W	2h	Priority 2 - A packet priority of 0x2 is mapped (changed) to this header packet priority.
7	RESERVED	NONE	0h	Reserved
6:4	PRI1	R/W	1h	Priority 1 - A packet priority of 0x1 is mapped (changed) to this header packet priority.
3	RESERVED	NONE	0h	Reserved

Table 5-209. CPSW_NC_CPPI_P0_FH_PRI_MAP_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	PRI0	R/W	0h	Priority 0 - A packet priority of 0x0 is mapped (changed) to this header packet priority.

5.1.2.105 CPSW_NC_CPPI_P0_FH_MAXLEN_REG Register

5.1.2.105.1 CPSW_NC_CPPI_P0_FH_MAXLEN_REG Register (Offset = 24h) [reset = 5EEh]

CPPI Port 0 Receive Frame Max Length

Return to [Summary Table](#)

Table 5-210. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-105. CPSW_NC_CPPI_P0_FH_MAXLEN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				FH_MAXLEN			
NONE				R/W			
0h				5EEh			
7	6	5	4	3	2	1	0
FH_MAXLEN							
R/W							
5EEh							

Table 5-211. CPSW_NC_CPPI_P0_FH_MAXLEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	FH_MAXLEN	R/W	5EEh	Port 0 Ingress Maximum Frame Length - This field determines the maximum length of a received frame. The reset value is 1518 (dec). Frames with byte counts greater than p0_fh_maxlen are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames. The maximum value is 9604 (including VLAN) when the CPSW is configured with 1 = 4. When 1 = 1 the maximum value is 2024 (including VLAN).

5.1.2.106 CPSW_NC_CPPI_P0_TH_BLKs_PRI_REG Register

5.1.2.106.1 CPSW_NC_CPPI_P0_TH_BLKs_PRI_REG Register (Offset = 28h) [reset = 1245678h]

CPPI Port 0 Transmit Block Sub Per Priority

Return to [Summary Table](#)

Table 5-212. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h

Figure 5-106. CPSW_NC_CPPI_P0_TH_BLKs_PRI_REG Name Register

31	30	29	28	27	26	25	24
PRI7				PRI6			
R/W				R/W			
0h				1h			
23	22	21	20	19	18	17	16
PRI5				PRI4			
R/W				R/W			
2h				4h			
15	14	13	12	11	10	9	8
PRI3				PRI2			
R/W				R/W			
5h				6h			
7	6	5	4	3	2	1	0
PRI1				PRI0			
R/W				R/W			
7h				8h			

Table 5-213. CPSW_NC_CPPI_P0_TH_BLKs_PRI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PRI7	R/W	0h	Priority 7 Port Transmit Blocks
27:24	PRI6	R/W	1h	Priority 6 Port Transmit Blocks
23:20	PRI5	R/W	2h	Priority 5 Port Transmit Blocks
19:16	PRI4	R/W	4h	Priority 4 Port Transmit Blocks
15:12	PRI3	R/W	5h	Priority 3 Port Transmit Blocks
11:8	PRI2	R/W	6h	Priority 2 Port Transmit Blocks
7:4	PRI1	R/W	7h	Priority 1 Port Transmit Blocks
3:0	PRI0	R/W	8h	Priority 0 Port Transmit Blocks

5.1.2.107 CPSW_NC_CPPI_P0_IDLE2LPI_REG Register
5.1.2.107.1 CPSW_NC_CPPI_P0_IDLE2LPI_REG Register (Offset = 30h) [reset = 0h]

Port 0 EEE Idle to LPI counter

 Return to [Summary Table](#)
Table 5-214. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h

Figure 5-107. CPSW_NC_CPPI_P0_IDLE2LPI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-215. CPSW_NC_CPPI_P0_IDLE2LPI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R/W	0h	Port 0 EEE Idle to LPI counter load value - After CLKSTOP_REQ is asserted, this value is loaded into the port 0 idle to LPI counter on each clock that the port 0 transmit is not idle. Port 0 enters the transmit LPI state when this counter decrements to zero. This counter decrements each time the EEE prescale counter decrements to zero.

5.1.2.108 CPSW_NC_CPPI_P0_LPI2WAKE_REG Register

5.1.2.108.1 CPSW_NC_CPPI_P0_LPI2WAKE_REG Register (Offset = 34h) [reset = 0h]

Port 0 EEE LPI to wake counter

Return to [Summary Table](#)

Table 5-216. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-108. CPSW_NC_CPPI_P0_LPI2WAKE_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-217. CPSW_NC_CPPI_P0_LPI2WAKE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R/W	0h	Port 0 EEE LPI to wake counter load value - When the port is in the transmit LPI state and the CLKSTOP_REQ signal is deasserted, this value is loaded into the port 0 LPI to wake counter. Transmit packet operations may begin (resume) when the LPI to wake count decrements to zero (on the pre-scale count). This is the time that the CPDMA transmit must wait before transmit (switch ingress) packet operations begin (resume after wakeup).

5.1.2.109 CPSW_NC_CPPI_P0_EEE_STATUS_REG Register

5.1.2.109.1 CPSW_NC_CPPI_P0_EEE_STATUS_REG Register (Offset = 38h) [reset = 60h]

Port 0 EEE status

Return to [Summary Table](#)

Table 5-218. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h

Figure 5-109. CPSW_NC_CPPI_P0_EEE_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TH_FIFO_EMPTY	FH_FIFO_EMPTY	TH_FIFO_HOLD	TH_WAKE	TH_LPI	FH_LPI	WAIT_IDLE2LPI
NONE	R	R	R	R	R	R	R
0h	1h	1h	0h	0h	0h	0h	0h

Table 5-219. CPSW_NC_CPPI_P0_EEE_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TH_FIFO_EMPTY	R	1h	CPPI port 0 transmit FIFO (switch egress) is empty - contains no packets
5	FH_FIFO_EMPTY	R	1h	CPPI port 0 receive FIFO (switch ingress) is empty - contains no packets
4	TH_FIFO_HOLD	R	0h	CPPI port 0 transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time
3	TH_WAKE	R	0h	CPPI port 0 transmit wakeup - asserted in the transmit LPI2WAKE count time
2	TH_LPI	R	0h	CPPI port 0 transmit LPI state - asserted when the port 0 transmit is in the LPI state
1	FH_LPI	R	0h	CPPI port 0 receive LPI state - asserted when the port 0 receive is in the LPI state
0	WAIT_IDLE2LPI	R	0h	CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time

5.1.2.110 CPSW_NC_CPPI_P0_FIFO_STATUS_REG Register

5.1.2.110.1 CPSW_NC_CPPI_P0_FIFO_STATUS_REG Register (Offset = 50h) [reset = 0h]

Port 0 FIFO Status

Return to [Summary Table](#)

Table 5-220. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h

Figure 5-110. CPSW_NC_CPPI_P0_FIFO_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH_PRI_ACTIVE							
R							
0h							

Table 5-221. CPSW_NC_CPPI_P0_FIFO_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH_PRI_ACTIVE	R	0h	Port 0 Transmit FIFO Priority Active. Each bit indicates whether the corresponding FIFO priority has one or more queued packets on it or not. note: for N=2 this field is always zero (there is no transmit FIFO).

5.1.2.111 CPSW_NC_CPPI_FH_DSCP_MAP_REG_J Register

5.1.2.111.1 CPSW_NC_CPPI_FH_DSCP_MAP_REG_J Register (Offset = 120h) [reset = 0h]

CPPI Receive IPV4/IPV6 DSCP Map N

Return to [Summary Table](#)**Table 5-222. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0120h + formula

Figure 5-111. CPSW_NC_CPPI_FH_DSCP_MAP_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED		PRI7		RESERVED		PRI6	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	
23	22	21	20	19	18	17	16
RESERVED		PRI5		RESERVED		PRI4	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	
15	14	13	12	11	10	9	8
RESERVED		PRI3		RESERVED		PRI2	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED		PRI1		RESERVED		PRI0	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	

Table 5-223. CPSW_NC_CPPI_FH_DSCP_MAP_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	PRI7	R/W	0h	A DSCP IPV4/V6 packet TOS 7 is mapped to this received priority
27	RESERVED	NONE	0h	Reserved
26:24	PRI6	R/W	0h	A DSCP IPV4/V6 packet TOS 6 is mapped to this received priority
23	RESERVED	NONE	0h	Reserved
22:20	PRI5	R/W	0h	A DSCP IPV4/V6 packet TOS 5 is mapped to this received priority
19	RESERVED	NONE	0h	Reserved
18:16	PRI4	R/W	0h	A DSCP IPV4/V6 packet TOS 4 is mapped to this received priority
15	RESERVED	NONE	0h	Reserved
14:12	PRI3	R/W	0h	A DSCP IPV4/V6 packet TOS 3 is mapped to this received priority
11	RESERVED	NONE	0h	Reserved
10:8	PRI2	R/W	0h	A DSCP IPV4/V6 packet TOS 2 is mapped to this received priority
7	RESERVED	NONE	0h	Reserved
6:4	PRI1	R/W	0h	A DSCP IPV4/V6 packet TOS 1 is mapped to this received priority
3	RESERVED	NONE	0h	Reserved
2:0	PRI0	R/W	0h	A DSCP IPV4/V6 packet TOS 0 is mapped to this received priority

5.1.2.112 CPSW_NC_CPPI_P0_PRI_CIR_REG_J Register

5.1.2.112.1 CPSW_NC_CPPI_P0_PRI_CIR_REG_J Register (Offset = 140h) [reset = 0h]

CPPI Port 0 Rx Priority P Committed Information Rate

Return to [Summary Table](#)

Table 5-224. Instance Table

Instance Name	Physical Address
CPSW0	5280 0140h + formula

Figure 5-112. CPSW_NC_CPPI_P0_PRI_CIR_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI_CIR			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
PRI_CIR				PRI_CIR			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRI_CIR				PRI_CIR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRI_CIR				PRI_CIR			
R/W				R/W			
0h				0h			

Table 5-225. CPSW_NC_CPPI_P0_PRI_CIR_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:0	PRI_CIR	R/W	0h	Priority N Committed Information Rate

5.1.2.113 CPSW_NC_CPPI_P0_PRI_EIR_REG_J Register
5.1.2.113.1 CPSW_NC_CPPI_P0_PRI_EIR_REG_J Register (Offset = 160h) [reset = 0h]

CPPI Port 0 Rx Priority P Excess Information Rate

 Return to [Summary Table](#)
Table 5-226. Instance Table

Instance Name	Physical Address
CPSW0	5280 0160h + formula

Figure 5-113. CPSW_NC_CPPI_P0_PRI_EIR_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI_EIR			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
PRI_EIR				PRI_EIR			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRI_EIR				PRI_EIR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRI_EIR				PRI_EIR			
R/W				R/W			
0h				0h			

Table 5-227. CPSW_NC_CPPI_P0_PRI_EIR_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:0	PRI_EIR	R/W	0h	Priority N Excess Information Rate

5.1.2.114 CPSW_NC_CPPI_P0_TH_D_THRESH_SET_L_REG Register

5.1.2.114.1 CPSW_NC_CPPI_P0_TH_D_THRESH_SET_L_REG Register (Offset = 180h) [reset = 1F1F1F1Fh]

CPPI Port 0 Tx PFC Destination Threshold Set Low

Return to [Summary Table](#)

Table 5-228. Instance Table

Instance Name	Physical Address
CPSW0	5280 0180h

Figure 5-114. CPSW_NC_CPPI_P0_TH_D_THRESH_SET_L_REG Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI3				
NONE			R/W				
0h			1Fh				
23	22	21	20	19	18	17	16
RESERVED			PRI2				
NONE			R/W				
0h			1Fh				
15	14	13	12	11	10	9	8
RESERVED			PRI1				
NONE			R/W				
0h			1Fh				
7	6	5	4	3	2	1	0
RESERVED			PRI0				
NONE			R/W				
0h			1Fh				

Table 5-229. CPSW_NC_CPPI_P0_TH_D_THRESH_SET_L_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 0

5.1.2.115 CPSW_NC_CPPI_P0_TH_D_THRESH_SET_H_REG Register

5.1.2.115.1 CPSW_NC_CPPI_P0_TH_D_THRESH_SET_H_REG Register (Offset = 184h) [reset = 1F1F1F1Fh]

CPPI Port 0 Tx PFC Destination Threshold Set High

Return to [Summary Table](#)

Table 5-230. Instance Table

Instance Name	Physical Address
CPSW0	5280 0184h

Figure 5-115. CPSW_NC_CPPI_P0_TH_D_THRESH_SET_H_REG Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI7				
NONE			R/W				
0h			1Fh				
23	22	21	20	19	18	17	16
RESERVED			PRI6				
NONE			R/W				
0h			1Fh				
15	14	13	12	11	10	9	8
RESERVED			PRI5				
NONE			R/W				
0h			1Fh				
7	6	5	4	3	2	1	0
RESERVED			PRI4				
NONE			R/W				
0h			1Fh				

Table 5-231. CPSW_NC_CPPI_P0_TH_D_THRESH_SET_H_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 4

5.1.2.116 CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_L_REG Register

5.1.2.116.1 CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_L_REG Register (Offset = 188h) [reset = 0h]

CPPI Port 0 Tx PFC Destination Threshold Clr Low

Return to [Summary Table](#)

Table 5-232. Instance Table

Instance Name	Physical Address
CPSW0	5280 0188h

Figure 5-116. CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_L_REG Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI3				
NONE			R/W				
0h			0h				
23	22	21	20	19	18	17	16
RESERVED			PRI2				
NONE			R/W				
0h			0h				
15	14	13	12	11	10	9	8
RESERVED			PRI1				
NONE			R/W				
0h			0h				
7	6	5	4	3	2	1	0
RESERVED			PRI0				
NONE			R/W				
0h			0h				

Table 5-233. CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_L_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 0

5.1.2.117 CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_H_REG Register

5.1.2.117.1 CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_H_REG Register (Offset = 18Ch) [reset = 0h]

CPPI Port 0 Tx PFC Destination Threshold Clr High

Return to [Summary Table](#)

Table 5-234. Instance Table

Instance Name	Physical Address
CPSW0	5280 018Ch

Figure 5-117. CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_H_REG Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI7				
NONE			R/W				
0h			0h				
23	22	21	20	19	18	17	16
RESERVED			PRI6				
NONE			R/W				
0h			0h				
15	14	13	12	11	10	9	8
RESERVED			PRI5				
NONE			R/W				
0h			0h				
7	6	5	4	3	2	1	0
RESERVED			PRI4				
NONE			R/W				
0h			0h				

Table 5-235. CPSW_NC_CPPI_P0_TH_D_THRESH_CLR_H_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 4

5.1.2.118 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_L_REG Register

5.1.2.118.1 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_L_REG Register (Offset = 190h) [reset = 1F1F1F1Fh]

CPPI Port 0 Tx PFC Global Buffer Threshold Set Low

Return to [Summary Table](#)

Table 5-236. Instance Table

Instance Name	Physical Address
CPSW0	5280 0190h

Figure 5-118. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_L_REG Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI3			
NONE				R/W			
0h				1Fh			
23	22	21	20	19	18	17	16
RESERVED				PRI2			
NONE				R/W			
0h				1Fh			
15	14	13	12	11	10	9	8
RESERVED				PRI1			
NONE				R/W			
0h				1Fh			
7	6	5	4	3	2	1	0
RESERVED				PRI0			
NONE				R/W			
0h				1Fh			

Table 5-237. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_L_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 0

5.1.2.119 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_H_REG Register

5.1.2.119.1 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_H_REG Register (Offset = 194h) [reset = 1F1F1F1Fh]

CPPI Port 0 Tx PFC Global Buffer Threshold Set High

Return to [Summary Table](#)

Table 5-238. Instance Table

Instance Name	Physical Address
CPSW0	5280 0194h

Figure 5-119. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_H_REG Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI7				
NONE			R/W				
0h			1Fh				
23	22	21	20	19	18	17	16
RESERVED			PRI6				
NONE			R/W				
0h			1Fh				
15	14	13	12	11	10	9	8
RESERVED			PRI5				
NONE			R/W				
0h			1Fh				
7	6	5	4	3	2	1	0
RESERVED			PRI4				
NONE			R/W				
0h			1Fh				

Table 5-239. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_SET_H_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 4

5.1.2.120 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_L_REG Register

5.1.2.120.1 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_L_REG Register (Offset = 198h) [reset = 0h]

CPPI Port 0 Tx PFC Global Buffer Threshold Clr Low

Return to [Summary Table](#)

Table 5-240. Instance Table

Instance Name	Physical Address
CPSW0	5280 0198h

Figure 5-120. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_L_REG Name Register

31	30	29	28	27	26	25	24
RESERVED						PRI3	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED						PRI2	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED						PRI1	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						PRI0	
NONE						R/W	
0h						0h	

Table 5-241. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_L_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 0

5.1.2.121 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_H_REG Register

5.1.2.121.1 CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_H_REG Register (Offset = 19Ch) [reset = 0h]

CPPI Port 0 Tx PFC Global Buffer Threshold Clr High

Return to [Summary Table](#)

Table 5-242. Instance Table

Instance Name	Physical Address
CPSW0	5280 019Ch

Figure 5-121. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_H_REG Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI7			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				PRI6			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				PRI5			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				PRI4			
NONE				R/W			
0h				0h			

Table 5-243. CPSW_NC_CPPI_P0_TH_G_BUF_THRESH_CLR_H_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 4

5.1.2.122 CPSW_NC_CPPI_P0_SRC_ID_A_REG Register

5.1.2.122.1 CPSW_NC_CPPI_P0_SRC_ID_A_REG Register (Offset = 300h) [reset = 4030201h]

CPPI Port 0 CPPI Source ID A

Return to [Summary Table](#)

Table 5-244. Instance Table

Instance Name	Physical Address
CPSW0	5280 0300h

Figure 5-122. CPSW_NC_CPPI_P0_SRC_ID_A_REG Name Register

31	30	29	28	27	26	25	24
PORT4							
R/W							
4h							
23	22	21	20	19	18	17	16
PORT3							
R/W							
3h							
15	14	13	12	11	10	9	8
PORT2							
R/W							
2h							
7	6	5	4	3	2	1	0
PORT1							
R/W							
1h							

Table 5-245. CPSW_NC_CPPI_P0_SRC_ID_A_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PORT4	R/W	4h	Port 4 CPPI Info Word0 Source ID Value
23:16	PORT3	R/W	3h	Port 3 CPPI Info Word0 Source ID Value
15:8	PORT2	R/W	2h	Port 2 CPPI Info Word0 Source ID Value
7:0	PORT1	R/W	1h	Port 1 CPPI Info Word0 Source ID Value

5.1.2.123 CPSW_NC_CPPI_P0_SRC_ID_B_REG Register
5.1.2.123.1 CPSW_NC_CPPI_P0_SRC_ID_B_REG Register (Offset = 304h) [reset = 8070605h]

CPPI Port 0 CPPI Source ID B

 Return to [Summary Table](#)
Table 5-246. Instance Table

Instance Name	Physical Address
CPSW0	5280 0304h

Figure 5-123. CPSW_NC_CPPI_P0_SRC_ID_B_REG Name Register

31	30	29	28	27	26	25	24
PORT8							
R/W							
8h							
23	22	21	20	19	18	17	16
PORT7							
R/W							
7h							
15	14	13	12	11	10	9	8
PORT6							
R/W							
6h							
7	6	5	4	3	2	1	0
PORT5							
R/W							
5h							

Table 5-247. CPSW_NC_CPPI_P0_SRC_ID_B_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	PORT8	R/W	8h	Port 8 CPPI Info Word0 Source ID Value
23:16	PORT7	R/W	7h	Port 7 CPPI Info Word0 Source ID Value
15:8	PORT6	R/W	6h	Port 6 CPPI Info Word0 Source ID Value
7:0	PORT5	R/W	5h	Port 5 CPPI Info Word0 Source ID Value

5.1.2.124 CPSW_NC_CPPI_P0_HOST_BLKs_PRI_REG Register

5.1.2.124.1 CPSW_NC_CPPI_P0_HOST_BLKs_PRI_REG Register (Offset = 320h) [reset = 0h]

CPPI Port 0 Host Blocks Priority

Return to [Summary Table](#)

Table 5-248. Instance Table

Instance Name	Physical Address
CPSW0	5280 0320h

Figure 5-124. CPSW_NC_CPPI_P0_HOST_BLKs_PRI_REG Name Register

31	30	29	28	27	26	25	24
PRI7				PRI6			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
PRI5				PRI4			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRI3				PRI2			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRI1				PRI0			
R/W				R/W			
0h				0h			

Table 5-249. CPSW_NC_CPPI_P0_HOST_BLKs_PRI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PRI7	R/W	0h	Priority 7 Host Blocks
27:24	PRI6	R/W	0h	Priority 6 Host Blocks
23:20	PRI5	R/W	0h	Priority 5 Host Blocks
19:16	PRI4	R/W	0h	Priority 4 Host Blocks
15:12	PRI3	R/W	0h	Priority 3 Host Blocks
11:8	PRI2	R/W	0h	Priority 2 Host Blocks
7:4	PRI1	R/W	0h	Priority 1 Host Blocks
3:0	PRI0	R/W	0h	Priority 0 Host Blocks

5.1.2.125 CPSW_NC_ETH_MAC_PN_CONTROL_REG_J Register

5.1.2.125.1 CPSW_NC_ETH_MAC_PN_CONTROL_REG_J Register (Offset = 4h) [reset = 0h]

Enet Port N Control

Return to [Summary Table](#)

Table 5-250. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h + formula

Figure 5-125. CPSW_NC_ETH_MAC_PN_CONTROL_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						EST_PORT_EN	IET_PORT_EN
NONE						R/W	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
RX_ECC_ERR_EN	TX_ECC_ERR_EN	TX_CUT_IET_HOLD_DIS	TX_LPI_CLKST_OP_EN	RESERVED			
R/W	R/W	R/W	R/W	NONE			
0h	0h	0h	0h	0h			
7	6	5	4	3	2	1	0
RESERVED					DSCP_IPV6_EN	DSCP_IPV4_EN	RESERVED
NONE					R/W	R/W	NONE
0h					0h	0h	0h

Table 5-251. CPSW_NC_ETH_MAC_PN_CONTROL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED	NONE	0h	Reserved
17	EST_PORT_EN	R/W	0h	EST Port Enable 0 - EST is disabled on the port. 1 - EST is enabled on the port (Does not take effect until the CPSW level est_en is set).
16	IET_PORT_EN	R/W	0h	IET Port Enable 0 - IET is disabled on the port 1 - IET is enabled on the port (Does not take effect until CPSW level iet_en is set).
15	RX_ECC_ERR_EN	R/W	0h	This bit must be set to enable receive ECC error operations on the port.
14	TX_ECC_ERR_EN	R/W	0h	This bit must be set to enable transmit ECC error operations on the port.
13	TX_CUT_IET_HOLD_DIS	R/W	0h	Port N transmit IET hold due to cut-thru disable 0 - Cut-thru packets to the port will cause preemptable traffic to be preempted as early as possible minimizing cut-thru latency. 1 - Cut-thru packets to the port will be preempted as usual by the express MAC. Included when iet_incl = 1 and cut_incl = 1.
12	TX_LPI_CLKSTOP_EN	R/W	0h	Transmit LPI Clock Stop Enable - When set this bit causes the transmit output clock (GMII_GMTCLK_O) to be stopped when the transmit LPI state is entered if EEE is enabled.
11:3	RESERVED	NONE	0h	Reserved

Table 5-251. CPSW_NC_ETH_MAC_PN_CONTROL_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	DSCP_IPV6_EN	R/W	0h	IPv6 DSCP enable 0 - Ipv6 DSCP priority mapping is disabled. 1 - Ipv6 DSCP priority mapping is enabled.
1	DSCP_IPV4_EN	R/W	0h	IPv4 DSCP enable 0 - Ipv4 DSCP priority mapping is disabled. 1 - Ipv4 DSCP priority mapping is enabled.
0	RESERVED	NONE	0h	Reserved

5.1.2.126 CPSW_NC_ETH_MAC_PN_MAX_BLKs_REG_J Register

5.1.2.126.1 CPSW_NC_ETH_MAC_PN_MAX_BLKs_REG_J Register (Offset = 8h) [reset = 1004h]

Enet Port N FIFO Max Blocks

Return to [Summary Table](#)

Table 5-252. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h + formula

Figure 5-126. CPSW_NC_ETH_MAC_PN_MAX_BLKs_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TX_MAX_BLKs							
R/W							
10h							
7	6	5	4	3	2	1	0
RX_MAX_BLKs							
R/W							
4h							

Table 5-253. CPSW_NC_ETH_MAC_PN_MAX_BLKs_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	TX_MAX_BLKs	R/W	10h	Transmit Max Blocks - The maximum number of blocks allowed on all transmit FIFO priorities combined. If (fifo_oneram = 1) then blocks should be moved from transmit to receive when flow control is enabled to allow for flow control runout.
7:0	RX_MAX_BLKs	R/W	4h	Receive Max Blocks - The maximum number of blocks allowed on the express and preempt receive FIFOs (transmit and receive FIFOs combined when fifo_oneram = 1)

5.1.2.127 CPSW_NC_ETH_MAC_PN_BLK_CNT_REG_J Register

5.1.2.127.1 CPSW_NC_ETH_MAC_PN_BLK_CNT_REG_J Register (Offset = 10h) [reset = 1h]

Enet Port N FIFO Block Usage Count

Return to [Summary Table](#)

Table 5-254. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h + formula

Figure 5-127. CPSW_NC_ETH_MAC_PN_BLK_CNT_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED		RX_BLK_CNT_P					
NONE		R					
0h		0h					
15	14	13	12	11	10	9	8
RESERVED			TX_BLK_CNT				
NONE			R				
0h			0h				
7	6	5	4	3	2	1	0
RESERVED		RX_BLK_CNT_E					
NONE		R					
0h		1h					

Table 5-255. CPSW_NC_ETH_MAC_PN_BLK_CNT_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	RESERVED	NONE	0h	Reserved
21:16	RX_BLK_CNT_P	R	0h	Receive Express Block Count Usage - This value is the number of blocks allocated to the port FIFO preempt receive queue. No blocks are allocated until the iet_en in the CPSW_Control register is set.
15:13	RESERVED	NONE	0h	Reserved
12:8	TX_BLK_CNT	R	0h	Transmit Block Count Usage - This value is the number of blocks allocated to the port FIFO logical transmit queues.
7:6	RESERVED	NONE	0h	Reserved
5:0	RX_BLK_CNT_E	R	1h	Receive Express Block Count Usage - This value is the number of blocks allocated to the ports FIFO express receive queue.

5.1.2.128 CPSW_NC_ETH_MAC_PN_PORT_VLAN_REG_J Register

5.1.2.128.1 CPSW_NC_ETH_MAC_PN_PORT_VLAN_REG_J Register (Offset = 14h) [reset = 0h]

Enet Port N VLAN

Return to [Summary Table](#)

Table 5-256. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h + formula

Figure 5-128. CPSW_NC_ETH_MAC_PN_PORT_VLAN_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PORT_PRI			PORT_CFI	PORT_VID			
R/W			R/W	R/W			
0h			0h	0h			
7	6	5	4	3	2	1	0
PORT_VID							
R/W							
0h							

Table 5-257. CPSW_NC_ETH_MAC_PN_PORT_VLAN_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:13	PORT_PRI	R/W	0h	Port VLAN Priority
12	PORT_CFI	R/W	0h	Port CFI bit
11:0	PORT_VID	R/W	0h	Port VLAN ID

5.1.2.129 CPSW_NC_ETH_MAC_PN_TX_PRI_MAP_REG_J Register

5.1.2.129.1 CPSW_NC_ETH_MAC_PN_TX_PRI_MAP_REG_J Register (Offset = 18h) [reset = 76543210h]

Enet Port N Tx Header Pri to Switch Pri Mapping

Return to [Summary Table](#)

Table 5-258. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h + formula

Figure 5-129. CPSW_NC_ETH_MAC_PN_TX_PRI_MAP_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED		PRI7		RESERVED		PRI6	
NONE		R/W		NONE		R/W	
0h		7h		0h		6h	
23	22	21	20	19	18	17	16
RESERVED		PRI5		RESERVED		PRI4	
NONE		R/W		NONE		R/W	
0h		5h		0h		4h	
15	14	13	12	11	10	9	8
RESERVED		PRI3		RESERVED		PRI2	
NONE		R/W		NONE		R/W	
0h		3h		0h		2h	
7	6	5	4	3	2	1	0
RESERVED		PRI1		RESERVED		PRI0	
NONE		R/W		NONE		R/W	
0h		1h		0h		0h	

Table 5-259. CPSW_NC_ETH_MAC_PN_TX_PRI_MAP_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	PRI7	R/W	7h	Priority 7 - A packet header priority of 0x7 is given this switch queue priority.
27	RESERVED	NONE	0h	Reserved
26:24	PRI6	R/W	6h	Priority 6 - A packet header priority of 0x6 is given this switch queue priority.
23	RESERVED	NONE	0h	Reserved
22:20	PRI5	R/W	5h	Priority 5 - A packet header priority of 0x5 is given this switch queue priority.
19	RESERVED	NONE	0h	Reserved
18:16	PRI4	R/W	4h	Priority 4 - A packet header priority of 0x4 is given this switch queue priority.
15	RESERVED	NONE	0h	Reserved
14:12	PRI3	R/W	3h	Priority 3 - A packet header priority of 0x3 is given this switch queue priority.
11	RESERVED	NONE	0h	Reserved
10:8	PRI2	R/W	2h	Priority 2 - A packet header priority of 0x2 is given this switch queue priority.
7	RESERVED	NONE	0h	Reserved
6:4	PRI1	R/W	1h	Priority 1 - A packet header priority of 0x1 is given this switch queue priority.
3	RESERVED	NONE	0h	Reserved

Table 5-259. CPSW_NC_ETH_MAC_PN_TX_PRI_MAP_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	PRI0	R/W	0h	Priority 0 - A packet header priority of 0x0 is given this switch queue priority.

5.1.2.130 CPSW_NC_ETH_MAC_PN_PRI_CTL_REG_J Register

5.1.2.130.1 CPSW_NC_ETH_MAC_PN_PRI_CTL_REG_J Register (Offset = 1Ch) [reset = 9000h]

Enet Port N Priority Control

Return to [Summary Table](#)

Table 5-260. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch + formula

Figure 5-130. CPSW_NC_ETH_MAC_PN_PRI_CTL_REG_J Name Register

31	30	29	28	27	26	25	24
TX_FLOW_PRI							
R/W							
0h							
23	22	21	20	19	18	17	16
RX_FLOW_PRI							
R/W							
0h							
15	14	13	12	11	10	9	8
TX_HOST_BLKs_REM				RESERVED			
R/W				NONE			
9h				0h			
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-261. CPSW_NC_ETH_MAC_PN_PRI_CTL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	TX_FLOW_PRI	R/W	0h	Transmit Priority Based Flow Control Enable (per priority)
23:16	RX_FLOW_PRI	R/W	0h	Receive Priority Based Flow Control Enable (per priority)
15:12	TX_HOST_BLKs_REM	R/W	9h	Transmit FIFO Blocks that must be free before a non rate-limited CPPI Port 0 receive thread can begin sending a packet
11:0	RESERVED	NONE	0h	Reserved

5.1.2.131 CPSW_NC_ETH_MAC_PN_RX_PRI_MAP_REG_J Register

5.1.2.131.1 CPSW_NC_ETH_MAC_PN_RX_PRI_MAP_REG_J Register (Offset = 20h) [reset = 76543210h]

Enet Port N RX Pkt Pri to Header Pri Map

Return to [Summary Table](#)

Table 5-262. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h + formula

Figure 5-131. CPSW_NC_ETH_MAC_PN_RX_PRI_MAP_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED		PRI7		RESERVED		PRI6	
NONE		R/W		NONE		R/W	
0h		7h		0h		6h	
23	22	21	20	19	18	17	16
RESERVED		PRI5		RESERVED		PRI4	
NONE		R/W		NONE		R/W	
0h		5h		0h		4h	
15	14	13	12	11	10	9	8
RESERVED		PRI3		RESERVED		PRI2	
NONE		R/W		NONE		R/W	
0h		3h		0h		2h	
7	6	5	4	3	2	1	0
RESERVED		PRI1		RESERVED		PRI0	
NONE		R/W		NONE		R/W	
0h		1h		0h		0h	

Table 5-263. CPSW_NC_ETH_MAC_PN_RX_PRI_MAP_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	PRI7	R/W	7h	Priority 7 - A packet priority of 7 is mapped (changed) to this header packet priority.
27	RESERVED	NONE	0h	Reserved
26:24	PRI6	R/W	6h	Priority 6 - A packet priority of 6 is mapped (changed) to this header packet priority.
23	RESERVED	NONE	0h	Reserved
22:20	PRI5	R/W	5h	Priority 5 - A packet priority of 5 is mapped (changed) to this header packet priority.
19	RESERVED	NONE	0h	Reserved
18:16	PRI4	R/W	4h	Priority 4 - A packet priority of 4 is mapped (changed) to this header packet priority.
15	RESERVED	NONE	0h	Reserved
14:12	PRI3	R/W	3h	Priority 3 - A packet priority of 3 is mapped (changed) to this header packet priority.
11	RESERVED	NONE	0h	Reserved
10:8	PRI2	R/W	2h	Priority 2 - A packet priority of 2 is mapped (changed) to this header packet priority.
7	RESERVED	NONE	0h	Reserved
6:4	PRI1	R/W	1h	Priority 1 - A packet priority of 1 is mapped (changed) to this header packet priority.
3	RESERVED	NONE	0h	Reserved

Table 5-263. CPSW_NC_ETH_MAC_PN_RX_PRI_MAP_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	PRI0	R/W	0h	Priority 0 - A packet priority of 0 is mapped (changed) to this header packet priority.

5.1.2.132 CPSW_NC_ETH_MAC_PN_RX_MAXLEN_REG_J Register

5.1.2.132.1 CPSW_NC_ETH_MAC_PN_RX_MAXLEN_REG_J Register (Offset = 24h) [reset = 5EEh]

Enet Port N Receive Frame Max Length

Return to [Summary Table](#)

Table 5-264. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h + formula

Figure 5-132. CPSW_NC_ETH_MAC_PN_RX_MAXLEN_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				RX_MAXLEN			
NONE				R/W			
0h				5EEh			
7	6	5	4	3	2	1	0
RX_MAXLEN							
R/W							
5EEh							

Table 5-265. CPSW_NC_ETH_MAC_PN_RX_MAXLEN_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	NONE	0h	Reserved
13:0	RX_MAXLEN	R/W	5EEh	RX Maximum Frame Length - This field determines the maximum length of a received frame. The reset value is 1518 (dec). Frames with byte counts greater than pn_rx_maxlen are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames. The maximum value is 2024 (including VLAN).

5.1.2.133 CPSW_NC_ETH_MAC_PN_TX_BLKs_PRI_REG_J Register

5.1.2.133.1 CPSW_NC_ETH_MAC_PN_TX_BLKs_PRI_REG_J Register (Offset = 28h) [reset = 1245678h]

Enet Port N Transmit Block Sub Per Priority

Return to [Summary Table](#)

Table 5-266. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h + formula

Figure 5-133. CPSW_NC_ETH_MAC_PN_TX_BLKs_PRI_REG_J Name Register

31	30	29	28	27	26	25	24
PRI7				PRI6			
R/W				R/W			
0h				1h			
23	22	21	20	19	18	17	16
PRI5				PRI4			
R/W				R/W			
2h				4h			
15	14	13	12	11	10	9	8
PRI3				PRI2			
R/W				R/W			
5h				6h			
7	6	5	4	3	2	1	0
PRI1				PRI0			
R/W				R/W			
7h				8h			

Table 5-267. CPSW_NC_ETH_MAC_PN_TX_BLKs_PRI_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PRI7	R/W	0h	Transmit Blocks Per Priority 7 (subtract value)
27:24	PRI6	R/W	1h	Transmit Blocks Per Priority 6 (subtract value)
23:20	PRI5	R/W	2h	Transmit Blocks Per Priority 5 (subtract value)
19:16	PRI4	R/W	4h	Transmit Blocks Per Priority 4 (subtract value)
15:12	PRI3	R/W	5h	Transmit Blocks Per Priority 3 (subtract value)
11:8	PRI2	R/W	6h	Transmit Blocks Per Priority 2 (subtract value)
7:4	PRI1	R/W	7h	Transmit Blocks Per Priority 1 (subtract value)
3:0	PRI0	R/W	8h	Transmit Blocks Per Priority 0 (subtract value)

5.1.2.134 CPSW_NC_ETH_MAC_PN_IDLE2LPI_REG_J Register

5.1.2.134.1 CPSW_NC_ETH_MAC_PN_IDLE2LPI_REG_J Register (Offset = 30h) [reset = 0h]

Enet Port N EEE Idle to LPI counter

Return to [Summary Table](#)

Table 5-268. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h + formula

Figure 5-134. CPSW_NC_ETH_MAC_PN_IDLE2LPI_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-269. CPSW_NC_ETH_MAC_PN_IDLE2LPI_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R/W	0h	EEE Idle to LPI counter load value - After CLKSTOP_REQ is asserted, this value is loaded into the port idle to LPI counter on each clock that the port transmit is not idle. The port enters the transmit LPI state when this counter decrements to zero. This counter decrements each time the EEE prescale counter decrements to zero.

5.1.2.135 CPSW_NC_ETH_MAC_PN_LPI2WAKE_REG_J Register

5.1.2.135.1 CPSW_NC_ETH_MAC_PN_LPI2WAKE_REG_J Register (Offset = 34h) [reset = 0h]

Enet Port N EEE LPI to wake counter

Return to [Summary Table](#)

Table 5-270. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h + formula

Figure 5-135. CPSW_NC_ETH_MAC_PN_LPI2WAKE_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-271. CPSW_NC_ETH_MAC_PN_LPI2WAKE_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R/W	0h	EEE LPI to wake counter load value - When the port is in the transmit LPI state and the CLKSTOP_REQ signal is deasserted, this value is loaded into the LPI to wake counter. Transmit packet operations may begin (resume) when the LPI to wake count decrements to zero (on the pre-scale count). This is the time that the transmit must wait before transmit packet operations resume after wakeup.

5.1.2.136 CPSW_NC_ETH_MAC_PN_EEE_STATUS_REG_J Register

5.1.2.136.1 CPSW_NC_ETH_MAC_PN_EEE_STATUS_REG_J Register (Offset = 38h) [reset = 62h]

Enet Port N EEE status

Return to [Summary Table](#)

Table 5-272. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h + formula

Figure 5-136. CPSW_NC_ETH_MAC_PN_EEE_STATUS_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TX_FIFO_EMPTY	RX_FIFO_EMPTY	TX_FIFO_HOLD	TX_WAKE	TX_LPI	RX_LPI	WAIT_IDLE2LPI
NONE	R	R	R	R	R	R	R
0h	1h	1h	0h	0h	0h	1h	0h

Table 5-273. CPSW_NC_ETH_MAC_PN_EEE_STATUS_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TX_FIFO_EMPTY	R	1h	Transmit FIFO (switch egress) is empty - contains no packets
5	RX_FIFO_EMPTY	R	1h	Receive FIFO (switch ingress) is empty - contains no packets
4	TX_FIFO_HOLD	R	0h	Transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time
3	TX_WAKE	R	0h	Transmit wakeup - asserted in the transmit LPI2WAKE count time
2	TX_LPI	R	0h	Transmit LPI state - asserted when the port 0 transmit is in the LPI state
1	RX_LPI	R	1h	Receive LPI state - asserted when the port 0 receive is in the LPI state
0	WAIT_IDLE2LPI	R	0h	CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time

5.1.2.137 CPSW_NC_ETH_MAC_PN_IET_CONTROL_REG_J Register

5.1.2.137.1 CPSW_NC_ETH_MAC_PN_IET_CONTROL_REG_J Register (Offset = 40h) [reset = 8h]

Enet Port N IET Control

Return to [Summary Table](#)

Table 5-274. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h + formula

Figure 5-137. CPSW_NC_ETH_MAC_PN_IET_CONTROL_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
MAC_PREMPT							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				MAC_ADDFRAGSIZE			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				MAC_LINKFAIL	MAC_DISABLEVERIFY	MAC_HOLD	MAC_PENABLE
NONE				R/W	R/W	R/W	R/W
0h				1h	0h	0h	0h

Table 5-275. CPSW_NC_ETH_MAC_PN_IET_CONTROL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	MAC_PREMPT	R/W	0h	Mac Prempt Queue - Indicates which transmit FIFO queues are sent to the preempt MAC. Bit 0 indicates queue zero, bit 1 queue 1 and so on. Packets will be sent to the preempt MAC only when pn_mac_penable is set, and when mac_verified (from Enet_Pn_IET_Status) or pn_mac_disableverify is set, and when pn_iet_port_en is set.
15:11	RESERVED	NONE	0h	Reserved
10:8	MAC_ADDFRAGSIZE	R/W	0h	Mac Fragment Size - An integer in the range 0 to 7 indicating, as a multiple of 64, the minimum additional length for nonfinal mPackets 0 = 64 1 = 128 ... 7 = 512
7:4	RESERVED	NONE	0h	Reserved
3	MAC_LINKFAIL	R/W	1h	Mac Link Fail - Link Fail Indicator to reset the verify state machine. This bit is high on reset. Verify and response frames will be sent/ allowed when this bit is cleared.
2	MAC_DISABLEVERIFY	R/W	0h	Mac Disable Verify - Disables verification on the port when set. If this bit is set then packets will be sent to the preempt MAC when mac_penable is set (This is a forced mode with no IET verification).
1	MAC_HOLD	R/W	0h	Mac Hold - Hold Preemption on the port when set.

Table 5-275. CPSW_NC_ETH_MAC_PN_IET_CONTROL_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	MAC_PENABLE	R/W	0h	Mac Preemption Enable - Port Preemption Enable. This takes effect only when pn_iet_port_en is set.

5.1.2.138 CPSW_NC_ETH_MAC_PN_IET_STATUS_REG_J Register

5.1.2.138.1 CPSW_NC_ETH_MAC_PN_IET_STATUS_REG_J Register (Offset = 44h) [reset = 0h]

Enet Port N IET Status

Return to [Summary Table](#)

Table 5-276. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h + formula

Figure 5-138. CPSW_NC_ETH_MAC_PN_IET_STATUS_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MAC_VERIFY_ERR	MAC_RESPOND_ERR	MAC_VERIFY_FAIL	MAC_VERIFIED
NONE				R	R	R	R
0h				0h	0h	0h	0h

Table 5-277. CPSW_NC_ETH_MAC_PN_IET_STATUS_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	MAC_VERIFY_ERR	R	0h	Mac Received Verify Packet with Errors - Set when a verify packet with errors is received. Cleared when pn_mac_penable is cleared to zero.
2	MAC_RESPOND_ERR	R	0h	Mac Received Respond Packet with Errors - Set when a respond packet with errors is received. Cleared when pn_mac_penable is cleared to zero.
1	MAC_VERIFY_FAIL	R	0h	Mac Verification Failed - Indication that verification was unsuccessful
0	MAC_VERIFIED	R	0h	Mac Verified - Indication that verification was successful.

5.1.2.139 CPSW_NC_ETH_MAC_PN_IET_VERIFY_REG_J Register

5.1.2.139.1 CPSW_NC_ETH_MAC_PN_IET_VERIFY_REG_J Register (Offset = 48h) [reset = 1312D0h]

Enet Port N IET VERIFY

Return to [Summary Table](#)

Table 5-278. Instance Table

Instance Name	Physical Address
CPSW0	5280 0048h + formula

Figure 5-139. CPSW_NC_ETH_MAC_PN_IET_VERIFY_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
MAC_VERIFY_CNT							
R/W							
1312D0h							
15	14	13	12	11	10	9	8
MAC_VERIFY_CNT							
R/W							
1312D0h							
7	6	5	4	3	2	1	0
MAC_VERIFY_CNT							
R/W							
1312D0h							

Table 5-279. CPSW_NC_ETH_MAC_PN_IET_VERIFY_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	MAC_VERIFY_CNT	R/W	1312D0h	Mac Verify Timeout Count - The number of wireside clocks contained in the verify timeout counter. The default is 0x1312d0 (10ms at 125Mhz in gig mode)

5.1.2.140 CPSW_NC_ETH_MAC_PN_FIFO_STATUS_REG_J Register

5.1.2.140.1 CPSW_NC_ETH_MAC_PN_FIFO_STATUS_REG_J Register (Offset = 50h) [reset = FF00h]

Enet Port N FIFO STATUS

Return to [Summary Table](#)

Table 5-280. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h + formula

Figure 5-140. CPSW_NC_ETH_MAC_PN_FIFO_STATUS_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED					EST_BUFACT	EST_ADD_ER R	EST_CNT_ERR
NONE					R	R	R
0h					0h	0h	0h
15	14	13	12	11	10	9	8
TX_E_MAC_ALLOW							
R							
FFh							
7	6	5	4	3	2	1	0
TX_PRI_ACTIVE							
R							
0h							

Table 5-281. CPSW_NC_ETH_MAC_PN_FIFO_STATUS_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED	NONE	0h	Reserved
18	EST_BUFACT	R	0h	EST RAM active buffer - Indicates the active 64-word fetch buffer when pn_est_onebuf is cleared to zero. Indicates the fetch ram address MSB when pn_est_onebuf set to one.
17	EST_ADD_ERR	R	0h	EST Address Error - Indicates that the fetch ram was read again after the previous maximum buffer address read (the previous fetch from the maximum address is reused).
16	EST_CNT_ERR	R	0h	EST Fetch Count Error - Indicates that insufficient clocks were programmed into the fetch count and that another fetch was commanded before the previous fetch finished.
15:8	TX_E_MAC_ALLOW	R	FFh	Transmit mac allow - Bus that indicates the actual priorities assigned to the express queue (and inversely the priorities assigned to the preempt queue). The pn_mac_preempt[7:0] field in the Enet_Pn_IET_Control register indicates which priorities should be assigned to the express/preempt queues. The switch between queues happens only when the priority is empty and the actual assignment is shown in this field.
7:0	TX_PRI_ACTIVE	R	0h	Transmit Priority Active - Bus that indicates which priorities have packets (non-empty) at the time of the register read.

5.1.2.141 CPSW_NC_ETH_MAC_PN_EST_CONTROL_REG_J Register

5.1.2.141.1 CPSW_NC_ETH_MAC_PN_EST_CONTROL_REG_J Register (Offset = 60h) [reset = 0h]

Enet Port N EST CONTROL

Return to [Summary Table](#)**Table 5-282. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0060h + formula

Figure 5-141. CPSW_NC_ETH_MAC_PN_EST_CONTROL_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED						EST_FILL_MARGIN	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
EST_FILL_MARGIN							
R/W							
0h							
15	14	13	12	11	10	9	8
EST_PREMPT_COMP						EST_FILL_EN	
R/W						R/W	
0h						0h	
7	6	5	4	3	2	1	0
EST_TS_PRI			EST_TS_ONEPRI	EST_TS_FIRST	EST_TS_EN	EST_BUFSEL	EST_ONEBUF
R/W			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h

Table 5-283. CPSW_NC_ETH_MAC_PN_EST_CONTROL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED	NONE	0h	Reserved
25:16	EST_FILL_MARGIN	R/W	0h	EST Fill Margin - Sets the fill margin (in bytes) required to ensure that the Ethernet wire is clear so that the timed EST express packet can egress at the correct required time. Setting this value too high will put an unnecessary gap on the wire. Setting this value too low will cause the express packet to egress at a time later than intended (pushed out by non express traffic that did not have sufficient time to finish).
15:9	EST_PREMPT_COMP	R/W	0h	EST Prempt Comparison Value - When the count in a zero allow is less than or equal to this value in bytes (times 8), preempt packets are cleared from the wire. This is the preempt clear margin value.
8	EST_FILL_EN	R/W	0h	EST Fill Enable - Enable EST fill mode when set.
7:5	EST_TS_PRI	R/W	0h	EST Timestamp Express Priority - Selects the express priority that timestamp(s) will be generated on when pn_est_ts_onepri is set.
4	EST_TS_ONEPRI	R/W	0h	EST Timestamp One Express Priority - When set, timestamps are only enabled on packets on the express priority selected by pn_est_ts_pri. When cleared to zero, express packet selection for timestamps is independent of priority.
3	EST_TS_FIRST	R/W	0h	EST Timestamp First Express Packet only - Generate a timestamp only on the first selected express packet in each EST time interval when express timestamps are enabled. (If pn_est_ts_onepri is also set then the timestamp is generated only on the first packet on pn_est_ts_pri).

Table 5-283. CPSW_NC_ETH_MAC_PN_EST_CONTROL_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	EST_TS_EN	R/W	0h	EST Timestamp Enable - Enable express timestamps (when est_en and pn_est_port_en are set).
1	EST_BUFSEL	R/W	0h	EST Buffer Select - If pn_est_onebuf is cleared, this bit selects the upper (when set) or the lower (when cleared) 64-word fetch buffer. The actual fetch buffer used changes only at the start of the EST time interval and can be read in the Enet_Pn_FIFO_Status register pn_est_bufact bit.
0	EST_ONEBUF	R/W	0h	EST One Fetch Buffer - When set indicates that all 128 fetch words are used in one buffer. When cleared, indicates that the 128 fetch words are split into two 64-word fetch buffers. The pn_est_bufsel selects the buffer to be used when pn_est_onebuf is cleared to zero. Two buffers allows software to change a buffer while the hardware is using the other buffer.

5.1.2.142 CPSW_NC_ETH_MAC_PN_FH_DSCP_MAP_REG_J_K Register

5.1.2.142.1 CPSW_NC_ETH_MAC_PN_FH_DSCP_MAP_REG_J_K Register (Offset = 120h) [reset = 0h]

Enet Port N Receive IPV4/IPV6 DSCP Map N

Return to [Summary Table](#)

Table 5-284. Instance Table

Instance Name	Physical Address
CPSW0	5280 0120h + formula

Figure 5-142. CPSW_NC_ETH_MAC_PN_FH_DSCP_MAP_REG_J_K Name Register

31	30	29	28	27	26	25	24
RESERVED		PRI7		RESERVED		PRI6	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	
23	22	21	20	19	18	17	16
RESERVED		PRI5		RESERVED		PRI4	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	
15	14	13	12	11	10	9	8
RESERVED		PRI3		RESERVED		PRI2	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED		PRI1		RESERVED		PRI0	
NONE		R/W		NONE		R/W	
0h		0h		0h		0h	

Table 5-285. CPSW_NC_ETH_MAC_PN_FH_DSCP_MAP_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:28	PRI7	R/W	0h	A DSCP IPV4/V6 packet TOS 7 is mapped to this received priority
27	RESERVED	NONE	0h	Reserved
26:24	PRI6	R/W	0h	A DSCP IPV4/V6 packet TOS 6 is mapped to this received priority
23	RESERVED	NONE	0h	Reserved
22:20	PRI5	R/W	0h	A DSCP IPV4/V6 packet TOS 5 is mapped to this received priority
19	RESERVED	NONE	0h	Reserved
18:16	PRI4	R/W	0h	A DSCP IPV4/V6 packet TOS 4 is mapped to this received priority
15	RESERVED	NONE	0h	Reserved
14:12	PRI3	R/W	0h	A DSCP IPV4/V6 packet TOS 3 is mapped to this received priority
11	RESERVED	NONE	0h	Reserved
10:8	PRI2	R/W	0h	A DSCP IPV4/V6 packet TOS 2 is mapped to this received priority
7	RESERVED	NONE	0h	Reserved
6:4	PRI1	R/W	0h	A DSCP IPV4/V6 packet TOS 1 is mapped to this received priority
3	RESERVED	NONE	0h	Reserved
2:0	PRI0	R/W	0h	A DSCP IPV4/V6 packet TOS 0 is mapped to this received priority

5.1.2.143 CPSW_NC_ETH_MAC_PN_PRI_CIR_REG_J_K Register

5.1.2.143.1 CPSW_NC_ETH_MAC_PN_PRI_CIR_REG_J_K Register (Offset = 140h) [reset = 0h]

Enet Port N Rx Priority P Committed Information Rate Value

Return to [Summary Table](#)

Table 5-286. Instance Table

Instance Name	Physical Address
CPSW0	5280 0140h + formula

Figure 5-143. CPSW_NC_ETH_MAC_PN_PRI_CIR_REG_J_K Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI_CIR			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
PRI_CIR				PRI_CIR			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRI_CIR				PRI_CIR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRI_CIR				PRI_CIR			
R/W				R/W			
0h				0h			

Table 5-287. CPSW_NC_ETH_MAC_PN_PRI_CIR_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:0	PRI_CIR	R/W	0h	Priority N committed information rate

5.1.2.144 CPSW_NC_ETH_MAC_PN_PRI_EIR_REG_J_K Register
5.1.2.144.1 CPSW_NC_ETH_MAC_PN_PRI_EIR_REG_J_K Register (Offset = 160h) [reset = 0h]

Enet Port N Rx Priority P Excess Informatoin Rate Value

 Return to [Summary Table](#)
Table 5-288. Instance Table

Instance Name	Physical Address
CPSW0	5280 0160h + formula

Figure 5-144. CPSW_NC_ETH_MAC_PN_PRI_EIR_REG_J_K Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI_EIR			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
PRI_EIR				PRI_EIR			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
PRI_EIR				PRI_EIR			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
PRI_EIR				PRI_EIR			
R/W				R/W			
0h				0h			

Table 5-289. CPSW_NC_ETH_MAC_PN_PRI_EIR_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	NONE	0h	Reserved
27:0	PRI_EIR	R/W	0h	Priority N Excess Information Rate count

5.1.2.145 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_L_REG_J Register

5.1.2.145.1 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_L_REG_J Register (Offset = 180h) [reset = 1F1F1F1Fh]

Enet Port N Tx PFC Destination Threshold Set Low

Return to [Summary Table](#)

Table 5-290. Instance Table

Instance Name	Physical Address
CPSW0	5280 0180h + formula

Figure 5-145. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_L_REG_J Name Register

31	30	29	28	27	26	25	24	
RESERVED			PRI3					
NONE			R/W					
0h			1Fh					
23	22	21	20	19	18	17	16	
RESERVED			PRI2					
NONE			R/W					
0h			1Fh					
15	14	13	12	11	10	9	8	
RESERVED			PRI1					
NONE			R/W					
0h			1Fh					
7	6	5	4	3	2	1	0	
RESERVED			PRI0					
NONE			R/W					
0h			1Fh					

Table 5-291. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_L_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 0

5.1.2.146 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_H_REG_J Register

5.1.2.146.1 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_H_REG_J Register (Offset = 184h) [reset = 1F1F1F1Fh]

Enet Port N Tx PFC Destination Threshold Set High

Return to [Summary Table](#)

Table 5-292. Instance Table

Instance Name	Physical Address
CPSW0	5280 0184h + formula

Figure 5-146. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_H_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI7				
NONE			R/W				
0h			1Fh				
23	22	21	20	19	18	17	16
RESERVED			PRI6				
NONE			R/W				
0h			1Fh				
15	14	13	12	11	10	9	8
RESERVED			PRI5				
NONE			R/W				
0h			1Fh				
7	6	5	4	3	2	1	0
RESERVED			PRI4				
NONE			R/W				
0h			1Fh				

Table 5-293. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_SET_H_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 4

5.1.2.147 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_L_REG_J Register

5.1.2.147.1 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_L_REG_J Register (Offset = 188h) [reset = 0h]

Enet Port N Tx PFC Destination Threshold Clr Low

Return to [Summary Table](#)

Table 5-294. Instance Table

Instance Name	Physical Address
CPSW0	5280 0188h + formula

Figure 5-147. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_L_REG_J Name Register

31	30	29	28	27	26	25	24	
RESERVED			PRI3					
NONE			R/W					
0h			0h					
23	22	21	20	19	18	17	16	
RESERVED			PRI2					
NONE			R/W					
0h			0h					
15	14	13	12	11	10	9	8	
RESERVED			PRI1					
NONE			R/W					
0h			0h					
7	6	5	4	3	2	1	0	
RESERVED			PRI0					
NONE			R/W					
0h			0h					

Table 5-295. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_L_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 0

5.1.2.148 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_H_REG_J Register

5.1.2.148.1 CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_H_REG_J Register (Offset = 18Ch) [reset = 0h]

Enet Port N Tx PFC Destination Threshold Clr High

Return to [Summary Table](#)

Table 5-296. Instance Table

Instance Name	Physical Address
CPSW0	5280 018Ch + formula

Figure 5-148. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_H_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI7			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				PRI6			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				PRI5			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				PRI4			
NONE				R/W			
0h				0h			

Table 5-297. CPSW_NC_ETH_MAC_PN_TX_D_THRESH_CLR_H_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 4

5.1.2.149 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_L_REG_J Register

**5.1.2.149.1 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_L_REG_J Register (Offset = 190h)
[reset = 1F1F1F1Fh]**

Enet Port N Tx PFC Global Buffer Threshold Set Low

Return to [Summary Table](#)

Table 5-298. Instance Table

Instance Name	Physical Address
CPSW0	5280 0190h + formula

Figure 5-149. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_L_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI3				
NONE			R/W				
0h			1Fh				
23	22	21	20	19	18	17	16
RESERVED			PRI2				
NONE			R/W				
0h			1Fh				
15	14	13	12	11	10	9	8
RESERVED			PRI1				
NONE			R/W				
0h			1Fh				
7	6	5	4	3	2	1	0
RESERVED			PRI0				
NONE			R/W				
0h			1Fh				

Table 5-299. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_L_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 0

5.1.2.150 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_H_REG_J Register

5.1.2.150.1 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_H_REG_J Register (Offset = 194h) [reset = 1F1F1F1Fh]

Enet Port N Tx PFC Global Buffer Threshold Set High

Return to [Summary Table](#)

Table 5-300. Instance Table

Instance Name	Physical Address
CPSW0	5280 0194h + formula

Figure 5-150. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_H_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI7			
NONE				R/W			
0h				1Fh			
23	22	21	20	19	18	17	16
RESERVED				PRI6			
NONE				R/W			
0h				1Fh			
15	14	13	12	11	10	9	8
RESERVED				PRI5			
NONE				R/W			
0h				1Fh			
7	6	5	4	3	2	1	0
RESERVED				PRI4			
NONE				R/W			
0h				1Fh			

Table 5-301. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_SET_H_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	1Fh	Port Priority Based Flow Control Threshold Set Value for Priority 4

5.1.2.151 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_L_REG_J Register

5.1.2.151.1 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_L_REG_J Register (Offset = 198h) [reset = 0h]

Enet Port N Tx PFC Global Buffer Threshold Clr Low

Return to [Summary Table](#)

Table 5-302. Instance Table

Instance Name	Physical Address
CPSW0	5280 0198h + formula

Figure 5-151. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_L_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED						PRI3	
NONE						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED						PRI2	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED						PRI1	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED						PRI0	
NONE						R/W	
0h						0h	

Table 5-303. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_L_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 0

5.1.2.152 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_H_REG_J Register

5.1.2.152.1 CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_H_REG_J Register (Offset = 19Ch) [reset = 0h]

Enet Port N Tx PFC Global Buffer Threshold Clr High

Return to [Summary Table](#)

Table 5-304. Instance Table

Instance Name	Physical Address
CPSW0	5280 019Ch + formula

Figure 5-152. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_H_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED				PRI7			
NONE				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED				PRI6			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED				PRI5			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				PRI4			
NONE				R/W			
0h				0h			

Table 5-305. CPSW_NC_ETH_MAC_PN_TX_G_BUF_THRESH_CLR_H_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	0h	Port Priority Based Flow Control Threshold Clear Value for Priority 4

5.1.2.153 CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_L_REG_J Register

5.1.2.153.1 CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_L_REG_J Register (Offset = 300h) [reset = 0h]

Enet Port N Tx Destination Out Flow Add Values Low

Return to [Summary Table](#)

Table 5-306. Instance Table

Instance Name	Physical Address
CPSW0	5280 0300h + formula

Figure 5-153. CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_L_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI3				
NONE			R/W				
0h			0h				
23	22	21	20	19	18	17	16
RESERVED			PRI2				
NONE			R/W				
0h			0h				
15	14	13	12	11	10	9	8
RESERVED			PRI1				
NONE			R/W				
0h			0h				
7	6	5	4	3	2	1	0
RESERVED			PRI0				
NONE			R/W				
0h			0h				

Table 5-307. CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_L_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI3	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 3
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI2	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 2
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI1	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 1
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI0	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 0

5.1.2.154 CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_H_REG_J Register

5.1.2.154.1 CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_H_REG_J Register (Offset = 304h) [reset = 0h]

Enet Port N Tx Destination Out Flow Add Values High

Return to [Summary Table](#)

Table 5-308. Instance Table

Instance Name	Physical Address
CPSW0	5280 0304h + formula

Figure 5-154. CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_H_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED			PRI7				
NONE			R/W				
0h			0h				
23	22	21	20	19	18	17	16
RESERVED			PRI6				
NONE			R/W				
0h			0h				
15	14	13	12	11	10	9	8
RESERVED			PRI5				
NONE			R/W				
0h			0h				
7	6	5	4	3	2	1	0
RESERVED			PRI4				
NONE			R/W				
0h			0h				

Table 5-309. CPSW_NC_ETH_MAC_PN_TX_D_OFLOW_ADDVAL_H_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	NONE	0h	Reserved
28:24	PRI7	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 7
23:21	RESERVED	NONE	0h	Reserved
20:16	PRI6	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 6
15:13	RESERVED	NONE	0h	Reserved
12:8	PRI5	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 5
7:5	RESERVED	NONE	0h	Reserved
4:0	PRI4	R/W	0h	Port PFC Destination Based Out Flow Add Value for Priority 4

5.1.2.155 CPSW_NC_ETH_MAC_PN_SA_L_REG_J Register

5.1.2.155.1 CPSW_NC_ETH_MAC_PN_SA_L_REG_J Register (Offset = 308h) [reset = 0h]

Enet Port N Tx Pause Frame Source Address Low

Return to [Summary Table](#)

Table 5-310. Instance Table

Instance Name	Physical Address
CPSW0	5280 0308h + formula

Figure 5-155. CPSW_NC_ETH_MAC_PN_SA_L_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
MACSRCADDR_7_0							
R/W							
0h							
7	6	5	4	3	2	1	0
MACSRCADDR_15_8							
R/W							
0h							

Table 5-311. CPSW_NC_ETH_MAC_PN_SA_L_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	MACSRCADDR_7_0	R/W	0h	Source Address bits 7:0
7:0	MACSRCADDR_15_8	R/W	0h	Source Address bits 15:8

5.1.2.156 CPSW_NC_ETH_MAC_PN_SA_H_REG_J Register

5.1.2.156.1 CPSW_NC_ETH_MAC_PN_SA_H_REG_J Register (Offset = 30Ch) [reset = 0h]

Enet Port N Tx Pause Frame Source Address High

Return to [Summary Table](#)

Table 5-312. Instance Table

Instance Name	Physical Address
CPSW0	5280 030Ch + formula

Figure 5-156. CPSW_NC_ETH_MAC_PN_SA_H_REG_J Name Register

31	30	29	28	27	26	25	24
MACSRCADDR_23_16							
R/W							
0h							
23	22	21	20	19	18	17	16
MACSRCADDR_31_24							
R/W							
0h							
15	14	13	12	11	10	9	8
MACSRCADDR_39_32							
R/W							
0h							
7	6	5	4	3	2	1	0
MACSRCADDR_47_40							
R/W							
0h							

Table 5-313. CPSW_NC_ETH_MAC_PN_SA_H_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	MACSRCADDR_23_16	R/W	0h	Source Address bits 23:16
23:16	MACSRCADDR_31_24	R/W	0h	Source Address bits 31:24
15:8	MACSRCADDR_39_32	R/W	0h	Source Address bits 39:32
7:0	MACSRCADDR_47_40	R/W	0h	Source Address bits 47:40

5.1.2.157 CPSW_NC_ETH_MAC_PN_TS_CTL_REG_J Register

5.1.2.157.1 CPSW_NC_ETH_MAC_PN_TS_CTL_REG_J Register (Offset = 310h) [reset = 0h]

Enet Port N Time Sync Control

Return to [Summary Table](#)

Table 5-314. Instance Table

Instance Name	Physical Address
CPSW0	5280 0310h + formula

Figure 5-157. CPSW_NC_ETH_MAC_PN_TS_CTL_REG_J Name Register

31	30	29	28	27	26	25	24
TS_MSG_TYPE_EN							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_MSG_TYPE_EN							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				TS_TX_HOST_TS_EN	TS_TX_ANNEX_E_EN	TS_RX_ANNEX_E_EN	TS_LTYPE2_EN
NONE				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
TS_TX_ANNEX_D_EN	TS_TX_VLAN_LTYPE2_EN	TS_TX_VLAN_LTYPE1_EN	TS_TX_ANNEX_F_EN	TS_RX_ANNEX_D_EN	TS_RX_VLAN_LTYPE2_EN	TS_RX_VLAN_LTYPE1_EN	TS_RX_ANNEX_F_EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-315. CPSW_NC_ETH_MAC_PN_TS_CTL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TS_MSG_TYPE_EN	R/W	0h	Time Sync Message Type Enable - Each bit in this field enables the corresponding message type in receive and transmit time sync messages (Bit 0 enables message type 0 etc.)
15:12	RESERVED	NONE	0h	Reserved
11	TS_TX_HOST_TS_EN	R/W	0h	Time Sync Transmit Host Time Stamp Enable
10	TS_TX_ANNEX_E_EN	R/W	0h	Time Synce Transmit Annex E Enable
9	TS_RX_ANNEX_E_EN	R/W	0h	Time Synce Receive Annex E Enable
8	TS_LTYPE2_EN	R/W	0h	Time Sync LTYPE 2 Enable (transmit and receive)
7	TS_TX_ANNEX_D_EN	R/W	0h	Time Synce Transmit Annex D Enable
6	TS_TX_VLAN_LTYPE2_EN	R/W	0h	Time Sync Transmit VLAN LTYPE 2 enable
5	TS_TX_VLAN_LTYPE1_EN	R/W	0h	Time Sync Transmit VLAN LTYPE 1 enable
4	TS_TX_ANNEX_F_EN	R/W	0h	Time Synce Transmit Annex F Enable
3	TS_RX_ANNEX_D_EN	R/W	0h	Time Synce Receive Annex D Enable
2	TS_RX_VLAN_LTYPE2_EN	R/W	0h	Time Sync Receive VLAN LTYPE 2 enable
1	TS_RX_VLAN_LTYPE1_EN	R/W	0h	Time Sync Receive VLAN LTYPE 1 enable

Table 5-315. CPSW_NC_ETH_MAC_PN_TS_CTL_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TS_RX_ANNEX_F_EN	R/W	0h	Time Syncce Receive Annex F Enable

5.1.2.158 CPSW_NC_ETH_MAC_PN_TS_SEQ_LTYPE_REG_J Register

5.1.2.158.1 CPSW_NC_ETH_MAC_PN_TS_SEQ_LTYPE_REG_J Register (Offset = 314h) [reset = 1E0000h]

Enet Port N Time Sync LTYPE (and SEQ_ID_OFFSET)

Return to [Summary Table](#)

Table 5-316. Instance Table

Instance Name	Physical Address
CPSW0	5280 0314h + formula

Figure 5-158. CPSW_NC_ETH_MAC_PN_TS_SEQ_LTYPE_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED		TS_SEQ_ID_OFFSET					
NONE		R/W					
0h		1Eh					
15	14	13	12	11	10	9	8
TS_LTYPE1							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_LTYPE1							
R/W							
0h							

Table 5-317. CPSW_NC_ETH_MAC_PN_TS_SEQ_LTYPE_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	RESERVED	NONE	0h	Reserved
21:16	TS_SEQ_ID_OFFSET	R/W	1Eh	Time Sync Sequence ID Offset - This is the number of octets that the sequence ID is offset in the tx and rx time sync message header. The minimum value is 6.
15:0	TS_LTYPE1	R/W	0h	Time Sync LTYPE1 - This is the port time sync LTYPE1 value

5.1.2.159 CPSW_NC_ETH_MAC_PN_TS_VLAN_LTYPE_REG_J Register

5.1.2.159.1 CPSW_NC_ETH_MAC_PN_TS_VLAN_LTYPE_REG_J Register (Offset = 318h) [reset = 0h]

Enet Port N Time Sync VLAN2 and VLAN2

Return to [Summary Table](#)

Table 5-318. Instance Table

Instance Name	Physical Address
CPSW0	5280 0318h + formula

Figure 5-159. CPSW_NC_ETH_MAC_PN_TS_VLAN_LTYPE_REG_J Name Register

31	30	29	28	27	26	25	24
TS_VLAN_LTYPE2							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_VLAN_LTYPE2							
R/W							
0h							
15	14	13	12	11	10	9	8
TS_VLAN_LTYPE1							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_VLAN_LTYPE1							
R/W							
0h							

Table 5-319. CPSW_NC_ETH_MAC_PN_TS_VLAN_LTYPE_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TS_VLAN_LTYPE2	R/W	0h	Time Sync VLAN LTYPE2
15:0	TS_VLAN_LTYPE1	R/W	0h	Time Sync VLAN LTYPE1

5.1.2.160 CPSW_NC_ETH_MAC_PN_TS_CTL_LTYPE2_REG_J Register

5.1.2.160.1 CPSW_NC_ETH_MAC_PN_TS_CTL_LTYPE2_REG_J Register (Offset = 31Ch) [reset = 0h]

Enet Port N Time Sync Control and LTYPE 2

Return to [Summary Table](#)

Table 5-320. Instance Table

Instance Name	Physical Address
CPSW0	5280 031Ch + formula

Figure 5-160. CPSW_NC_ETH_MAC_PN_TS_CTL_LTYPE2_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							TS_UNI_EN
NONE							R/W
0h							0h
23	22	21	20	19	18	17	16
TS_TTL_NONZERO	TS_320	TS_319	TS_132	TS_131	TS_130	TS_129	TS_107
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
TS_LTYPE2							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_LTYPE2							
R/W							
0h							

Table 5-321. CPSW_NC_ETH_MAC_PN_TS_CTL_LTYPE2_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	TS_UNI_EN	R/W	0h	Time Sync Unicast Enable
23	TS_TTL_NONZERO	R/W	0h	Time Sync Time to Live Non-zero Enable
22	TS_320	R/W	0h	Time Sync Destination Port Number 320 Enable
21	TS_319	R/W	0h	Time Sync Destination Port Number 319 Enable
20	TS_132	R/W	0h	Time Sync Destination IP Address 132 Enable
19	TS_131	R/W	0h	Time Sync Destination IP Address 131 Enable
18	TS_130	R/W	0h	Time Sync Destination IP Address 130 Enable
17	TS_129	R/W	0h	Time Sync Destination IP Address 129 Enable
16	TS_107	R/W	0h	Time Sync Destination IP Address 107 Enable
15:0	TS_LTYPE2	R/W	0h	Time Sync LTYPE2 value

5.1.2.161 CPSW_NC_ETH_MAC_PN_TS_CTL2_REG_J Register

5.1.2.161.1 CPSW_NC_ETH_MAC_PN_TS_CTL2_REG_J Register (Offset = 320h) [reset = 40000h]

Enet Port N Time Sync Control 2

Return to [Summary Table](#)

Table 5-322. Instance Table

Instance Name	Physical Address
CPSW0	5280 0320h + formula

Figure 5-161. CPSW_NC_ETH_MAC_PN_TS_CTL2_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED		TS_DOMAIN_OFFSET					
NONE		R/W					
0h		4h					
15	14	13	12	11	10	9	8
TS_MCAST_TYPE_EN							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_MCAST_TYPE_EN							
R/W							
0h							

Table 5-323. CPSW_NC_ETH_MAC_PN_TS_CTL2_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	RESERVED	NONE	0h	Reserved
21:16	TS_DOMAIN_OFFSET	R/W	4h	Time Sync Domain Offset
15:0	TS_MCAST_TYPE_EN	R/W	0h	Time Sync Multicast Destination Address Type Enable

5.1.2.162 CPSW_NC_ETH_MAC_PN_MAC_CONTROL_REG_J Register

5.1.2.162.1 CPSW_NC_ETH_MAC_PN_MAC_CONTROL_REG_J Register (Offset = 330h) [reset = 0h]

Enet Port N Mac Control

Return to [Summary Table](#)

Table 5-324. Instance Table

Instance Name	Physical Address
CPSW0	5280 0330h + formula

Figure 5-162. CPSW_NC_ETH_MAC_PN_MAC_CONTROL_REG_J Name Register

31		30		29		28		27		26		25		24	
RESERVED													RX_CMF_EN		
NONE													R/W		
0h													0h		
23		22		21		20		19		18		17		16	
RX_CSF_EN	RX_CEF_EN	TX_SHORT_G AP_LIM_EN		EXT_TX_FLOW _EN		EXT_RX_FLO W_EN		EXT_EN		GIG_FORCE		IFCTL_B			
R/W	R/W	R/W		R/W		R/W		R/W		R/W		R/W			
0h	0h	0h		0h		0h		0h		0h		0h			
15		14		13		12		11		10		9		8	
IFCTL_A		RESERVED				CRC_TYPE		CMD_IDLE		TX_SHORT_G AP_ENABLE		RESERVED			
R/W		NONE				R/W		R/W		R/W		NONE			
0h		0h				0h		0h		0h		0h			
7		6		5		4		3		2		1		0	
GIG	TX_PACE	GMI	EN	TX_FLOW_EN	RX_FLOW_EN	MTEST	LOOPBACK	FULLDUPLEX							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							
0h	0h	0h	0h	0h	0h	0h	0h	0h							

Table 5-325. CPSW_NC_ETH_MAC_PN_MAC_CONTROL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	RX_CMF_EN	R/W	0h	RX Copy MAC Control Frames Enable - Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied/transferred to memory. MAC control frames that are pause frames will be acted upon if enabled in the MacControl register, regardless of the value of pn_rx_cmf_en. Frames transferred to memory due to pn_rx_cmf_en will have the mac_control bit set in their EOP buffer descriptor. 0 - MAC control frames are filtered (but are acted upon if enabled). 1 - MAC control frames are transferred to the host.
23	RX_CSF_EN	R/W	0h	RX Copy Short Frames Enable - Enables frames or fragments shorter than 64 bytes to be sent to the host. Frames transferred to the host due to pn_rx_csf_en will have the fragment or undersized bit set in their buffer descriptor. Short and fragment frame transfer is not guaranteed for all packet conditions and is best case only. Frames shorter than 33 bytes will be dropped in all cases. Fragments are short frames that contain CRC/align/code errors and undersized are short frames without errors. The pn_rx_cef_en bit must also be set to transfer fragment frames. 0 - Short frames are filtered. 1 - Short frames are transferred to the host.

Table 5-325. CPSW_NC_ETH_MAC_PN_MAC_CONTROL_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22	RX_CEF_EN	R/W	0h	RX Copy Error Frames Enable - Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame receive buffer descriptor. Frames containing errors will be filtered when this bit is not set. 0 - Frames containing errors are filtered. 1 - Frames containing errors are transferred to the host.
21	TX_SHORT_GAP_LIM_EN	R/W	0h	Transmit Short Gap Limit Enable - When set this bit limits the number of short gap packets transmitted to 100ppm. The pn_tx_short_gap_en bit must also be set. Each time a short gap packet is sent, a counter is loaded with 10,000 and decremented on each wireside clock. Another short gap packet will not be sent out until the counter decrements to zero. This mode is included to preclude the host from filling up the FIFO and sending every packet out with short gap which would violate the maximum number of packets per second allowed. This bit is used only with GMII (not XGMII).
20	EXT_TX_FLOW_EN	R/W	0h	External Transmit Flow Control Enable - Enables the pn_tx_flow_en to be selected from the EXT_TX_FLOW_EN input signal and not from the pn_tx_flow_en bit in this register.
19	EXT_RX_FLOW_EN	R/W	0h	External Receive Flow Control Enable - Enables the pn_rx_flow_en to be selected from the EXT_RX_FLOW_EN input signal and not from the pn_rx_flow_en bit in this register.
18	EXT_EN	R/W	0h	External Control Enable - Enables the full duplex and gigabit mode to be selected from the FULLDUPLEX_IN and GIG_IN input signals and not from the pn_full duplex and pn_gig bits in this register. The FULLDUPLEX_MODE bit reflects the actual full duplex mode selected.
17	GIG_FORCE	R/W	0h	Gigabit Mode Force - This bit is used to force the Enet Mac into gigabit mode if the input GMII_MTCLK has been stopped by the PHY. 0 - GIG mode not forced 1 - GIG mode forced regardless of transmit clock
16	IFCTL_B	R/W	0h	Interface Control B - Intended as a general purpose output bit to be used to control external gaskets associated with the GMII (GMII to RGMII etc).
15	IFCTL_A	R/W	0h	Interface Control A - Intended as a general purpose output bit to be used to control external gaskets associated with the GMII (GMII to RGMII etc).
14:13	RESERVED	NONE	0h	Reserved
12	CRC_TYPE	R/W	0h	Port CRC Type - 0 - Ethernet CRC. 1 - Castagnoli CRC.
11	CMD_IDLE	R/W	0h	Command Idle - 0 - Idle not commanded. 1 - Idle Commanded (read pn_idle in Enet_Pn_Mac_Status).
10	TX_SHORT_GAP_ENABLE	R/W	0h	Transmit Short Gap Enable 0 - Transmit with a short IPG is disabled. 1 - Transmit with a short IPG is enabled.
9:8	RESERVED	NONE	0h	Reserved
7	GIG	R/W	0h	Gigabit Mode - 0 - 10/100 mode. 1 - Gigabit mode (full duplex only) The GIG_OUT output is the value of this bit. This bit is a don't care when pn_xgig is set.
6	TX_PACE	R/W	0h	Transmit Pacing Enable - 0 - Transmit Pacing Disabled. 1 - Transmit Pacing Enabled

Table 5-325. CPSW_NC_ETH_MAC_PN_MAC_CONTROL_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	GMII_EN	R/W	0h	GMII Enable - 0 - GMII RX and TX held in reset. 1 - GMII RX and TX released from reset. This bit should be written with a logic high before the other bits in this register are written.
4	TX_FLOW_EN	R/W	0h	Transmit Flow Control Enable - Determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode regardless of this bit setting. The RX_MBP_Enable bits determine whether or not received pause frames are transferred to memory. 0 - Transmit Flow Control Disabled. Full-duplex mode - Incoming pause frames are not acted upon. 1 - Transmit Flow Control Enabled . Full-duplex mode - Incoming pause frames are acted upon.
3	RX_FLOW_EN	R/W	0h	Receive Flow Control Enable - 0 - Receive Flow Control Disabled: Half-duplex mode - No flow control generated collisions are sent. Full-duplex mode - No outgoing pause frames are sent. 1 - Receive Flow Control Enabled: Half-duplex mode - Collisions are initiated when receive flow control is triggered. Full-duplex mode - Outgoing pause frames are sent when receive flow control is triggered.
2	MTEST	R/W	0h	Manufacturing Test mode - This bit must be set to allow writes to the Backoff_Test and PauseTimer registers.
1	LOOPBACK	R/W	0h	Loop Back Mode - Loopback mode forces internal fullduplex mode regardless of whether the pn_fullduplex bit is set or not. The pn_loopback bit should be changed only when pn_gmii_en is de-asserted. Loopback is used only with GMII (not XGMII). Loopback is not compatible with timestamp operations (CPTS). 0 - Loop Back Mode disabled. 1 - Loop Back Mode enabled.
0	FULLDUPLEX	R/W	0h	Full Duplex mode - Gigabit mode forces fullduplex mode regardless of whether the pn_fullduplex bit is set or not. The FULLDUPLEX_OUT output is the value of this register bit. 0 - half duplex mode. 1 - full duplex mode.

5.1.2.163 CPSW_NC_ETH_MAC_PN_MAC_STATUS_REG_J Register

5.1.2.163.1 CPSW_NC_ETH_MAC_PN_MAC_STATUS_REG_J Register (Offset = 334h) [reset = F000000h]

Enet Port N Mac Status

Return to [Summary Table](#)

Table 5-326. Instance Table

Instance Name	Physical Address
CPSW0	5280 0334h + formula

Figure 5-163. CPSW_NC_ETH_MAC_PN_MAC_STATUS_REG_J Name Register

31	30	29	28	27	26	25	24
IDLE	E_IDLE	P_IDLE	MAC_TX_IDLE	TORF	TORF_PRI		
R	R	R	R	R	R		
1h	1h	1h	1h	0h	0h		
23	22	21	20	19	18	17	16
TX_PFC_FLOW_ACT							
R							
0h							
15	14	13	12	11	10	9	8
RX_PFC_FLOW_ACT							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED	EXT_TX_FLOW_EN	EXT_RX_FLOW_EN	EXT_GIG	EXT_FULLLDUPLEX	RESERVED	RX_FLOW_ACT	TX_FLOW_ACT
NONE	R	R	R	R	NONE	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-327. CPSW_NC_ETH_MAC_PN_MAC_STATUS_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	IDLE	R	1h	Enet IDLE - The Ethernet port (express and preempt) is in the idle state when high.
30	E_IDLE	R	1h	Express MAC is idle when high
29	P_IDLE	R	1h	Preempt MAC is idle when high
28	MAC_TX_IDLE	R	1h	Mac Transmit Idle - Both Preempt (if iet_incl) and Express MAC Transmit are in idle state. The transmit clock must be running for this to go idle.
27	TORF	R	0h	Top of receive FIFO flow control trigger occurred. This bit is write one to clear.
26:24	TORF_PRI	R	0h	The lowest priority that caused top of receive FIFO flow control trigger since the last write to clear. This field is write 0x7 to clear.
23:16	TX_PFC_FLOW_ACT	R	0h	Receive Priority Based Flow Control Active (priority 7 down to 0).
15:8	RX_PFC_FLOW_ACT	R	0h	Transmit Priority Based Flow Control Active (priority 7 down to 0).
7	RESERVED	NONE	0h	Reserved
6	EXT_TX_FLOW_EN	R	0h	External Transmit Flow Control Enable - This is the value of the EXT_TX_FLOW_EN input bit.
5	EXT_RX_FLOW_EN	R	0h	External Receive Flow Control Enable - This is the value of the EXT_RX_FLOW_EN input bit.
4	EXT_GIG	R	0h	External GIG - This is the value of the EXT_GIG input bit.
3	EXT_FULLLDUPLEX	R	0h	External Fullduplex - This is the value of the EXT_FULLLDUPLEX input bit.

Table 5-327. CPSW_NC_ETH_MAC_PN_MAC_STATUS_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RESERVED	NONE	0h	Reserved
1	RX_FLOW_ACT	R	0h	Receive Flow Control Active - When asserted, indicates that receive flow control is enabled and triggered.
0	TX_FLOW_ACT	R	0h	Transmit Flow Control Active - When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete.

5.1.2.164 CPSW_NC_ETH_MAC_PN_MAC_SOFT_RESET_REG_J Register

5.1.2.164.1 CPSW_NC_ETH_MAC_PN_MAC_SOFT_RESET_REG_J Register (Offset = 338h) [reset = 0h]

Enet Port N Mac Soft Reset

Return to [Summary Table](#)

Table 5-328. Instance Table

Instance Name	Physical Address
CPSW0	5280 0338h + formula

Figure 5-164. CPSW_NC_ETH_MAC_PN_MAC_SOFT_RESET_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SOFT_RESET
NONE							R/W
0h							0h

Table 5-329. CPSW_NC_ETH_MAC_PN_MAC_SOFT_RESET_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SOFT_RESET	R/W	0h	Software reset

5.1.2.165 CPSW_NC_ETH_MAC_PN_MAC_BOFFTEST_REG_J Register

5.1.2.165.1 CPSW_NC_ETH_MAC_PN_MAC_BOFFTEST_REG_J Register (Offset = 33Ch) [reset = 0h]

Enet Port N Mac Backoff Test

Return to [Summary Table](#)

Table 5-330. Instance Table

Instance Name	Physical Address
CPSW0	5280 033Ch + formula

Figure 5-165. CPSW_NC_ETH_MAC_PN_MAC_BOFFTEST_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED	PACEVAL					RNDNUM	
NONE	R/W					R/W	
0h	0h					0h	
23	22	21	20	19	18	17	16
RNDNUM							
R/W							
0h							
15	14	13	12	11	10	9	8
COLL_COUNT				RESERVED		TX_BACKOFF	
R				NONE		R	
0h				0h		0h	
7	6	5	4	3	2	1	0
TX_BACKOFF							
R							
0h							

Table 5-331. CPSW_NC_ETH_MAC_PN_MAC_BOFFTEST_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	NONE	0h	Reserved
30:26	PACEVAL	R/W	0h	Pacing Current Value - A non-zero value in this field indicates that transmit pacing is active. A transmit frame collision or deferral causes paceval to loaded with decimal 31, good frame transmissions (with no collisions or deferrals) cause paceval to be decremented down to zero. When paceval is nonzero, the transmitter delays 4 IPGs between new frame transmissions after each successfully transmitted frame that had no deferrals or collisions. Transmit pacing helps reduce capture effects improving overall network bandwidth.
25:16	RNDNUM	R/W	0h	Backoff Random Number Generator - This field allows the Backoff Random Number Generator to be read (or written in test mode only). This field can be written only when pn_mtest has previously been set. Reading this field returns the generator's current value. The value is reset to zero and begins counting on the clock after the de-assertion of reset.
15:12	COLL_COUNT	R	0h	Collision Count - The number of collisions the current frame has experienced.
11:10	RESERVED	NONE	0h	Reserved
9:0	TX_BACKOFF	R	0h	Backoff Count - This field allows the current value of the backoff counter to be observed for test purposes. This field is loaded automatically according to the backoff algorithm, and is decremented by one for each slot time after the collision.

5.1.2.166 CPSW_NC_ETH_MAC_PN_MAC_RX_PAUSETIMER_REG_J Register
5.1.2.166.1 CPSW_NC_ETH_MAC_PN_MAC_RX_PAUSETIMER_REG_J Register (Offset = 340h) [reset = 0h]

Enet Port N 802.3 Receive Pause Timer

 Return to [Summary Table](#)
Table 5-332. Instance Table

Instance Name	Physical Address
CPSW0	5280 0340h + formula

Figure 5-166. CPSW_NC_ETH_MAC_PN_MAC_RX_PAUSETIMER_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RX_PAUSETIMER							
R/W							
0h							
7	6	5	4	3	2	1	0
RX_PAUSETIMER							
R/W							
0h							

Table 5-333. CPSW_NC_ETH_MAC_PN_MAC_RX_PAUSETIMER_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	RX_PAUSETIMER	R/W	0h	RX Pause Timer Value - This field allows the contents of the receive pause timer to be observed (and written in test mode). The receive pause timer is loaded with 0xFF00 when the Enet port sends an outgoing pause frame (with pause time of 0xFFFF). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to zero, then another outgoing pause frame will be sent and the load/decrement process will be repeated. This register is for 802.3 Based flow control and is not used for 802.1Qbb Priority Based Flow Control (PFC).

5.1.2.167 CPSW_NC_ETH_MAC_PN_MAC_RXN_PAUSETIMER_REG_J_K Register

5.1.2.167.1 CPSW_NC_ETH_MAC_PN_MAC_RXN_PAUSETIMER_REG_J_K Register (Offset = 350h) [reset = 0h]

Enet Port N PFC Priority 0 Rx Pause Timer

Return to [Summary Table](#)

Table 5-334. Instance Table

Instance Name	Physical Address
CPSW0	5280 0350h + formula

Figure 5-167. CPSW_NC_ETH_MAC_PN_MAC_RXN_PAUSETIMER_REG_J_K Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RX0_PAUSETIMER							
R/W							
0h							
7	6	5	4	3	2	1	0
RX0_PAUSETIMER							
R/W							
0h							

Table 5-335. CPSW_NC_ETH_MAC_PN_MAC_RXN_PAUSETIMER_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	RX0_PAUSETIMER	R/W	0h	Rx N Pause Timer Value - This field allows the contents of the receive pause timer to be observed (and written in test mode). The receive pause timer is loaded with 0xFF00 when the Enet port sends an outgoing pause frame (with pause time of 0xFFFF). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to zero, then another outgoing pause frame will be sent and the load/decrement process will be repeated. This register is for 802.1qbb Priority Based flow control (PFC)

5.1.2.168 CPSW_NC_ETH_MAC_PN_MAC_TX_PAUSETIMER_REG_J Register

5.1.2.168.1 CPSW_NC_ETH_MAC_PN_MAC_TX_PAUSETIMER_REG_J Register (Offset = 370h) [reset = 0h]

Enet Port N 802.3 Tx Pause Timer

Return to [Summary Table](#)

Table 5-336. Instance Table

Instance Name	Physical Address
CPSW0	5280 0370h + formula

Figure 5-168. CPSW_NC_ETH_MAC_PN_MAC_TX_PAUSETIMER_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TX_PAUSETIMER							
R/W							
0h							
7	6	5	4	3	2	1	0
TX_PAUSETIMER							
R/W							
0h							

Table 5-337. CPSW_NC_ETH_MAC_PN_MAC_TX_PAUSETIMER_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TX_PAUSETIMER	R/W	0h	802.3 Tx Pause Timer Value - This field allows the contents of the transmit pause timer to be observed (and written in test mode). The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented, at slottime intervals, down to zero at which time Ethernet Port transmit frames are again enabled. This register is for 802.3 Based flow control and is not used for 802.1qbb Priority Based Flow Control (PFC).

5.1.2.169 CPSW_NC_ETH_MAC_PN_MAC_TX0_PAUSETIMER_REG_J_K Register

5.1.2.169.1 CPSW_NC_ETH_MAC_PN_MAC_TX0_PAUSETIMER_REG_J_K Register (Offset = 380h) [reset = 0h]

Enet Port N PFC Priority 0 Tx Pause Timer

Return to [Summary Table](#)

Table 5-338. Instance Table

Instance Name	Physical Address
CPSW0	5280 0380h + formula

Figure 5-169. CPSW_NC_ETH_MAC_PN_MAC_TX0_PAUSETIMER_REG_J_K Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TX0_PAUSETIMER							
R/W							
0h							
7	6	5	4	3	2	1	0
TX0_PAUSETIMER							
R/W							
0h							

Table 5-339. CPSW_NC_ETH_MAC_PN_MAC_TX0_PAUSETIMER_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TX0_PAUSETIMER	R/W	0h	PFC Tx N Pause Timer Value - This field allows the contents of the transmit pause timer to be observed (and written in test mode). The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented, at slottime intervals, down to zero at which time Ethernet Port transmit frames are again enabled. This register is for 802.1qbb Priority Based flow control (PFC)

5.1.2.170 CPSW_NC_ETH_MAC_PN_MAC_EMCONTROL_REG_J Register

5.1.2.170.1 CPSW_NC_ETH_MAC_PN_MAC_EMCONTROL_REG_J Register (Offset = 3A0h) [reset = 0h]

Enet Port N Emulation Control

Return to [Summary Table](#)

Table 5-340. Instance Table

Instance Name	Physical Address
CPSW0	5280 03A0h + formula

Figure 5-170. CPSW_NC_ETH_MAC_PN_MAC_EMCONTROL_REG_J Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						SOFT	FREE			
0h						R/W	R/W			
0h						0h	0h			

Table 5-341. CPSW_NC_ETH_MAC_PN_MAC_EMCONTROL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SOFT	R/W	0h	Emulation Soft Bit
0	FREE	R/W	0h	Emulation Free Bit

5.1.2.171 CPSW_NC_ETH_MAC_PN_MAC_TX_GAP_REG_J Register

5.1.2.171.1 CPSW_NC_ETH_MAC_PN_MAC_TX_GAP_REG_J Register (Offset = 3A4h) [reset = Ch]

Enet Port N Tx Inter Packet Gap

Return to [Summary Table](#)

Table 5-342. Instance Table

Instance Name	Physical Address
CPSW0	5280 03A4h + formula

Figure 5-171. CPSW_NC_ETH_MAC_PN_MAC_TX_GAP_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TX_GAP							
R/W							
Ch							
7	6	5	4	3	2	1	0
TX_GAP							
R/W							
Ch							

Table 5-343. CPSW_NC_ETH_MAC_PN_MAC_TX_GAP_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TX_GAP	R/W	Ch	Transmit Inter-Packet Gap - GMII modes - This is the default gap value and only bits 8:0 are used. This can be increased from 12 to increase the gap between packets. XGMII mode - In 10 gigabit mode this is the short gap rate and should be changed to 5000 (0x1388) to get approximately 200ppm faster when short gap is triggered and enabled.

5.1.2.172 CPSW_NC_ETH_MAC_PN_MAC_PORT_CONFIG_J Register

5.1.2.172.1 CPSW_NC_ETH_MAC_PN_MAC_PORT_CONFIG_J Register (Offset = 3A8h) [reset = 202h]

Enet Port N Port Configuration

Return to [Summary Table](#)

Table 5-344. Instance Table

Instance Name	Physical Address
CPSW0	5280 03A8h + formula

Figure 5-172. CPSW_NC_ETH_MAC_PN_MAC_PORT_CONFIG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						IET	XGMII
NONE						R	R
0h						1h	0h
7	6	5	4	3	2	1	0
INTERVLAN_ROUTES							
R							
2h							

Table 5-345. CPSW_NC_ETH_MAC_PN_MAC_PORT_CONFIG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	IET	R	1h	IET support
8	XGMII	R	0h	No XGMII support on this port
7:0	INTERVLAN_ROUTES	R	2h	The number of InterVLAN routes supported on this port (egress)

5.1.2.173 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_POINTER_REG_J Register

5.1.2.173.1 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_POINTER_REG_J Register (Offset = 3ACh) [reset = 0h]

Enet Port N Tx Egress InterVLAN Operation Pointer

Return to [Summary Table](#)

Table 5-346. Instance Table

Instance Name	Physical Address
CPSW0	5280 03ACh + formula

Figure 5-173. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_POINTER_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						POINTER	
NONE						R/W	
0h						0h	

Table 5-347. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_POINTER_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1:0	POINTER	R/W	0h	InterVLAN location pointer - This field points to the InterVLAN location that will be read/written by accesses to Enet_Pn_InterVLANx_A/B/C (the InterVLAN locations are accessed by a mailbox). Valid pointer locations are 1 to x (where x is the number of locations - pointer location zero is unused). For example, if configured with 2 intervlan routes then only the values of 1 and 2 are valid.

5.1.2.174 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_A_REG_J Register

5.1.2.174.1 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_A_REG_J Register (Offset = 3B0h) [reset = 0h]

Enet Port N Tx Egress InterVLAN A

Return to [Summary Table](#)

Table 5-348. Instance Table

Instance Name	Physical Address
CPSW0	5280 03B0h + formula

Figure 5-174. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_A_REG_J Name Register

31	30	29	28	27	26	25	24
DA_23_16							
R/W							
0h							
23	22	21	20	19	18	17	16
DA_31_24							
R/W							
0h							
15	14	13	12	11	10	9	8
DA_39_32							
R/W							
0h							
7	6	5	4	3	2	1	0
DA_47_40							
R/W							
0h							

Table 5-349. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_A_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	DA_23_16	R/W	0h	Destination Address bits 23:16
23:16	DA_31_24	R/W	0h	Destination Address bits 31:24
15:8	DA_39_32	R/W	0h	Destination Address bits 39:32
7:0	DA_47_40	R/W	0h	Destination Address bits 47:40

5.1.2.175 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_B_REG_J Register

5.1.2.175.1 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_B_REG_J Register (Offset = 3B4h) [reset = 0h]

Enet Port N Tx Egress InterVLAN B

Return to [Summary Table](#)

Table 5-350. Instance Table

Instance Name	Physical Address
CPSW0	5280 03B4h + formula

Figure 5-175. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_B_REG_J Name Register

31	30	29	28	27	26	25	24
SA_39_32							
R/W							
0h							
23	22	21	20	19	18	17	16
SA_47_40							
R/W							
0h							
15	14	13	12	11	10	9	8
DA_7_0							
R/W							
0h							
7	6	5	4	3	2	1	0
DA_15_8							
R/W							
0h							

Table 5-351. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_B_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SA_39_32	R/W	0h	Source Address bits 39:32
23:16	SA_47_40	R/W	0h	Source Address bits 47:40
15:8	DA_7_0	R/W	0h	Destination Address bits 7:0
7:0	DA_15_8	R/W	0h	Destination Address bits 15:8

5.1.2.176 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_C_REG_J Register

5.1.2.176.1 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_C_REG_J Register (Offset = 3B8h) [reset = 0h]

Enet Port N Tx Egress InterVLAN C

Return to [Summary Table](#)

Table 5-352. Instance Table

Instance Name	Physical Address
CPSW0	5280 03B8h + formula

Figure 5-176. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_C_REG_J Name Register

31	30	29	28	27	26	25	24
SA_7_0							
R/W							
0h							
23	22	21	20	19	18	17	16
SA_15_8							
R/W							
0h							
15	14	13	12	11	10	9	8
SA_23_16							
R/W							
0h							
7	6	5	4	3	2	1	0
SA_31_24							
R/W							
0h							

Table 5-353. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_C_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SA_7_0	R/W	0h	Source Address bits 7:0
23:16	SA_15_8	R/W	0h	Source Address bits 15:8
15:8	SA_23_16	R/W	0h	Source Address bits 23:16
7:0	SA_31_24	R/W	0h	Source Address bits 31:24

5.1.2.177 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_D_REG_J Register

5.1.2.177.1 CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_D_REG_J Register (Offset = 3BCh) [reset = 0h]

Enet Port N Tx Egress InterVLAN D

Return to [Summary Table](#)

Table 5-354. Instance Table

Instance Name	Physical Address
CPSW0	5280 03BCh + formula

Figure 5-177. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_D_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
DECREMENT_TTL	DEST_FORCE_UNTAGGED_EGRESS	REPLACE_DA_SA	REPLACE_VID	VID			
R/W	R/W	R/W	R/W	R/W			
0h	0h	0h	0h	0h			
7	6	5	4	3	2	1	0
VID							
R/W							
0h							

Table 5-355. CPSW_NC_ETH_MAC_PN_INTERVLAN_OPX_D_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	DECREMENT_TTL	R/W	0h	Decrement Time To Live - When set, the Time To Live (TTL) field in the header is decremented. IPV4 - Decrement the TTL byte and update the Header Checksum. IPV6 - Decrement the Hop Limit. note: When this bit is set, the ALE should be configured to send any IPv4/6 packet with a zero or one TTL field to the host with the ALE egress operation ttl_check bit. When this bit is cleared the TTL/Hop Limit fields are not checked or modified.
14	DEST_FORCE_UNTAGGED_EGRESS	R/W	0h	Destination VLAN Force Untagged Egress - When set, this bit indicates that the VLAN should be removed on egress for the routed packet. The replace_vid bit should be set for this bit to be used, otherwise force untagged egress comes from the address lookup engine.
13	REPLACE_DA_SA	R/W	0h	Replace Destination Address and Source Address - When set this bit indicates that the routed packet destination address should be replaced by da[47:0] and the source address should be replaced by sa[47:0].
12	REPLACE_VID	R/W	0h	Replace VLAN ID - When set this bit indicates that the VLAN ID should be replaced for the routed packet.
11:0	VID	R/W	0h	VLAN ID

5.1.2.178 CPSW_NC_ETH_MAC_PN_CUT_THRU_REG_J Register

5.1.2.178.1 CPSW_NC_ETH_MAC_PN_CUT_THRU_REG_J Register (Offset = 3C0h) [reset = 0h]

Enet Port N Cut Thru Priority Enable

Return to [Summary Table](#)

Table 5-356. Instance Table

Instance Name	Physical Address
CPSW0	5280 03C0h + formula

Figure 5-178. CPSW_NC_ETH_MAC_PN_CUT_THRU_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RX_PRI_CUT_THRU_EN							
R/W							
0h							
7	6	5	4	3	2	1	0
TX_PRI_CUT_THRU_EN							
R/W							
0h							

Table 5-357. CPSW_NC_ETH_MAC_PN_CUT_THRU_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	RX_PRI_CUT_THRU_EN	R/W	0h	Receive Cut Thru Priority Enable
7:0	TX_PRI_CUT_THRU_EN	R/W	0h	Transmit Cut Thru Priority Enable

5.1.2.179 CPSW_NC_ETH_MAC_PN_PORT_SPEED_REG_J Register

5.1.2.179.1 CPSW_NC_ETH_MAC_PN_PORT_SPEED_REG_J Register (Offset = 3C4h) [reset = 0h]

Enet Port Speed

Return to [Summary Table](#)

Table 5-358. Instance Table

Instance Name	Physical Address
CPSW0	5280 03C4h + formula

Figure 5-179. CPSW_NC_ETH_MAC_PN_PORT_SPEED_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED			PORT_SPEED_CHANGED	RESERVED			
NONE			R	NONE			
0h			0h	0h			
15	14	13	12	11	10	9	8
PORT_AUTO_SPEED				RESERVED			PORT_SPEED_AUTO_EN
R				NONE			R/W
0h				0h			0h
7	6	5	4	3	2	1	0
RESERVED				PORT_SPEED_MANUAL			
NONE				R/W			
0h				0h			

Table 5-359. CPSW_NC_ETH_MAC_PN_PORT_SPEED_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:21	RESERVED	NONE	0h	Reserved
20	PORT_SPEED_CHANGE D	R	0h	Speed Changed - Status bit that when set indicates the automatically detected port speed dropped from 100Mbps to 10Mbps or dropped from 2.5G to 1G. This bit is cleared to zero when the auto_speed_en bit is cleared to zero.
19:16	RESERVED	NONE	0h	Reserved
15:12	PORT_AUTO_SPEED	R	0h	Detected Auto Speed - This speed is the automatically detected port speed when auto_speed_en is set. This reflects the manual speed configuration when auto_speed_en is not set. If auto_speed_en is set, then this value transitions to a non-zero value when the hardware has finished the speed detection process.
11:9	RESERVED	NONE	0h	Reserved
8	PORT_SPEED_AUTO_E N	R/W	0h	Automatic Speed Detection Enable 0 - The port speed is configured manually. 1 - The port automatically detects the port speed.
7:4	RESERVED	NONE	0h	Reserved

Table 5-359. CPSW_NC_ETH_MAC_PN_PORT_SPEED_REG_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	PORT_SPEED_MANUAL	R/W	0h	Port Speed - This is the manual port speed that is written by software when auto_speed_en is not set. When auto_speed_en is zero and speed is zero the port is disabled for cut-thru operations. 0000 - Port speed disabled (not a port disable) 0001 - 10Mbps 0010 - 100Mbps 0011 - 1G 0100 - 2.5G 0101 - 5G 0110 - 10G 0111 through 1111 Reserved

5.1.2.180 CPSW_NC_EST_FETCH_LOC Register

5.1.2.180.1 CPSW_NC_EST_FETCH_LOC Register (Offset = 0h) [reset = 0h]

The Revision Register contains the ID and revision information.

Return to [Summary Table](#)

Table 5-360. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-180. CPSW_NC_EST_FETCH_LOC Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				LOC			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
LOC							
R/W							
0h							
7	6	5	4	3	2	1	0
LOC							
R/W							
0h							

Table 5-361. CPSW_NC_EST_FETCH_LOC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	RESERVED	NONE	0h	Reserved
21:0	LOC	R/W	0h	RAM Location

5.1.2.181 CPSW_NC_CPDMA_REGS_FH_IDVER_REG Register
5.1.2.181.1 CPSW_NC_CPDMA_REGS_FH_IDVER_REG Register (Offset = 0h) [reset = 18010Ah]

CPDMA FHost IDVER

 Return to [Summary Table](#)
Table 5-362. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-181. CPSW_NC_CPDMA_REGS_FH_IDVER_REG Name Register

31	30	29	28	27	26	25	24
FH_IDVER							
R							
18010Ah							
23	22	21	20	19	18	17	16
FH_IDVER							
R							
18010Ah							
15	14	13	12	11	10	9	8
FH_IDVER							
R							
18010Ah							
7	6	5	4	3	2	1	0
FH_IDVER							
R							
18010Ah							

Table 5-363. CPSW_NC_CPDMA_REGS_FH_IDVER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH_IDVER	R	18010Ah	CPDMA FHost IDVER

5.1.2.182 CPSW_NC_CPDMA_REGS_FH_CONTROL_REG Register

5.1.2.182.1 CPSW_NC_CPDMA_REGS_FH_CONTROL_REG Register (Offset = 4h) [reset = 0h]

CPDMA FHost Control Register

Return to [Summary Table](#)

Table 5-364. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-182. CPSW_NC_CPDMA_REGS_FH_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							FH_EN
NONE							R/W
0h							0h

Table 5-365. CPSW_NC_CPDMA_REGS_FH_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	FH_EN	R/W	0h	FHost Enable 0 - Disabled 1 - Enabled

5.1.2.183 CPSW_NC_CPDMA_REGS_FH_TEARDOWN_REG Register

5.1.2.183.1 CPSW_NC_CPDMA_REGS_FH_TEARDOWN_REG Register (Offset = 8h) [reset = 0h]

CPDMA FHost Teardown Register

Return to [Summary Table](#)**Table 5-366. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-183. CPSW_NC_CPDMA_REGS_FH_TEARDOWN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FH_TDN_CH			
NONE				R/W			
0h				0h			

Table 5-367. CPSW_NC_CPDMA_REGS_FH_TEARDOWN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	FH_TDN_CH	R/W	0h	CPDMA FHost Teardown Channel - FHost channel teardown is commanded by writing the encoded value of the channel to be torn down. The teardown register is read as zero. 000 - teardown channel 0 ... 111 - teardown channel 7

5.1.2.184 CPSW_NC_CPDMA_REGS_FH_CONTROL2_REG Register

5.1.2.184.1 CPSW_NC_CPDMA_REGS_FH_CONTROL2_REG Register (Offset = Ch) [reset = 0h]

CPDMA FHost Control Two Register

Return to [Summary Table](#)

Table 5-368. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-184. CPSW_NC_CPDMA_REGS_FH_CONTROL2_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH_EOQ_INT							
R/W							
0h							

Table 5-369. CPSW_NC_CPDMA_REGS_FH_CONTROL2_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	FH_EOQ_INT	R/W	0h	FHost Interrupt on EOQ only - When set, a corresponding channel issues an FH_PEND[7:0] interrupt only on end of queue (EOQ). When clear, a corresponding channel issues an interrupt at every end of packet (EOP).

5.1.2.185 CPSW_NC_CPDMA_REGS_TH_IDVER_REG Register
5.1.2.185.1 CPSW_NC_CPDMA_REGS_TH_IDVER_REG Register (Offset = 10h) [reset = 18010Ah]

CPDMA THost IDVER

 Return to [Summary Table](#)
Table 5-370. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-185. CPSW_NC_CPDMA_REGS_TH_IDVER_REG Name Register

31	30	29	28	27	26	25	24
TH_IDVER							
R							
18010Ah							
23	22	21	20	19	18	17	16
TH_IDVER							
R							
18010Ah							
15	14	13	12	11	10	9	8
TH_IDVER							
R							
18010Ah							
7	6	5	4	3	2	1	0
TH_IDVER							
R							
18010Ah							

Table 5-371. CPSW_NC_CPDMA_REGS_TH_IDVER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH_IDVER	R	18010Ah	CPDMA THost IDVER

5.1.2.186 CPSW_NC_CPDMA_REGS_TH_CONTROL_REG Register

5.1.2.186.1 CPSW_NC_CPDMA_REGS_TH_CONTROL_REG Register (Offset = 14h) [reset = 0h]

CPDMA THost Control Register

Return to [Summary Table](#)

Table 5-372. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-186. CPSW_NC_CPDMA_REGS_TH_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							TH_EN
NONE							R/W
0h							0h

Table 5-373. CPSW_NC_CPDMA_REGS_TH_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TH_EN	R/W	0h	THost DMA Enable 0 - Disabled 1 - Enabled

5.1.2.187 CPSW_NC_CPDMA_REGS_TH_TEARDOWN_REG Register
5.1.2.187.1 CPSW_NC_CPDMA_REGS_TH_TEARDOWN_REG Register (Offset = 18h) [reset = 0h]

CPDMA THost Teardown Register

 Return to [Summary Table](#)
Table 5-374. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-187. CPSW_NC_CPDMA_REGS_TH_TEARDOWN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					TH_TDN_CH		
NONE					R/W		
0h					0h		

Table 5-375. CPSW_NC_CPDMA_REGS_TH_TEARDOWN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	TH_TDN_CH	R/W	0h	THost Teardown Channel - THost channel teardown is commanded by writing the encoded value of the channel to be torn down. The teardown register is read as zero. 000 - teardown channel 0 ... 111 - teardown channel 7

5.1.2.188 CPSW_NC_CPDMA_REGS_SOFT_RESET_REG Register

5.1.2.188.1 CPSW_NC_CPDMA_REGS_SOFT_RESET_REG Register (Offset = 1Ch) [reset = 0h]

CPDMA Soft Reset Register

Return to [Summary Table](#)

Table 5-376. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-188. CPSW_NC_CPDMA_REGS_SOFT_RESET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SOFT_RESET
NONE							R/W
0h							0h

Table 5-377. CPSW_NC_CPDMA_REGS_SOFT_RESET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SOFT_RESET	R/W	0h	Software reset - Writing a one to this bit causes the entire CPSW logic to be reset. Software reset occurs when the DMA Controllers are in an idle state to avoid locking up the VBUSP bus. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred.

5.1.2.189 CPSW_NC_CPDMA_REGS_CONTROL_REG Register

5.1.2.189.1 CPSW_NC_CPDMA_REGS_CONTROL_REG Register (Offset = 20h) [reset = 0h]

CPDMA Control Register

Return to [Summary Table](#)**Table 5-378. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-189. CPSW_NC_CPDMA_REGS_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							FH_OWNERSH IP
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
TH_CH_OVER RIDE	TH_TS_ENCAP	TH_VLAN_ENC AP	TH_CEF	CMD_IDLE	TH_OFFLEN_B LOCK	TH_OWNERSH IP	FH_PTYPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-379. CPSW_NC_CPDMA_REGS_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	FH_OWNERSHIP	R/W	0h	CPDMA FHost Ownership Write Bit Value. 0 - The CPDMA writes the FHost buffer descriptor ownership bit to zero at the end of packet processing as specified in CPPI 3.0. 1 - The CPDMA writes the FHost buffer descriptor ownership bit to one at the end of packet processing. Users who do not use the ownership mechanism can use this mode to preclude the necessity of software having to set this bit each time the buffer descriptor is used. Software must set this bit when building the packet chain.
7	TH_CH_OVERRIDE	R/W	0h	CPDMA THost Channel Classification Match Override Enable 0 - The THost channel is not overridden with the ALE classification match. 1 - The THOST channel is overridden with the lower 3-bits of the ALE classification match value (if a classification match occurred).
6	TH_TS_ENCAP	R/W	0h	CPDMA THost Packet Timestamp Encapsulation 0 - THost packets do not contain a 64-bit timestamp 1 - THost packets contain a 64-bit timestamp prepended to the packet data (32-bit lsword first).
5	TH_VLAN_ENCAP	R/W	0h	CPDMA THost Packet VLAN Encapsulation 0 - THost packets are not VLAN encapsulated 1 - THost packets are VLAN encapsulated

Table 5-379. CPSW_NC_CPDMA_REGS_CONTROL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	TH_CEF	R/W	0h	CPDMA THost Copy Error Frames Enable - Enables THost DMA overrun frames to be transferred to memory (up to the point of buffer overrun). The overrun error bit will be set in the frame EOP buffer descriptor. Overrun frame data will be filtered when thost_cef is not set. THost frames with other error bits set are not affected by this bit. This is related only to frames that overrun on the THost DMA due to buffer limitations. 0 - Frames containing overrun errors are filtered. 1 - Frames containing overrun errors are transferred to memory.
3	CMD_IDLE	R/W	0h	CPDMA Command Idle 0 - Idle not commanded 1 - Idle Commanded (read idle in CPDMA_Status register)
2	TH_OFFLEN_BLOCK	R/W	0h	CPDMA THost Offset/Length word write block 0 - Do not block the DMA writes to the THost buffer descriptor offset/buffer length word. The offset/buffer length word is written as specified in CPPI 3.0. 1 - Block all CPDMA DMA controller writes to the THost buffer descriptor offset/buffer length words during CPPI packet processing. When this bit is set, the CPDMA will never write the third word to any THost buffer descriptor.
1	TH_OWNERSHIP	R/W	0h	CPDMA THost Ownership Write Bit Value 0 - The CPDMA writes the THost buffer descriptor ownership bit to zero at the end of packet processing as specified in CPPI 3.0. 1 - The CPDMA writes the THost buffer descriptor ownership bit to one at the end of packet processing. Users who do not use the ownership mechanism can use this mode to preclude the necessity of software having to set this bit each time the buffer descriptor is used. Software must set this bit when building the packet chain.
0	FH_PTYPE	R/W	0h	CPDMA FHost Queue Priority Type 0 - The queue uses a round robin scheme to select the next channel. 1 - The queue uses a fixed (channel 7 highest priority) priority scheme to select the next channel.

5.1.2.190 CPSW_NC_CPDMA_REGS_STATUS_REG Register

5.1.2.190.1 CPSW_NC_CPDMA_REGS_STATUS_REG Register (Offset = 24h) [reset = 80000000h]

CPDMA Status Register

Return to [Summary Table](#)**Table 5-380. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-190. CPSW_NC_CPDMA_REGS_STATUS_REG Name Register

31	30	29	28	27	26	25	24
IDLE	RESERVED						
R	NONE						
1h	0h						
23	22	21	20	19	18	17	16
FH_HOST_ERROR_CODE				RESERVED	FH_ERR_CH		
R				NONE	R		
0h				0h	0h		
15	14	13	12	11	10	9	8
TH_HOST_ERROR_CODE				RESERVED	TH_ERR_CH		
R				NONE	R		
0h				0h	0h		
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-381. CPSW_NC_CPDMA_REGS_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	IDLE	R	1h	CPDMA Idle Status Bit - Indicates when set that the CPDMA is not transferring a packet FHost or THost.
30:24	RESERVED	NONE	0h	Reserved
23:20	FH_HOST_ERROR_CODE	R	0h	CPDMA FHost Error Code - This field is set to indicate CPDMA detected FHost DMA related host errors. The host should read this field after a HOST_ERR_INT to determine the error. Host error Interrupts require hardware reset in order to recover. A zero packet length is an error, but it is not detected. 0000 - No error 0001 - SOP error 0010 - Ownership bit not set in SOP buffer 0011 - Zero Next Buffer Descriptor Pointer Without EOP 0100 - Zero Buffer Pointer 0101 - Zero Buffer Length 0110 - Packet Length Error (sum of buffers < packet length) 0111 - reserved ... 1111 - reserved
19	RESERVED	NONE	0h	Reserved
18:16	FH_ERR_CH	R	0h	CPDMA FHost Error Channel - This field indicates the FHost channel that had a host error. 000 - The host error occurred on TX channel 0 ... 111 - The host error occurred on TX channel 7

Table 5-381. CPSW_NC_CPDMA_REGS_STATUS_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:12	TH_HOST_ERROR_CODE	R	0h	CPDMA THost Error Code - This field is set to indicate CPDMA detected RX DMA related host errors. The host should read this field after a HOST_ERR_INT to determine the error. Host error Interrupts require hardware reset in order to recover. 0000 - No error 0001 - reserved 0010 - Ownership bit not set in input buffer. 0011 - reserved 0100 - Zero Buffer Pointer. 0101 - Zero buffer length on non-SOP descriptor 0110 - SOP buffer length not greater than offset ... 1111 - reserved
11	RESERVED	NONE	0h	Reserved
10:8	TH_ERR_CH	R	0h	CPDMA THost Host Error Channel - This field indicates which THost channel had a host error. 000 - The host error occurred on THost channel 0 ... 111 - The host error occurred on RX channel 7
7:0	RESERVED	NONE	0h	Reserved

5.1.2.191 CPSW_NC_CPDMA_REGS_TH_BUFFER_OFFSET_REG Register

5.1.2.191.1 CPSW_NC_CPDMA_REGS_TH_BUFFER_OFFSET_REG Register (Offset = 28h) [reset = 0h]

CPDMA THost Buffer Offset Register

Return to [Summary Table](#)

Table 5-382. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h

Figure 5-191. CPSW_NC_CPDMA_REGS_TH_BUFFER_OFFSET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				TH_BUFFER_OFFSET			
NONE				R/W			
0h				0h			
7	6	5	4	3	2	1	0
TH_BUFFER_OFFSET							
R/W							
0h							

Table 5-383. CPSW_NC_CPDMA_REGS_TH_BUFFER_OFFSET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:0	TH_BUFFER_OFFSET	R/W	0h	CPDMA THost Buffer Offset Value - The <code>thost_buffer_offset</code> will be written by the port into each frame SOP buffer descriptor <code>buffer_offset</code> field. The frame data will begin after the <code>thost_buffer_offset</code> value of bytes. A value of 0x0 indicates that there are no unused bytes at the beginning of the data and that valid data begins on the first byte of the buffer. A value of 0xF (decimal 15) indicates that the first 15 bytes of the buffer are to be ignored by the port and that valid buffer data starts on byte 16 of the buffer. This value is used for all channels.

5.1.2.192 CPSW_NC_CPDMA_REGS_EMULATION_CONTROL_REG Register

5.1.2.192.1 CPSW_NC_CPDMA_REGS_EMULATION_CONTROL_REG Register (Offset = 2Ch) [reset = 0h]

CPDMA Emulation Control Register

Return to [Summary Table](#)

Table 5-384. Instance Table

Instance Name	Physical Address
CPSW0	5280 002Ch

Figure 5-192. CPSW_NC_CPDMA_REGS_EMULATION_CONTROL_REG Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED	FREE	SOFT
NONE								R/W	R/W	
0h								0h	0h	

Table 5-385. CPSW_NC_CPDMA_REGS_EMULATION_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	FREE	R/W	0h	CPDMA Free bit
0	SOFT	R/W	0h	CPDMA Soft bit

5.1.2.193 CPSW_NC_CPDMA_INT_FH_INTSTAT_RAW_REG Register

5.1.2.193.1 CPSW_NC_CPDMA_INT_FH_INTSTAT_RAW_REG Register (Offset = 0h) [reset = 0h]

CPDMA FHost Interrupt Status RAW

Return to [Summary Table](#)

Table 5-386. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-193. CPSW_NC_CPDMA_INT_FH_INTSTAT_RAW_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH7_PEND_RA W	FH6_PEND_RA W	FH5_PEND_RA W	FH4_PEND_RA W	FH3_PEND_RA W	FH2_PEND_RA W	FH1_PEND_RA W	FH0_PEND_RA W
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-387. CPSW_NC_CPDMA_INT_FH_INTSTAT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	FH7_PEND_RAW	R	0h	CPDMA FHost Channel 7 Interrupt Pending RAW read (before mask)
6	FH6_PEND_RAW	R	0h	CPDMA FHost Channel 6 Interrupt Pending RAW read (before mask)
5	FH5_PEND_RAW	R	0h	CPDMA FHost Channel 5 Interrupt Pending RAW read (before mask)
4	FH4_PEND_RAW	R	0h	CPDMA FHost Channel 4 Interrupt Pending RAW read (before mask)
3	FH3_PEND_RAW	R	0h	CPDMA FHost Channel 3 Interrupt Pending RAW read (before mask)
2	FH2_PEND_RAW	R	0h	CPDMA FHost Channel 2 Interrupt Pending RAW read (before mask)
1	FH1_PEND_RAW	R	0h	CPDMA FHost Channel 1 Interrupt Pending RAW read (before mask)
0	FH0_PEND_RAW	R	0h	CPDMA FHost Channel 0 Interrupt Pending RAW read (before mask)

5.1.2.194 CPSW_NC_CPDMA_INT_FH_INTSTAT_MASKED_REG Register

5.1.2.194.1 CPSW_NC_CPDMA_INT_FH_INTSTAT_MASKED_REG Register (Offset = 4h) [reset = 0h]

CPDMA FHost Interrupt Status MASKED

Return to [Summary Table](#)

Table 5-388. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-194. CPSW_NC_CPDMA_INT_FH_INTSTAT_MASKED_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH7_PEND_M ASKED	FH6_PEND_M ASKED	FH5_PEND_M ASKED	FH4_PEND_M ASKED	FH3_PEND_M ASKED	FH2_PEND_M ASKED	FH1_PEND_M ASKED	FH0_PEND_M ASKED
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-389. CPSW_NC_CPDMA_INT_FH_INTSTAT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	FH7_PEND_MASKED	R	0h	CPDMA FHost Channel 7 Interrupt Pending MASKED interrupt read
6	FH6_PEND_MASKED	R	0h	CPDMA FHost Channel 6 Interrupt Pending MASKED interrupt read
5	FH5_PEND_MASKED	R	0h	CPDMA FHost Channel 5 Interrupt Pending MASKED interrupt read
4	FH4_PEND_MASKED	R	0h	CPDMA FHost Channel 4 Interrupt Pending MASKED interrupt read
3	FH3_PEND_MASKED	R	0h	CPDMA FHost Channel 3 Interrupt Pending MASKED interrupt read
2	FH2_PEND_MASKED	R	0h	CPDMA FHost Channel 2 Interrupt Pending MASKED interrupt read
1	FH1_PEND_MASKED	R	0h	CPDMA FHost Channel 1 Interrupt Pending MASKED interrupt read
0	FH0_PEND_MASKED	R	0h	CPDMA FHost Channel 0 Interrupt Pending MASKED interrupt read

5.1.2.195 CPSW_NC_CPDMA_INT_FH_INTMASK_SET_REG Register

5.1.2.195.1 CPSW_NC_CPDMA_INT_FH_INTMASK_SET_REG Register (Offset = 8h) [reset = 0h]

CPDMA FHost Interrupt Masked SET

Return to [Summary Table](#)

Table 5-390. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-195. CPSW_NC_CPDMA_INT_FH_INTMASK_SET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH7_PEND_M ASKED_SET	FH6_PEND_M ASKED_SET	FH5_PEND_M ASKED_SET	FH4_PEND_M ASKED_SET	FH3_PEND_M ASKED_SET	FH2_PEND_M ASKED_SET	FH1_PEND_M ASKED_SET	FH0_PEND_M ASKED_SET
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-391. CPSW_NC_CPDMA_INT_FH_INTMASK_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	FH7_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 7 Interrupt Pending MASKED Set - write one to enable interrupt
6	FH6_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 6 Interrupt Pending MASKED Set - write one to enable interrupt
5	FH5_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 5 Interrupt Pending MASKED Set - write one to enable interrupt
4	FH4_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 4 Interrupt Pending MASKED Set - write one to enable interrupt
3	FH3_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 3 Interrupt Pending MASKED Set - write one to enable interrupt
2	FH2_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 2 Interrupt Pending MASKED Set - write one to enable interrupt
1	FH1_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 1 Interrupt Pending MASKED Set - write one to enable interrupt
0	FH0_PEND_MASKED_SET	R/W1TS	0h	CPDMA FHost Channel 0 Interrupt Pending MASKED Set - write one to enable interrupt

5.1.2.196 CPSW_NC_CPDMA_INT_FH_INTMASK_CLEAR_REG Register

5.1.2.196.1 CPSW_NC_CPDMA_INT_FH_INTMASK_CLEAR_REG Register (Offset = Ch) [reset = 0h]

CPDMA FHost Interrupt Masked CLR

Return to [Summary Table](#)

Table 5-392. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-196. CPSW_NC_CPDMA_INT_FH_INTMASK_CLEAR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
FH7_PEND_M ASKED_CLR	FH6_PEND_M ASKED_CLR	FH5_PEND_M ASKED_CLR	FH4_PEND_M ASKED_CLR	FH3_PEND_M ASKED_CLR	FH2_PEND_M ASKED_CLR	FH1_PEND_M ASKED_CLR	FH0_PEND_M ASKED_CLR
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-393. CPSW_NC_CPDMA_INT_FH_INTMASK_CLEAR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	FH7_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 7 Interrupt Pending MASKED Clr - write one to disable interrupt
6	FH6_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 6 Interrupt Pending MASKED Clr - write one to disable interrupt
5	FH5_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 5 Interrupt Pending MASKED Clr - write one to disable interrupt
4	FH4_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 4 Interrupt Pending MASKED Clr - write one to disable interrupt
3	FH3_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 3 Interrupt Pending MASKED Clr - write one to disable interrupt
2	FH2_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 2 Interrupt Pending MASKED Clr - write one to disable interrupt
1	FH1_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 1 Interrupt Pending MASKED Clr - write one to disable interrupt
0	FH0_PEND_MASKED_CLR	R/W1TC	0h	CPDMA FHost Channel 0 Interrupt Pending MASKED Clr - write one to disable interrupt

5.1.2.197 CPSW_NC_CPDMA_INT_IN_VECTOR_REG Register

5.1.2.197.1 CPSW_NC_CPDMA_INT_IN_VECTOR_REG Register (Offset = 10h) [reset = 0h]

CPDMA DMA IN Vector

Return to [Summary Table](#)

Table 5-394. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-197. CPSW_NC_CPDMA_INT_IN_VECTOR_REG Name Register

31	30	29	28	27	26	25	24
DMA_IN_VECTOR							
R							
0h							
23	22	21	20	19	18	17	16
DMA_IN_VECTOR							
R							
0h							
15	14	13	12	11	10	9	8
DMA_IN_VECTOR							
R							
0h							
7	6	5	4	3	2	1	0
DMA_IN_VECTOR							
R							
0h							

Table 5-395. CPSW_NC_CPDMA_INT_IN_VECTOR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DMA_IN_VECTOR	R	0h	The value of CPDMA_In_Vector is reset to zero, but will change to the IN_VECTOR input bus value one clock after reset is deasserted. Thereafter, this value will change to a new IN_VECTOR input value one clock after the IN_VECTOR value changes.

5.1.2.198 CPSW_NC_CPDMA_INT_EOI_VECTOR_REG Register

5.1.2.198.1 CPSW_NC_CPDMA_INT_EOI_VECTOR_REG Register (Offset = 14h) [reset = 0h]

The CPDMA_EOI_VECTOR(4:0) output bus reflects the value written to this location one VBUSP_GCLK cycle after a write to this location. The EOI_WR signal is asserted for a single clock cycle after a latency of two VBUSP_GCLK cycles when a write is performed to this location.

Return to [Summary Table](#)

Table 5-396. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-198. CPSW_NC_CPDMA_INT_EOI_VECTOR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				DMA_EOI_VECTOR			
NONE				R/W			
0h				0h			

Table 5-397. CPSW_NC_CPDMA_INT_EOI_VECTOR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	DMA_EOI_VECTOR	R/W	0h	CPDMA DMA EOI Vector

5.1.2.199 CPSW_NC_CPDMA_INT_TH_INTSTAT_RAW_REG Register

5.1.2.199.1 CPSW_NC_CPDMA_INT_TH_INTSTAT_RAW_REG Register (Offset = 20h) [reset = 0h]

CPDMA Receive Interrupt Status RAW

Return to [Summary Table](#)

Table 5-398. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-199. CPSW_NC_CPDMA_INT_TH_INTSTAT_RAW_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH7_THRESH_PEND_RAW	TH6_THRESH_PEND_RAW	TH5_THRESH_PEND_RAW	TH4_THRESH_PEND_RAW	TH3_THRESH_PEND_RAW	TH2_THRESH_PEND_RAW	TH1_THRESH_PEND_RAW	TH0_THRESH_PEND_RAW
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TH7_PEND_RAW	TH6_PEND_RAW	TH5_PEND_RAW	TH4_PEND_RAW	TH3_PEND_RAW	TH2_PEND_RAW	TH1_PEND_RAW	TH0_PEND_RAW
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-399. CPSW_NC_CPDMA_INT_TH_INTSTAT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	TH7_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 7 Threshold Interrupt Pending RAW read (before mask)
14	TH6_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 6 Threshold Interrupt Pending RAW read (before mask)
13	TH5_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 5 Threshold Interrupt Pending RAW read (before mask)
12	TH4_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 4 Threshold Interrupt Pending RAW read (before mask)
11	TH3_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 3 Threshold Interrupt Pending RAW read (before mask)
10	TH2_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 2 Threshold Interrupt Pending RAW read (before mask)
9	TH1_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 1 Threshold Interrupt Pending RAW read (before mask)
8	TH0_THRESH_PEND_RAW	R	0h	CPDMA Receive Channel 0 Threshold Interrupt Pending RAW read (before mask)
7	TH7_PEND_RAW	R	0h	CPDMA Receive Channel 7 Interrupt Pending RAW read (before mask)
6	TH6_PEND_RAW	R	0h	CPDMA Receive Channel 6 Interrupt Pending RAW read (before mask)

Table 5-399. CPSW_NC_CPDMA_INT_TH_INTSTAT_RAW_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	TH5_PEND_RAW	R	0h	CPDMA Receive Channel 5 Interrupt Pending RAW read (before mask)
4	TH4_PEND_RAW	R	0h	CPDMA Receive Channel 4 Interrupt Pending RAW read (before mask)
3	TH3_PEND_RAW	R	0h	CPDMA Receive Channel 3 Interrupt Pending RAW read (before mask)
2	TH2_PEND_RAW	R	0h	CPDMA Receive Channel 2 Interrupt Pending RAW read (before mask)
1	TH1_PEND_RAW	R	0h	CPDMA Receive Channel 1 Interrupt Pending RAW read (before mask)
0	TH0_PEND_RAW	R	0h	CPDMA Receive Channel 0 Interrupt Pending RAW read (before mask)

5.1.2.200 CPSW_NC_CPDMA_INT_TH_INTSTAT_MASKED_REG Register

5.1.2.200.1 CPSW_NC_CPDMA_INT_TH_INTSTAT_MASKED_REG Register (Offset = 24h) [reset = 0h]

CPDMA Receive Interrupt Status MASKED

Return to [Summary Table](#)

Table 5-400. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-200. CPSW_NC_CPDMA_INT_TH_INTSTAT_MASKED_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH7_THRESH_PEND_MASKE D	TH6_THRESH_PEND_MASKE D	TH5_THRESH_PEND_MASKE D	TH4_THRESH_PEND_MASKE D	TH3_THRESH_PEND_MASKE D	TH2_THRESH_PEND_MASKE D	TH1_THRESH_PEND_MASKE D	TH0_THRESH_PEND_MASKE D
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TH7_PEND_M ASKED	TH6_PEND_M ASKED	TH5_PEND_M ASKED	TH4_PEND_M ASKED	TH3_PEND_M ASKED	TH2_PEND_M ASKED	TH1_PEND_M ASKED	TH0_PEND_M ASKED
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-401. CPSW_NC_CPDMA_INT_TH_INTSTAT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	TH7_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 7 Threshold Interrupt Pending MASKED read
14	TH6_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 6 Threshold Interrupt Pending MASKED read
13	TH5_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 5 Threshold Interrupt Pending MASKED read
12	TH4_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 4 Threshold Interrupt Pending MASKED read
11	TH3_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 3 Threshold Interrupt Pending MASKED read
10	TH2_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 2 Threshold Interrupt Pending MASKED read
9	TH1_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 1 Threshold Interrupt Pending MASKED read
8	TH0_THRESH_PEND_M ASKED	R	0h	CPDMA Receive Channel 0 Threshold Interrupt Pending MASKED read
7	TH7_PEND_MASKED	R	0h	CPDMA Receive Channel 7 Interrupt Pending MASKED read
6	TH6_PEND_MASKED	R	0h	CPDMA Receive Channel 6 Interrupt Pending MASKED read
5	TH5_PEND_MASKED	R	0h	CPDMA Receive Channel 5 Interrupt Pending MASKED read

**Table 5-401. CPSW_NC_CPDMA_INT_TH_INTSTAT_MASKED_REG Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
4	TH4_PEND_MASKED	R	0h	CPDMA Receive Channel 4 Interrupt Pending MASKED read
3	TH3_PEND_MASKED	R	0h	CPDMA Receive Channel 3 Interrupt Pending MASKED read
2	TH2_PEND_MASKED	R	0h	CPDMA Receive Channel 2 Interrupt Pending MASKED read
1	TH1_PEND_MASKED	R	0h	CPDMA Receive Channel 1 Interrupt Pending MASKED read
0	TH0_PEND_MASKED	R	0h	CPDMA Receive Channel 0 Interrupt Pending MASKED read

5.1.2.201 CPSW_NC_CPDMA_INT_TH_INTMASK_SET_REG Register

5.1.2.201.1 CPSW_NC_CPDMA_INT_TH_INTMASK_SET_REG Register (Offset = 28h) [reset = 0h]

CPDMA THost Interrupt Masked SET

Return to [Summary Table](#)

Table 5-402. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h

Figure 5-201. CPSW_NC_CPDMA_INT_TH_INTMASK_SET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH7_THRESH_PEND_MASKE_D_SET	TH6_THRESH_PEND_MASKE_D_SET	TH5_THRESH_PEND_MASKE_D_SET	TH4_THRESH_PEND_MASKE_D_SET	TH3_THRESH_PEND_MASKE_D_SET	TH2_THRESH_PEND_MASKE_D_SET	TH1_THRESH_PEND_MASKE_D_SET	TH0_THRESH_PEND_MASKE_D_SET
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TH7_PEND_MASKED_SET	TH6_PEND_MASKED_SET	TH5_PEND_MASKED_SET	TH4_PEND_MASKED_SET	TH3_PEND_MASKED_SET	TH2_PEND_MASKED_SET	TH1_PEND_MASKED_SET	TH0_PEND_MASKED_SET
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-403. CPSW_NC_CPDMA_INT_TH_INTMASK_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	TH7_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 7 Threshold Interrupt Pending SET - write one to enable interrupt
14	TH6_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 6 Threshold Interrupt Pending SET - write one to enable interrupt
13	TH5_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 5 Threshold Interrupt Pending SET - write one to enable interrupt
12	TH4_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 4 Threshold Interrupt Pending SET - write one to enable interrupt
11	TH3_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 3 Threshold Interrupt Pending SET - write one to enable interrupt
10	TH2_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 2 Threshold Interrupt Pending SET - write one to enable interrupt
9	TH1_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 1 Threshold Interrupt Pending SET - write one to enable interrupt
8	TH0_THRESH_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 0 Threshold Interrupt Pending SET - write one to enable interrupt
7	TH7_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 7 Interrupt Pending SET - write one to enable interrupt
6	TH6_PEND_MASKED_SET	R/W1TS	0h	CPDMA THost Channel 6 Interrupt Pending SET - write one to enable interrupt

Table 5-403. CPSW_NC_CPDMA_INT_TH_INTMASK_SET_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	TH5_PEND_MASKED_SET	RW1TS	0h	CPDMA THost Channel 5 Interrupt Pending SET - write one to enable interrupt
4	TH4_PEND_MASKED_SET	RW1TS	0h	CPDMA THost Channel 4 Interrupt Pending SET - write one to enable interrupt
3	TH3_PEND_MASKED_SET	RW1TS	0h	CPDMA THost Channel 3 Interrupt Pending SET - write one to enable interrupt
2	TH2_PEND_MASKED_SET	RW1TS	0h	CPDMA THost Channel 2 Interrupt Pending SET - write one to enable interrupt
1	TH1_PEND_MASKED_SET	RW1TS	0h	CPDMA THost Channel 1 Interrupt Pending SET - write one to enable interrupt
0	TH0_PEND_MASKED_SET	RW1TS	0h	CPDMA THost Channel 0 Interrupt Pending SET - write one to enable interrupt

5.1.2.202 CPSW_NC_CPDMA_INT_TH_INTMASK_CLEAR_REG Register

5.1.2.202.1 CPSW_NC_CPDMA_INT_TH_INTMASK_CLEAR_REG Register (Offset = 2Ch) [reset = 0h]

CPDMA THost Interrupt Masked CLR

Return to [Summary Table](#)

Table 5-404. Instance Table

Instance Name	Physical Address
CPSW0	5280 002Ch

Figure 5-202. CPSW_NC_CPDMA_INT_TH_INTMASK_CLEAR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH7_THRESH_PEND_MASKE_D_CLR	TH6_THRESH_PEND_MASKE_D_CLR	TH5_THRESH_PEND_MASKE_D_CLR	TH4_THRESH_PEND_MASKE_D_CLR	TH3_THRESH_PEND_MASKE_D_CLR	TH2_THRESH_PEND_MASKE_D_CLR	TH1_THRESH_PEND_MASKE_D_CLR	TH0_THRESH_PEND_MASKE_D_CLR
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TH7_PEND_MASKED_CLR	TH6_PEND_MASKED_CLR	TH5_PEND_MASKED_CLR	TH4_PEND_MASKED_CLR	TH3_PEND_MASKED_CLR	TH2_PEND_MASKED_CLR	TH1_PEND_MASKED_CLR	TH0_PEND_MASKED_CLR
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-405. CPSW_NC_CPDMA_INT_TH_INTMASK_CLEAR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	TH7_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 7 Threshold Interrupt Pending CLR - write one to disable interrupt
14	TH6_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 6 Threshold Interrupt Pending CLR - write one to disable interrupt
13	TH5_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 5 Threshold Interrupt Pending CLR - write one to disable interrupt
12	TH4_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 4 Threshold Interrupt Pending CLR - write one to disable interrupt
11	TH3_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 3 Threshold Interrupt Pending CLR - write one to disable interrupt
10	TH2_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 2 Threshold Interrupt Pending CLR - write one to disable interrupt
9	TH1_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 1 Threshold Interrupt Pending CLR - write one to disable interrupt
8	TH0_THRESH_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 0 Threshold Interrupt Pending CLR - write one to disable interrupt
7	TH7_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 7 Interrupt Pending CLR - write one to disable interrupt
6	TH6_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 6 Interrupt Pending CLR - write one to disable interrupt

**Table 5-405. CPSW_NC_CPDMA_INT_TH_INTMASK_CLEAR_REG Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
5	TH5_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 5 Interrupt Pending CLR - write one to disable interrupt
4	TH4_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 4 Interrupt Pending CLR - write one to disable interrupt
3	TH3_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 3 Interrupt Pending CLR - write one to disable interrupt
2	TH2_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 2 Interrupt Pending CLR - write one to disable interrupt
1	TH1_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 1 Interrupt Pending CLR - write one to disable interrupt
0	TH0_PEND_MASKED_CLR	R/W1TC	0h	CPDMA THost Channel 0 Interrupt Pending CLR - write one to disable interrupt

5.1.2.203 CPSW_NC_CPDMA_INT_INTSTAT_RAW_REG Register

5.1.2.203.1 CPSW_NC_CPDMA_INT_INTSTAT_RAW_REG Register (Offset = 30h) [reset = 0h]

CPDMA DMA Interrupt Status RAW

Return to [Summary Table](#)**Table 5-406. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0030h

Figure 5-203. CPSW_NC_CPDMA_INT_INTSTAT_RAW_REG Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED						HOST_PEND_RAW	STAT_PEND_RAW		
NONE						R	R		
0h						0h	0h		

Table 5-407. CPSW_NC_CPDMA_INT_INTSTAT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	HOST_PEND_RAW	R	0h	CPDMA HOST Interrupt Pending RAW - read (before mask)
0	STAT_PEND_RAW	R	0h	CPDMA Statistics Interrupt Pending RAW - read (before mask)

5.1.2.204 CPSW_NC_CPDMA_INT_INTSTAT_MASKED_REG Register

5.1.2.204.1 CPSW_NC_CPDMA_INT_INTSTAT_MASKED_REG Register (Offset = 34h) [reset = 0h]

CPDMA DMA Interrupt Status MASKED

Return to [Summary Table](#)

Table 5-408. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-204. CPSW_NC_CPDMA_INT_INTSTAT_MASKED_REG Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	HOST_PEND	STAT_PEND
RESERVED							R	R	
NONE									
0h							0h	0h	

Table 5-409. CPSW_NC_CPDMA_INT_INTSTAT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	HOST_PEND	R	0h	CPDMA HOST Interrupt Pending MASKED read
0	STAT_PEND	R	0h	CPDMA Statistics Interrupt Pending MASKED read

5.1.2.205 CPSW_NC_CPDMA_INT_INTMASK_SET_REG Register

5.1.2.205.1 CPSW_NC_CPDMA_INT_INTMASK_SET_REG Register (Offset = 38h) [reset = 0h]

CPDMA DMA Interrupt Status SET

Return to [Summary Table](#)**Table 5-410. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0038h

Figure 5-205. CPSW_NC_CPDMA_INT_INTMASK_SET_REG Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						HOST_PEND_MASKED_SET	STAT_PEND_MASKED_SET			
NONE						R/W1TS	R/W1TS			
0h						0h	0h			

Table 5-411. CPSW_NC_CPDMA_INT_INTMASK_SET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	HOST_PEND_MASKED_SET	R/W1TS	0h	CPDMA HOST Interrupt Masked SET - write one to enable interrupt
0	STAT_PEND_MASKED_SET	R/W1TS	0h	CPDMA Statistics Interrupt Masked SET - write one to enable interrupt

5.1.2.206 CPSW_NC_CPDMA_INT_INTMASK_CLEAR_REG Register

5.1.2.206.1 CPSW_NC_CPDMA_INT_INTMASK_CLEAR_REG Register (Offset = 3Ch) [reset = 0h]

CPDMA DMA Interrupt Status CLR

Return to [Summary Table](#)

Table 5-412. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch

Figure 5-206. CPSW_NC_CPDMA_INT_INTMASK_CLEAR_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						HOST_PEND_MASKED_CLR	STAT_PEND_M ASKED_CLR
NONE						R/W1TS	R/W1TS
0h						0h	0h

Table 5-413. CPSW_NC_CPDMA_INT_INTMASK_CLEAR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	HOST_PEND_MASKED_CLR	R/W1TS	0h	CPDMA HOST Interrupt Masked CLR - write one to disable interrupt
0	STAT_PEND_MASKED_CLR	R/W1TS	0h	CPDMA Statistics Interrupt Masked CLR - write one to disable interrupt

5.1.2.207 CPSW_NC_CPDMA_INT_TH0_PENDTHRESH_REG Register
5.1.2.207.1 CPSW_NC_CPDMA_INT_TH0_PENDTHRESH_REG Register (Offset = 40h) [reset = 0h]

CPDMA THost Threshold Pending Register

Return to [Summary Table](#)
Table 5-414. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h

Figure 5-207. CPSW_NC_CPDMA_INT_TH0_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH0_PENDTHRESH							
R/W							
0h							

Table 5-415. CPSW_NC_CPDMA_INT_TH0_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH0_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.208 CPSW_NC_CPDMA_INT_TH1_PENDTHRESH_REG Register

5.1.2.208.1 CPSW_NC_CPDMA_INT_TH1_PENDTHRESH_REG Register (Offset = 44h) [reset = 0h]

CPDMA THost Threshold Pending Register

Return to [Summary Table](#)

Table 5-416. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h

Figure 5-208. CPSW_NC_CPDMA_INT_TH1_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH1_PENDTHRESH							
R/W							
0h							

Table 5-417. CPSW_NC_CPDMA_INT_TH1_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH1_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.209 CPSW_NC_CPDMA_INT_TH2_PENDTHRESH_REG Register
5.1.2.209.1 CPSW_NC_CPDMA_INT_TH2_PENDTHRESH_REG Register (Offset = 48h) [reset = 0h]

CPDMA THost Threshold Pending Register

 Return to [Summary Table](#)
Table 5-418. Instance Table

Instance Name	Physical Address
CPSW0	5280 0048h

Figure 5-209. CPSW_NC_CPDMA_INT_TH2_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH2_PENDTHRESH							
R/W							
0h							

Table 5-419. CPSW_NC_CPDMA_INT_TH2_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH2_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.210 CPSW_NC_CPDMA_INT_TH3_PENDTHRESH_REG Register

5.1.2.210.1 CPSW_NC_CPDMA_INT_TH3_PENDTHRESH_REG Register (Offset = 4Ch) [reset = 0h]

CPDMA THost Threshold Pending Register

Return to [Summary Table](#)

Table 5-420. Instance Table

Instance Name	Physical Address
CPSW0	5280 004Ch

Figure 5-210. CPSW_NC_CPDMA_INT_TH3_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH3_PENDTHRESH							
R/W							
0h							

Table 5-421. CPSW_NC_CPDMA_INT_TH3_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH3_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.211 CPSW_NC_CPDMA_INT_TH4_PENDTHRESH_REG Register
5.1.2.211.1 CPSW_NC_CPDMA_INT_TH4_PENDTHRESH_REG Register (Offset = 50h) [reset = 0h]

CPDMA THost Threshold Pending Register

 Return to [Summary Table](#)
Table 5-422. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h

Figure 5-211. CPSW_NC_CPDMA_INT_TH4_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH4_PENDTHRESH							
R/W							
0h							

Table 5-423. CPSW_NC_CPDMA_INT_TH4_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH4_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.212 CPSW_NC_CPDMA_INT_TH5_PENDTHRESH_REG Register

5.1.2.212.1 CPSW_NC_CPDMA_INT_TH5_PENDTHRESH_REG Register (Offset = 54h) [reset = 0h]

CPDMA THost Threshold Pending Register

Return to [Summary Table](#)

Table 5-424. Instance Table

Instance Name	Physical Address
CPSW0	5280 0054h

Figure 5-212. CPSW_NC_CPDMA_INT_TH5_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH5_PENDTHRESH							
R/W							
0h							

Table 5-425. CPSW_NC_CPDMA_INT_TH5_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH5_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.213 CPSW_NC_CPDMA_INT_TH6_PENDTHRESH_REG Register
5.1.2.213.1 CPSW_NC_CPDMA_INT_TH6_PENDTHRESH_REG Register (Offset = 58h) [reset = 0h]

CPDMA THost Threshold Pending Register

 Return to [Summary Table](#)
Table 5-426. Instance Table

Instance Name	Physical Address
CPSW0	5280 0058h

Figure 5-213. CPSW_NC_CPDMA_INT_TH6_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH6_PENDTHRESH							
R/W							
0h							

Table 5-427. CPSW_NC_CPDMA_INT_TH6_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH6_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.214 CPSW_NC_CPDMA_INT_TH7_PENDTHRESH_REG Register

5.1.2.214.1 CPSW_NC_CPDMA_INT_TH7_PENDTHRESH_REG Register (Offset = 5Ch) [reset = 0h]

CPDMA THost Threshold Pending Register

Return to [Summary Table](#)

Table 5-428. Instance Table

Instance Name	Physical Address
CPSW0	5280 005Ch

Figure 5-214. CPSW_NC_CPDMA_INT_TH7_PENDTHRESH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TH7_PENDTHRESH							
R/W							
0h							

Table 5-429. CPSW_NC_CPDMA_INT_TH7_PENDTHRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TH7_PENDTHRESH	R/W	0h	This field contains the threshold value for issuing threshold pending interrupts (when enabled)

5.1.2.215 CPSW_NC_CPDMA_INT_TH0_FREEBUFFER_REG Register

5.1.2.215.1 CPSW_NC_CPDMA_INT_TH0_FREEBUFFER_REG Register (Offset = 60h) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-430. Instance Table

Instance Name	Physical Address
CPSW0	5280 0060h

Figure 5-215. CPSW_NC_CPDMA_INT_TH0_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH0_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH0_FREEBUFFER							
R/W							
0h							

Table 5-431. CPSW_NC_CPDMA_INT_TH0_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH0_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.216 CPSW_NC_CPDMA_INT_TH1_FREEBUFFER_REG Register

5.1.2.216.1 CPSW_NC_CPDMA_INT_TH1_FREEBUFFER_REG Register (Offset = 64h) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-432. Instance Table

Instance Name	Physical Address
CPSW0	5280 0064h

Figure 5-216. CPSW_NC_CPDMA_INT_TH1_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH1_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH1_FREEBUFFER							
R/W							
0h							

Table 5-433. CPSW_NC_CPDMA_INT_TH1_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH1_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.217 CPSW_NC_CPDMA_INT_TH2_FREEBUFFER_REG Register

5.1.2.217.1 CPSW_NC_CPDMA_INT_TH2_FREEBUFFER_REG Register (Offset = 68h) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-434. Instance Table

Instance Name	Physical Address
CPSW0	5280 0068h

Figure 5-217. CPSW_NC_CPDMA_INT_TH2_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH2_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH2_FREEBUFFER							
R/W							
0h							

Table 5-435. CPSW_NC_CPDMA_INT_TH2_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH2_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.218 CPSW_NC_CPDMA_INT_TH3_FREEBUFFER_REG Register

5.1.2.218.1 CPSW_NC_CPDMA_INT_TH3_FREEBUFFER_REG Register (Offset = 6Ch) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-436. Instance Table

Instance Name	Physical Address
CPSW0	5280 006Ch

Figure 5-218. CPSW_NC_CPDMA_INT_TH3_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH3_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH3_FREEBUFFER							
R/W							
0h							

Table 5-437. CPSW_NC_CPDMA_INT_TH3_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH3_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.219 CPSW_NC_CPDMA_INT_TH4_FREEBUFFER_REG Register

5.1.2.219.1 CPSW_NC_CPDMA_INT_TH4_FREEBUFFER_REG Register (Offset = 70h) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-438. Instance Table

Instance Name	Physical Address
CPSW0	5280 0070h

Figure 5-219. CPSW_NC_CPDMA_INT_TH4_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH4_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH4_FREEBUFFER							
R/W							
0h							

Table 5-439. CPSW_NC_CPDMA_INT_TH4_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH4_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.220 CPSW_NC_CPDMA_INT_TH5_FREEBUFFER_REG Register

5.1.2.220.1 CPSW_NC_CPDMA_INT_TH5_FREEBUFFER_REG Register (Offset = 74h) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-440. Instance Table

Instance Name	Physical Address
CPSW0	5280 0074h

Figure 5-220. CPSW_NC_CPDMA_INT_TH5_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH5_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH5_FREEBUFFER							
R/W							
0h							

Table 5-441. CPSW_NC_CPDMA_INT_TH5_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH5_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.221 CPSW_NC_CPDMA_INT_TH6_FREEBUFFER_REG Register

5.1.2.221.1 CPSW_NC_CPDMA_INT_TH6_FREEBUFFER_REG Register (Offset = 78h) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-442. Instance Table

Instance Name	Physical Address
CPSW0	5280 0078h

Figure 5-221. CPSW_NC_CPDMA_INT_TH6_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH6_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH6_FREEBUFFER							
R/W							
0h							

Table 5-443. CPSW_NC_CPDMA_INT_TH6_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH6_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.222 CPSW_NC_CPDMA_INT_TH7_FREEBUFFER_REG Register

5.1.2.222.1 CPSW_NC_CPDMA_INT_TH7_FREEBUFFER_REG Register (Offset = 7Ch) [reset = 0h]

CPDMA THost Free Buffer Count Register

Return to [Summary Table](#)

Table 5-444. Instance Table

Instance Name	Physical Address
CPSW0	5280 007Ch

Figure 5-222. CPSW_NC_CPDMA_INT_TH7_FREEBUFFER_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
TH7_FREEBUFFER							
R/W							
0h							
7	6	5	4	3	2	1	0
TH7_FREEBUFFER							
R/W							
0h							

Table 5-445. CPSW_NC_CPDMA_INT_TH7_FREEBUFFER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	TH7_FREEBUFFER	R/W	0h	This field contains the count of host free buffers available. The th(0..7)_pendthresh value is compared with this field to determine if the THost threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If THost threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the frame) the associated channel register for each frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

5.1.2.223 CPSW_NC_CPDMA_SRAM_FH0_HDP_REG Register

5.1.2.223.1 CPSW_NC_CPDMA_SRAM_FH0_HDP_REG Register (Offset = 0h) [reset = 0h]

CPDMA FHost Channel 0 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-446. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-223. CPSW_NC_CPDMA_SRAM_FH0_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH0_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH0_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH0_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH0_HDP							
R/W							
0h							

Table 5-447. CPSW_NC_CPDMA_SRAM_FH0_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH0_HDP	R/W	0h	CPDMA FHost Channel 0 Head Descriptor Pointer

5.1.2.224 CPSW_NC_CPDMA_SRAM_FH1_HDP_REG Register

5.1.2.224.1 CPSW_NC_CPDMA_SRAM_FH1_HDP_REG Register (Offset = 4h) [reset = 0h]

CPDMA FHost Channel 1 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-448. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-224. CPSW_NC_CPDMA_SRAM_FH1_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH1_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH1_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH1_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH1_HDP							
R/W							
0h							

Table 5-449. CPSW_NC_CPDMA_SRAM_FH1_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH1_HDP	R/W	0h	CPDMA FHost Channel 1 Head Descriptor Pointer

5.1.2.225 CPSW_NC_CPDMA_SRAM_FH2_HDP_REG Register

5.1.2.225.1 CPSW_NC_CPDMA_SRAM_FH2_HDP_REG Register (Offset = 8h) [reset = 0h]

CPDMA FHost Channel 2 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-450. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-225. CPSW_NC_CPDMA_SRAM_FH2_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH2_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH2_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH2_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH2_HDP							
R/W							
0h							

Table 5-451. CPSW_NC_CPDMA_SRAM_FH2_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH2_HDP	R/W	0h	CPDMA FHost Channel 2 Head Descriptor Pointer

5.1.2.226 CPSW_NC_CPDMA_SRAM_FH3_HDP_REG Register
5.1.2.226.1 CPSW_NC_CPDMA_SRAM_FH3_HDP_REG Register (Offset = Ch) [reset = 0h]

CPDMA FHost Channel 3 Head Descriptor Pointer

Return to [Summary Table](#)
Table 5-452. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-226. CPSW_NC_CPDMA_SRAM_FH3_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH3_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH3_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH3_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH3_HDP							
R/W							
0h							

Table 5-453. CPSW_NC_CPDMA_SRAM_FH3_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH3_HDP	R/W	0h	CPDMA FHost Channel 3 Head Descriptor Pointer

5.1.2.227 CPSW_NC_CPDMA_SRAM_FH4_HDP_REG Register
5.1.2.227.1 CPSW_NC_CPDMA_SRAM_FH4_HDP_REG Register (Offset = 10h) [reset = 0h]

CPDMA FHost Channel 4 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-454. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-227. CPSW_NC_CPDMA_SRAM_FH4_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH4_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH4_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH4_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH4_HDP							
R/W							
0h							

Table 5-455. CPSW_NC_CPDMA_SRAM_FH4_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH4_HDP	R/W	0h	CPDMA FHost Channel 4 Head Descriptor Pointer

5.1.2.228 CPSW_NC_CPDMA_SRAM_FH5_HDP_REG Register

5.1.2.228.1 CPSW_NC_CPDMA_SRAM_FH5_HDP_REG Register (Offset = 14h) [reset = 0h]

CPDMA FHost Channel 5 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-456. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-228. CPSW_NC_CPDMA_SRAM_FH5_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH5_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH5_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH5_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH5_HDP							
R/W							
0h							

Table 5-457. CPSW_NC_CPDMA_SRAM_FH5_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH5_HDP	R/W	0h	CPDMA FHost Channel 5 Head Descriptor Pointer

5.1.2.229 CPSW_NC_CPDMA_SRAM_FH6_HDP_REG Register

5.1.2.229.1 CPSW_NC_CPDMA_SRAM_FH6_HDP_REG Register (Offset = 18h) [reset = 0h]

CPDMA FHost Channel 6 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-458. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-229. CPSW_NC_CPDMA_SRAM_FH6_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH6_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH6_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH6_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH6_HDP							
R/W							
0h							

Table 5-459. CPSW_NC_CPDMA_SRAM_FH6_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH6_HDP	R/W	0h	CPDMA FHost Channel 6 Head Descriptor Pointer

5.1.2.230 CPSW_NC_CPDMA_SRAM_FH7_HDP_REG Register

5.1.2.230.1 CPSW_NC_CPDMA_SRAM_FH7_HDP_REG Register (Offset = 1Ch) [reset = 0h]

CPDMA FHost Channel 7 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-460. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-230. CPSW_NC_CPDMA_SRAM_FH7_HDP_REG Name Register

31	30	29	28	27	26	25	24
FH7_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH7_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH7_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH7_HDP							
R/W							
0h							

Table 5-461. CPSW_NC_CPDMA_SRAM_FH7_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH7_HDP	R/W	0h	CPDMA FHost Channel 7 Head Descriptor Pointer

5.1.2.231 CPSW_NC_CPDMA_SRAM_TH0_HDP_REG Register

5.1.2.231.1 CPSW_NC_CPDMA_SRAM_TH0_HDP_REG Register (Offset = 20h) [reset = 0h]

CPDMA THost Channel 0 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-462. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-231. CPSW_NC_CPDMA_SRAM_TH0_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH0_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH0_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH0_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH0_HDP							
R/W							
0h							

Table 5-463. CPSW_NC_CPDMA_SRAM_TH0_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH0_HDP	R/W	0h	CPDMA THost Channel 0 Head Descriptor Pointer

5.1.2.232 CPSW_NC_CPDMA_SRAM_TH1_HDP_REG Register

5.1.2.232.1 CPSW_NC_CPDMA_SRAM_TH1_HDP_REG Register (Offset = 24h) [reset = 0h]

CPDMA THost Channel 1 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-464. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-232. CPSW_NC_CPDMA_SRAM_TH1_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH1_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH1_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH1_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH1_HDP							
R/W							
0h							

Table 5-465. CPSW_NC_CPDMA_SRAM_TH1_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH1_HDP	R/W	0h	CPDMA THost Channel 1 Head Descriptor Pointer

5.1.2.233 CPSW_NC_CPDMA_SRAM_TH2_HDP_REG Register

5.1.2.233.1 CPSW_NC_CPDMA_SRAM_TH2_HDP_REG Register (Offset = 28h) [reset = 0h]

CPDMA THost Channel 2 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-466. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h

Figure 5-233. CPSW_NC_CPDMA_SRAM_TH2_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH2_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH2_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH2_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH2_HDP							
R/W							
0h							

Table 5-467. CPSW_NC_CPDMA_SRAM_TH2_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH2_HDP	R/W	0h	CPDMA THost Channel 2 Head Descriptor Pointer

5.1.2.234 CPSW_NC_CPDMA_SRAM_TH3_HDP_REG Register

5.1.2.234.1 CPSW_NC_CPDMA_SRAM_TH3_HDP_REG Register (Offset = 2Ch) [reset = 0h]

CPDMA THost Channel 3 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-468. Instance Table

Instance Name	Physical Address
CPSW0	5280 002Ch

Figure 5-234. CPSW_NC_CPDMA_SRAM_TH3_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH3_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH3_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH3_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH3_HDP							
R/W							
0h							

Table 5-469. CPSW_NC_CPDMA_SRAM_TH3_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH3_HDP	R/W	0h	CPDMA THost Channel 3 Head Descriptor Pointer

5.1.2.235 CPSW_NC_CPDMA_SRAM_TH4_HDP_REG Register

5.1.2.235.1 CPSW_NC_CPDMA_SRAM_TH4_HDP_REG Register (Offset = 30h) [reset = 0h]

CPDMA THost Channel 4 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-470. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h

Figure 5-235. CPSW_NC_CPDMA_SRAM_TH4_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH4_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH4_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH4_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH4_HDP							
R/W							
0h							

Table 5-471. CPSW_NC_CPDMA_SRAM_TH4_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH4_HDP	R/W	0h	CPDMA THost Channel 4 Head Descriptor Pointer

5.1.2.236 CPSW_NC_CPDMA_SRAM_TH5_HDP_REG Register

5.1.2.236.1 CPSW_NC_CPDMA_SRAM_TH5_HDP_REG Register (Offset = 34h) [reset = 0h]

CPDMA THost Channel 5 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-472. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-236. CPSW_NC_CPDMA_SRAM_TH5_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH5_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH5_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH5_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH5_HDP							
R/W							
0h							

Table 5-473. CPSW_NC_CPDMA_SRAM_TH5_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH5_HDP	R/W	0h	CPDMA THost Channel 5 Head Descriptor Pointer

5.1.2.237 CPSW_NC_CPDMA_SRAM_TH6_HDP_REG Register

5.1.2.237.1 CPSW_NC_CPDMA_SRAM_TH6_HDP_REG Register (Offset = 38h) [reset = 0h]

CPDMA THost Channel 6 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-474. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h

Figure 5-237. CPSW_NC_CPDMA_SRAM_TH6_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH6_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH6_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH6_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH6_HDP							
R/W							
0h							

Table 5-475. CPSW_NC_CPDMA_SRAM_TH6_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH6_HDP	R/W	0h	CPDMA THost Channel 6 Head Descriptor Pointer

5.1.2.238 CPSW_NC_CPDMA_SRAM_TH7_HDP_REG Register

5.1.2.238.1 CPSW_NC_CPDMA_SRAM_TH7_HDP_REG Register (Offset = 3Ch) [reset = 0h]

CPDMA THost Channel 7 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-476. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch

Figure 5-238. CPSW_NC_CPDMA_SRAM_TH7_HDP_REG Name Register

31	30	29	28	27	26	25	24
TH7_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH7_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH7_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH7_HDP							
R/W							
0h							

Table 5-477. CPSW_NC_CPDMA_SRAM_TH7_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH7_HDP	R/W	0h	CPDMA THost Channel 7 Head Descriptor Pointer

5.1.2.239 CPSW_NC_CPDMA_SRAM_FH0_CP_REG Register
5.1.2.239.1 CPSW_NC_CPDMA_SRAM_FH0_CP_REG Register (Offset = 40h) [reset = 0h]

CPDMA FHost Channel 0 Completion Pointer

 Return to [Summary Table](#)
Table 5-478. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h

Figure 5-239. CPSW_NC_CPDMA_SRAM_FH0_CP_REG Name Register

31	30	29	28	27	26	25	24
FH0_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH0_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH0_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH0_CP							
R/W							
0h							

Table 5-479. CPSW_NC_CPDMA_SRAM_FH0_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH0_CP	R/W	0h	CPDMA FHost Channel 0 Completion Pointer

5.1.2.240 CPSW_NC_CPDMA_SRAM_FH1_CP_REG Register

5.1.2.240.1 CPSW_NC_CPDMA_SRAM_FH1_CP_REG Register (Offset = 44h) [reset = 0h]

CPDMA FHost Channel 1 Completion Pointer

Return to [Summary Table](#)

Table 5-480. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h

Figure 5-240. CPSW_NC_CPDMA_SRAM_FH1_CP_REG Name Register

31	30	29	28	27	26	25	24
FH1_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH1_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH1_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH1_CP							
R/W							
0h							

Table 5-481. CPSW_NC_CPDMA_SRAM_FH1_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH1_CP	R/W	0h	CPDMA FHost Channel 1 Completion Pointer

5.1.2.241 CPSW_NC_CPDMA_SRAM_FH2_CP_REG Register
5.1.2.241.1 CPSW_NC_CPDMA_SRAM_FH2_CP_REG Register (Offset = 48h) [reset = 0h]

CPDMA FHost Channel 2 Completion Pointer

 Return to [Summary Table](#)
Table 5-482. Instance Table

Instance Name	Physical Address
CPSW0	5280 0048h

Figure 5-241. CPSW_NC_CPDMA_SRAM_FH2_CP_REG Name Register

31	30	29	28	27	26	25	24
FH2_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH2_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH2_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH2_CP							
R/W							
0h							

Table 5-483. CPSW_NC_CPDMA_SRAM_FH2_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH2_CP	R/W	0h	CPDMA FHost Channel 2 Completion Pointer

5.1.2.242 CPSW_NC_CPDMA_SRAM_FH3_CP_REG Register
5.1.2.242.1 CPSW_NC_CPDMA_SRAM_FH3_CP_REG Register (Offset = 4Ch) [reset = 0h]

CPDMA FHost Channel 3 Completion Pointer

Return to [Summary Table](#)
Table 5-484. Instance Table

Instance Name	Physical Address
CPSW0	5280 004Ch

Figure 5-242. CPSW_NC_CPDMA_SRAM_FH3_CP_REG Name Register

31	30	29	28	27	26	25	24
FH3_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH3_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH3_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH3_CP							
R/W							
0h							

Table 5-485. CPSW_NC_CPDMA_SRAM_FH3_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH3_CP	R/W	0h	CPDMA FHost Channel 3 Completion Pointer

5.1.2.243 CPSW_NC_CPDMA_SRAM_FH4_CP_REG Register
5.1.2.243.1 CPSW_NC_CPDMA_SRAM_FH4_CP_REG Register (Offset = 50h) [reset = 0h]

CPDMA FHost Channel 4 Completion Pointer

 Return to [Summary Table](#)
Table 5-486. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h

Figure 5-243. CPSW_NC_CPDMA_SRAM_FH4_CP_REG Name Register

31	30	29	28	27	26	25	24
FH4_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH4_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH4_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH4_CP							
R/W							
0h							

Table 5-487. CPSW_NC_CPDMA_SRAM_FH4_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH4_CP	R/W	0h	CPDMA FHost Channel 4 Completion Pointer

5.1.2.244 CPSW_NC_CPDMA_SRAM_FH5_CP_REG Register

5.1.2.244.1 CPSW_NC_CPDMA_SRAM_FH5_CP_REG Register (Offset = 54h) [reset = 0h]

CPDMA FHost Channel 5 Completion Pointer

Return to [Summary Table](#)

Table 5-488. Instance Table

Instance Name	Physical Address
CPSW0	5280 0054h

Figure 5-244. CPSW_NC_CPDMA_SRAM_FH5_CP_REG Name Register

31	30	29	28	27	26	25	24
FH5_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH5_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH5_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH5_CP							
R/W							
0h							

Table 5-489. CPSW_NC_CPDMA_SRAM_FH5_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH5_CP	R/W	0h	CPDMA FHost Channel 5 Completion Pointer

5.1.2.245 CPSW_NC_CPDMA_SRAM_FH6_CP_REG Register
5.1.2.245.1 CPSW_NC_CPDMA_SRAM_FH6_CP_REG Register (Offset = 58h) [reset = 0h]

CPDMA FHost Channel 6 Completion Pointer

 Return to [Summary Table](#)
Table 5-490. Instance Table

Instance Name	Physical Address
CPSW0	5280 0058h

Figure 5-245. CPSW_NC_CPDMA_SRAM_FH6_CP_REG Name Register

31	30	29	28	27	26	25	24
FH6_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH6_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH6_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH6_CP							
R/W							
0h							

Table 5-491. CPSW_NC_CPDMA_SRAM_FH6_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH6_CP	R/W	0h	CPDMA FHost Channel 6 Completion Pointer

5.1.2.246 CPSW_NC_CPDMA_SRAM_FH7_CP_REG Register

5.1.2.246.1 CPSW_NC_CPDMA_SRAM_FH7_CP_REG Register (Offset = 5Ch) [reset = 0h]

CPDMA FHost Channel 7 Completion Pointer

Return to [Summary Table](#)

Table 5-492. Instance Table

Instance Name	Physical Address
CPSW0	5280 005Ch

Figure 5-246. CPSW_NC_CPDMA_SRAM_FH7_CP_REG Name Register

31	30	29	28	27	26	25	24
FH7_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
FH7_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
FH7_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
FH7_CP							
R/W							
0h							

Table 5-493. CPSW_NC_CPDMA_SRAM_FH7_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FH7_CP	R/W	0h	CPDMA FHost Channel 7 Completion Pointer

5.1.2.247 CPSW_NC_CPDMA_SRAM_TH0_CP_REG Register
5.1.2.247.1 CPSW_NC_CPDMA_SRAM_TH0_CP_REG Register (Offset = 60h) [reset = 0h]

CPDMA THost Channel 0 Completion Pointer

 Return to [Summary Table](#)
Table 5-494. Instance Table

Instance Name	Physical Address
CPSW0	5280 0060h

Figure 5-247. CPSW_NC_CPDMA_SRAM_TH0_CP_REG Name Register

31	30	29	28	27	26	25	24
TH0_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH0_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH0_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH0_CP							
R/W							
0h							

Table 5-495. CPSW_NC_CPDMA_SRAM_TH0_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH0_CP	R/W	0h	CPDMA THost Channel 0 Completion Pointer

5.1.2.248 CPSW_NC_CPDMA_SRAM_TH1_CP_REG Register

5.1.2.248.1 CPSW_NC_CPDMA_SRAM_TH1_CP_REG Register (Offset = 64h) [reset = 0h]

CPDMA THost Channel 1 Completion Pointer

Return to [Summary Table](#)

Table 5-496. Instance Table

Instance Name	Physical Address
CPSW0	5280 0064h

Figure 5-248. CPSW_NC_CPDMA_SRAM_TH1_CP_REG Name Register

31	30	29	28	27	26	25	24
TH1_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH1_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH1_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH1_CP							
R/W							
0h							

Table 5-497. CPSW_NC_CPDMA_SRAM_TH1_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH1_CP	R/W	0h	CPDMA THost Channel 1 Completion Pointer

5.1.2.249 CPSW_NC_CPDMA_SRAM_TH2_CP_REG Register
5.1.2.249.1 CPSW_NC_CPDMA_SRAM_TH2_CP_REG Register (Offset = 68h) [reset = 0h]

CPDMA THost Channel 2 Completion Pointer

 Return to [Summary Table](#)
Table 5-498. Instance Table

Instance Name	Physical Address
CPSW0	5280 0068h

Figure 5-249. CPSW_NC_CPDMA_SRAM_TH2_CP_REG Name Register

31	30	29	28	27	26	25	24
TH2_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH2_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH2_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH2_CP							
R/W							
0h							

Table 5-499. CPSW_NC_CPDMA_SRAM_TH2_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH2_CP	R/W	0h	CPDMA THost Channel 2 Completion Pointer

5.1.2.250 CPSW_NC_CPDMA_SRAM_TH3_CP_REG Register

5.1.2.250.1 CPSW_NC_CPDMA_SRAM_TH3_CP_REG Register (Offset = 6Ch) [reset = 0h]

CPDMA THost Channel 3 Completion Pointer

Return to [Summary Table](#)

Table 5-500. Instance Table

Instance Name	Physical Address
CPSW0	5280 006Ch

Figure 5-250. CPSW_NC_CPDMA_SRAM_TH3_CP_REG Name Register

31	30	29	28	27	26	25	24
TH3_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH3_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH3_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH3_CP							
R/W							
0h							

Table 5-501. CPSW_NC_CPDMA_SRAM_TH3_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH3_CP	R/W	0h	CPDMA THost Channel 3 Completion Pointer

5.1.2.251 CPSW_NC_CPDMA_SRAM_TH4_CP_REG Register
5.1.2.251.1 CPSW_NC_CPDMA_SRAM_TH4_CP_REG Register (Offset = 70h) [reset = 0h]

CPDMA THost Channel 4 Completion Pointer

 Return to [Summary Table](#)
Table 5-502. Instance Table

Instance Name	Physical Address
CPSW0	5280 0070h

Figure 5-251. CPSW_NC_CPDMA_SRAM_TH4_CP_REG Name Register

31	30	29	28	27	26	25	24
TH4_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH4_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH4_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH4_CP							
R/W							
0h							

Table 5-503. CPSW_NC_CPDMA_SRAM_TH4_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH4_CP	R/W	0h	CPDMA THost Channel 4 Completion Pointer

5.1.2.252 CPSW_NC_CPDMA_SRAM_TH5_CP_REG Register

5.1.2.252.1 CPSW_NC_CPDMA_SRAM_TH5_CP_REG Register (Offset = 74h) [reset = 0h]

CPDMA THost Channel 5 Completion Pointer

Return to [Summary Table](#)

Table 5-504. Instance Table

Instance Name	Physical Address
CPSW0	5280 0074h

Figure 5-252. CPSW_NC_CPDMA_SRAM_TH5_CP_REG Name Register

31	30	29	28	27	26	25	24
TH5_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH5_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH5_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH5_CP							
R/W							
0h							

Table 5-505. CPSW_NC_CPDMA_SRAM_TH5_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH5_CP	R/W	0h	CPDMA THost Channel 5 Completion Pointer

5.1.2.253 CPSW_NC_CPDMA_SRAM_TH6_CP_REG Register
5.1.2.253.1 CPSW_NC_CPDMA_SRAM_TH6_CP_REG Register (Offset = 78h) [reset = 0h]

CPDMA THost Channel 6 Completion Pointer

 Return to [Summary Table](#)
Table 5-506. Instance Table

Instance Name	Physical Address
CPSW0	5280 0078h

Figure 5-253. CPSW_NC_CPDMA_SRAM_TH6_CP_REG Name Register

31	30	29	28	27	26	25	24
TH6_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH6_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH6_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH6_CP							
R/W							
0h							

Table 5-507. CPSW_NC_CPDMA_SRAM_TH6_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH6_CP	R/W	0h	CPDMA THost Channel 6 Completion Pointer

5.1.2.254 CPSW_NC_CPDMA_SRAM_TH7_CP_REG Register

5.1.2.254.1 CPSW_NC_CPDMA_SRAM_TH7_CP_REG Register (Offset = 7Ch) [reset = 0h]

CPDMA THost Channel 7 Completion Pointer

Return to [Summary Table](#)

Table 5-508. Instance Table

Instance Name	Physical Address
CPSW0	5280 007Ch

Figure 5-254. CPSW_NC_CPDMA_SRAM_TH7_CP_REG Name Register

31	30	29	28	27	26	25	24
TH7_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TH7_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TH7_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TH7_CP							
R/W							
0h							

Table 5-509. CPSW_NC_CPDMA_SRAM_TH7_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TH7_CP	R/W	0h	CPDMA THost Channel 7 Completion Pointer

5.1.2.255 CPSW_NC_CPDMA_SRAM_TEST_FH0_HDP_REG Register
5.1.2.255.1 CPSW_NC_CPDMA_SRAM_TEST_FH0_HDP_REG Register (Offset = 100h) [reset = 0h]

Test CPDMA FHost Channel 0 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-510. Instance Table

Instance Name	Physical Address
CPSW0	5280 0100h

Figure 5-255. CPSW_NC_CPDMA_SRAM_TEST_FH0_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH0_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH0_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH0_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH0_HDP							
R/W							
0h							

Table 5-511. CPSW_NC_CPDMA_SRAM_TEST_FH0_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH0_HDP	R/W	0h	Test CPDMA FHost Channel 0 Head Descriptor Pointer

5.1.2.256 CPSW_NC_CPDMA_SRAM_TEST_FH1_HDP_REG Register

5.1.2.256.1 CPSW_NC_CPDMA_SRAM_TEST_FH1_HDP_REG Register (Offset = 104h) [reset = 0h]

Test CPDMA FHost Channel 1 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-512. Instance Table

Instance Name	Physical Address
CPSW0	5280 0104h

Figure 5-256. CPSW_NC_CPDMA_SRAM_TEST_FH1_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH1_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH1_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH1_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH1_HDP							
R/W							
0h							

Table 5-513. CPSW_NC_CPDMA_SRAM_TEST_FH1_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH1_HDP	R/W	0h	Test CPDMA FHost Channel 1 Head Descriptor Pointer

5.1.2.257 CPSW_NC_CPDMA_SRAM_TEST_FH2_HDP_REG Register

5.1.2.257.1 CPSW_NC_CPDMA_SRAM_TEST_FH2_HDP_REG Register (Offset = 108h) [reset = 0h]

Test CPDMA FHost Channel 2 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-514. Instance Table

Instance Name	Physical Address
CPSW0	5280 0108h

Figure 5-257. CPSW_NC_CPDMA_SRAM_TEST_FH2_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH2_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH2_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH2_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH2_HDP							
R/W							
0h							

Table 5-515. CPSW_NC_CPDMA_SRAM_TEST_FH2_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH2_HDP	R/W	0h	Test CPDMA FHost Channel 2 Head Descriptor Pointer

5.1.2.258 CPSW_NC_CPDMA_SRAM_TEST_FH3_HDP_REG Register

5.1.2.258.1 CPSW_NC_CPDMA_SRAM_TEST_FH3_HDP_REG Register (Offset = 10Ch) [reset = 0h]

Test CPDMA FHost Channel 3 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-516. Instance Table

Instance Name	Physical Address
CPSW0	5280 010Ch

Figure 5-258. CPSW_NC_CPDMA_SRAM_TEST_FH3_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH3_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH3_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH3_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH3_HDP							
R/W							
0h							

Table 5-517. CPSW_NC_CPDMA_SRAM_TEST_FH3_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH3_HDP	R/W	0h	Test CPDMA FHost Channel 3 Head Descriptor Pointer

5.1.2.259 CPSW_NC_CPDMA_SRAM_TEST_FH4_HDP_REG Register
5.1.2.259.1 CPSW_NC_CPDMA_SRAM_TEST_FH4_HDP_REG Register (Offset = 110h) [reset = 0h]

Test CPDMA FHost Channel 4 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-518. Instance Table

Instance Name	Physical Address
CPSW0	5280 0110h

Figure 5-259. CPSW_NC_CPDMA_SRAM_TEST_FH4_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH4_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH4_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH4_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH4_HDP							
R/W							
0h							

Table 5-519. CPSW_NC_CPDMA_SRAM_TEST_FH4_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH4_HDP	R/W	0h	Test CPDMA FHost Channel 4 Head Descriptor Pointer

5.1.2.260 CPSW_NC_CPDMA_SRAM_TEST_FH5_HDP_REG Register

5.1.2.260.1 CPSW_NC_CPDMA_SRAM_TEST_FH5_HDP_REG Register (Offset = 114h) [reset = 0h]

Test CPDMA FHost Channel 5 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-520. Instance Table

Instance Name	Physical Address
CPSW0	5280 0114h

Figure 5-260. CPSW_NC_CPDMA_SRAM_TEST_FH5_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH5_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH5_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH5_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH5_HDP							
R/W							
0h							

Table 5-521. CPSW_NC_CPDMA_SRAM_TEST_FH5_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH5_HDP	R/W	0h	Test CPDMA FHost Channel 5 Head Descriptor Pointer

5.1.2.261 CPSW_NC_CPDMA_SRAM_TEST_FH6_HDP_REG Register
5.1.2.261.1 CPSW_NC_CPDMA_SRAM_TEST_FH6_HDP_REG Register (Offset = 118h) [reset = 0h]

Test CPDMA FHost Channel 6 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-522. Instance Table

Instance Name	Physical Address
CPSW0	5280 0118h

Figure 5-261. CPSW_NC_CPDMA_SRAM_TEST_FH6_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH6_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH6_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH6_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH6_HDP							
R/W							
0h							

Table 5-523. CPSW_NC_CPDMA_SRAM_TEST_FH6_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH6_HDP	R/W	0h	Test CPDMA FHost Channel 6 Head Descriptor Pointer

5.1.2.262 CPSW_NC_CPDMA_SRAM_TEST_FH7_HDP_REG Register

5.1.2.262.1 CPSW_NC_CPDMA_SRAM_TEST_FH7_HDP_REG Register (Offset = 11Ch) [reset = 0h]

Test CPDMA FHost Channel 7 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-524. Instance Table

Instance Name	Physical Address
CPSW0	5280 011Ch

Figure 5-262. CPSW_NC_CPDMA_SRAM_TEST_FH7_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH7_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH7_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH7_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH7_HDP							
R/W							
0h							

Table 5-525. CPSW_NC_CPDMA_SRAM_TEST_FH7_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH7_HDP	R/W	0h	Test CPDMA FHost Channel 7 Head Descriptor Pointer

5.1.2.263 CPSW_NC_CPDMA_SRAM_TEST_TH0_HDP_REG Register
5.1.2.263.1 CPSW_NC_CPDMA_SRAM_TEST_TH0_HDP_REG Register (Offset = 120h) [reset = 0h]

Test CPDMA THost Channel 0 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-526. Instance Table

Instance Name	Physical Address
CPSW0	5280 0120h

Figure 5-263. CPSW_NC_CPDMA_SRAM_TEST_TH0_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH0_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH0_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH0_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH0_HDP							
R/W							
0h							

Table 5-527. CPSW_NC_CPDMA_SRAM_TEST_TH0_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH0_HDP	R/W	0h	Test CPDMA THost Channel 0 Head Descriptor Pointer

5.1.2.264 CPSW_NC_CPDMA_SRAM_TEST_TH1_HDP_REG Register

5.1.2.264.1 CPSW_NC_CPDMA_SRAM_TEST_TH1_HDP_REG Register (Offset = 124h) [reset = 0h]

Test CPDMA THost Channel 1 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-528. Instance Table

Instance Name	Physical Address
CPSW0	5280 0124h

Figure 5-264. CPSW_NC_CPDMA_SRAM_TEST_TH1_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH1_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH1_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH1_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH1_HDP							
R/W							
0h							

Table 5-529. CPSW_NC_CPDMA_SRAM_TEST_TH1_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH1_HDP	R/W	0h	Test CPDMA THost Channel 1 Head Descriptor Pointer

5.1.2.265 CPSW_NC_CPDMA_SRAM_TEST_TH2_HDP_REG Register
5.1.2.265.1 CPSW_NC_CPDMA_SRAM_TEST_TH2_HDP_REG Register (Offset = 128h) [reset = 0h]

Test CPDMA THost Channel 2 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-530. Instance Table

Instance Name	Physical Address
CPSW0	5280 0128h

Figure 5-265. CPSW_NC_CPDMA_SRAM_TEST_TH2_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH2_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH2_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH2_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH2_HDP							
R/W							
0h							

Table 5-531. CPSW_NC_CPDMA_SRAM_TEST_TH2_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH2_HDP	R/W	0h	Test CPDMA THost Channel 2 Head Descriptor Pointer

5.1.2.266 CPSW_NC_CPDMA_SRAM_TEST_TH3_HDP_REG Register

5.1.2.266.1 CPSW_NC_CPDMA_SRAM_TEST_TH3_HDP_REG Register (Offset = 12Ch) [reset = 0h]

Test CPDMA THost Channel 3 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-532. Instance Table

Instance Name	Physical Address
CPSW0	5280 012Ch

Figure 5-266. CPSW_NC_CPDMA_SRAM_TEST_TH3_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH3_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH3_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH3_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH3_HDP							
R/W							
0h							

Table 5-533. CPSW_NC_CPDMA_SRAM_TEST_TH3_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH3_HDP	R/W	0h	Test CPDMA THost Channel 3 Head Descriptor Pointer

5.1.2.267 CPSW_NC_CPDMA_SRAM_TEST_TH4_HDP_REG Register
5.1.2.267.1 CPSW_NC_CPDMA_SRAM_TEST_TH4_HDP_REG Register (Offset = 130h) [reset = 0h]

Test CPDMA THost Channel 4 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-534. Instance Table

Instance Name	Physical Address
CPSW0	5280 0130h

Figure 5-267. CPSW_NC_CPDMA_SRAM_TEST_TH4_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH4_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH4_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH4_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH4_HDP							
R/W							
0h							

Table 5-535. CPSW_NC_CPDMA_SRAM_TEST_TH4_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH4_HDP	R/W	0h	Test CPDMA THost Channel 4 Head Descriptor Pointer

5.1.2.268 CPSW_NC_CPDMA_SRAM_TEST_TH5_HDP_REG Register

5.1.2.268.1 CPSW_NC_CPDMA_SRAM_TEST_TH5_HDP_REG Register (Offset = 134h) [reset = 0h]

Test CPDMA THost Channel 5 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-536. Instance Table

Instance Name	Physical Address
CPSW0	5280 0134h

Figure 5-268. CPSW_NC_CPDMA_SRAM_TEST_TH5_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH5_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH5_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH5_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH5_HDP							
R/W							
0h							

Table 5-537. CPSW_NC_CPDMA_SRAM_TEST_TH5_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH5_HDP	R/W	0h	Test CPDMA THost Channel 5 Head Descriptor Pointer

5.1.2.269 CPSW_NC_CPDMA_SRAM_TEST_TH6_HDP_REG Register
5.1.2.269.1 CPSW_NC_CPDMA_SRAM_TEST_TH6_HDP_REG Register (Offset = 138h) [reset = 0h]

Test CPDMA THost Channel 6 Head Descriptor Pointer

 Return to [Summary Table](#)
Table 5-538. Instance Table

Instance Name	Physical Address
CPSW0	5280 0138h

Figure 5-269. CPSW_NC_CPDMA_SRAM_TEST_TH6_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH6_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH6_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH6_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH6_HDP							
R/W							
0h							

Table 5-539. CPSW_NC_CPDMA_SRAM_TEST_TH6_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH6_HDP	R/W	0h	Test CPDMA THost Channel 6 Head Descriptor Pointer

5.1.2.270 CPSW_NC_CPDMA_SRAM_TEST_TH7_HDP_REG Register

5.1.2.270.1 CPSW_NC_CPDMA_SRAM_TEST_TH7_HDP_REG Register (Offset = 13Ch) [reset = 0h]

Test CPDMA THost Channel 7 Head Descriptor Pointer

Return to [Summary Table](#)

Table 5-540. Instance Table

Instance Name	Physical Address
CPSW0	5280 013Ch

Figure 5-270. CPSW_NC_CPDMA_SRAM_TEST_TH7_HDP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH7_HDP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH7_HDP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH7_HDP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH7_HDP							
R/W							
0h							

Table 5-541. CPSW_NC_CPDMA_SRAM_TEST_TH7_HDP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH7_HDP	R/W	0h	Test CPDMA THost Channel 7 Head Descriptor Pointer

5.1.2.271 CPSW_NC_CPDMA_SRAM_TEST_FH0_CP_REG Register
5.1.2.271.1 CPSW_NC_CPDMA_SRAM_TEST_FH0_CP_REG Register (Offset = 140h) [reset = 0h]

Test CPDMA FHost Channel 0 Completion Pointer

 Return to [Summary Table](#)
Table 5-542. Instance Table

Instance Name	Physical Address
CPSW0	5280 0140h

Figure 5-271. CPSW_NC_CPDMA_SRAM_TEST_FH0_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH0_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH0_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH0_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH0_CP							
R/W							
0h							

Table 5-543. CPSW_NC_CPDMA_SRAM_TEST_FH0_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH0_CP	R/W	0h	Test CPDMA FHost Channel 0 Completion Pointer

5.1.2.272 CPSW_NC_CPDMA_SRAM_TEST_FH1_CP_REG Register

5.1.2.272.1 CPSW_NC_CPDMA_SRAM_TEST_FH1_CP_REG Register (Offset = 144h) [reset = 0h]

Test CPDMA FHost Channel 1 Completion Pointer

Return to [Summary Table](#)

Table 5-544. Instance Table

Instance Name	Physical Address
CPSW0	5280 0144h

Figure 5-272. CPSW_NC_CPDMA_SRAM_TEST_FH1_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH1_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH1_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH1_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH1_CP							
R/W							
0h							

Table 5-545. CPSW_NC_CPDMA_SRAM_TEST_FH1_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH1_CP	R/W	0h	Test CPDMA FHost Channel 1 Completion Pointer

5.1.2.273 CPSW_NC_CPDMA_SRAM_TEST_FH2_CP_REG Register

5.1.2.273.1 CPSW_NC_CPDMA_SRAM_TEST_FH2_CP_REG Register (Offset = 148h) [reset = 0h]

Test CPDMA FHost Channel 2 Completion Pointer

Return to [Summary Table](#)

Table 5-546. Instance Table

Instance Name	Physical Address
CPSW0	5280 0148h

Figure 5-273. CPSW_NC_CPDMA_SRAM_TEST_FH2_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH2_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH2_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH2_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH2_CP							
R/W							
0h							

Table 5-547. CPSW_NC_CPDMA_SRAM_TEST_FH2_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH2_CP	R/W	0h	Test CPDMA FHost Channel 2 Completion Pointer

5.1.2.274 CPSW_NC_CPDMA_SRAM_TEST_FH3_CP_REG Register

5.1.2.274.1 CPSW_NC_CPDMA_SRAM_TEST_FH3_CP_REG Register (Offset = 14Ch) [reset = 0h]

Test CPDMA FHost Channel 3 Completion Pointer

Return to [Summary Table](#)

Table 5-548. Instance Table

Instance Name	Physical Address
CPSW0	5280 014Ch

Figure 5-274. CPSW_NC_CPDMA_SRAM_TEST_FH3_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH3_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH3_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH3_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH3_CP							
R/W							
0h							

Table 5-549. CPSW_NC_CPDMA_SRAM_TEST_FH3_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH3_CP	R/W	0h	Test CPDMA FHost Channel 3 Completion Pointer

5.1.2.275 CPSW_NC_CPDMA_SRAM_TEST_FH4_CP_REG Register

5.1.2.275.1 CPSW_NC_CPDMA_SRAM_TEST_FH4_CP_REG Register (Offset = 150h) [reset = 0h]

Test CPDMA FHost Channel 4 Completion Pointer

Return to [Summary Table](#)

Table 5-550. Instance Table

Instance Name	Physical Address
CPSW0	5280 0150h

Figure 5-275. CPSW_NC_CPDMA_SRAM_TEST_FH4_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH4_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH4_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH4_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH4_CP							
R/W							
0h							

Table 5-551. CPSW_NC_CPDMA_SRAM_TEST_FH4_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH4_CP	R/W	0h	Test CPDMA FHost Channel 4 Completion Pointer

5.1.2.276 CPSW_NC_CPDMA_SRAM_TEST_FH5_CP_REG Register

5.1.2.276.1 CPSW_NC_CPDMA_SRAM_TEST_FH5_CP_REG Register (Offset = 154h) [reset = 0h]

Test CPDMA FHost Channel 5 Completion Pointer

Return to [Summary Table](#)

Table 5-552. Instance Table

Instance Name	Physical Address
CPSW0	5280 0154h

Figure 5-276. CPSW_NC_CPDMA_SRAM_TEST_FH5_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH5_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH5_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH5_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH5_CP							
R/W							
0h							

Table 5-553. CPSW_NC_CPDMA_SRAM_TEST_FH5_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH5_CP	R/W	0h	Test CPDMA FHost Channel 5 Completion Pointer

5.1.2.277 CPSW_NC_CPDMA_SRAM_TEST_FH6_CP_REG Register

5.1.2.277.1 CPSW_NC_CPDMA_SRAM_TEST_FH6_CP_REG Register (Offset = 158h) [reset = 0h]

Test CPDMA FHost Channel 6 Completion Pointer

Return to [Summary Table](#)

Table 5-554. Instance Table

Instance Name	Physical Address
CPSW0	5280 0158h

Figure 5-277. CPSW_NC_CPDMA_SRAM_TEST_FH6_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH6_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH6_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH6_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH6_CP							
R/W							
0h							

Table 5-555. CPSW_NC_CPDMA_SRAM_TEST_FH6_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH6_CP	R/W	0h	Test CPDMA FHost Channel 6 Completion Pointer

5.1.2.278 CPSW_NC_CPDMA_SRAM_TEST_FH7_CP_REG Register

5.1.2.278.1 CPSW_NC_CPDMA_SRAM_TEST_FH7_CP_REG Register (Offset = 15Ch) [reset = 0h]

Test CPDMA FHost Channel 7 Completion Pointer

Return to [Summary Table](#)

Table 5-556. Instance Table

Instance Name	Physical Address
CPSW0	5280 015Ch

Figure 5-278. CPSW_NC_CPDMA_SRAM_TEST_FH7_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_FH7_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_FH7_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_FH7_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_FH7_CP							
R/W							
0h							

Table 5-557. CPSW_NC_CPDMA_SRAM_TEST_FH7_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_FH7_CP	R/W	0h	Test CPDMA FHost Channel 7 Completion Pointer

5.1.2.279 CPSW_NC_CPDMA_SRAM_TEST_TH0_CP_REG Register

5.1.2.279.1 CPSW_NC_CPDMA_SRAM_TEST_TH0_CP_REG Register (Offset = 160h) [reset = 0h]

Test CPDMA THost Channel 0 Completion Pointer

Return to [Summary Table](#)

Table 5-558. Instance Table

Instance Name	Physical Address
CPSW0	5280 0160h

Figure 5-279. CPSW_NC_CPDMA_SRAM_TEST_TH0_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH0_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH0_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH0_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH0_CP							
R/W							
0h							

Table 5-559. CPSW_NC_CPDMA_SRAM_TEST_TH0_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH0_CP	R/W	0h	Test CPDMA THost Channel 0 Completion Pointer

5.1.2.280 CPSW_NC_CPDMA_SRAM_TEST_TH1_CP_REG Register

5.1.2.280.1 CPSW_NC_CPDMA_SRAM_TEST_TH1_CP_REG Register (Offset = 164h) [reset = 0h]

Test CPDMA THost Channel 1 Completion Pointer

Return to [Summary Table](#)

Table 5-560. Instance Table

Instance Name	Physical Address
CPSW0	5280 0164h

Figure 5-280. CPSW_NC_CPDMA_SRAM_TEST_TH1_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH1_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH1_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH1_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH1_CP							
R/W							
0h							

Table 5-561. CPSW_NC_CPDMA_SRAM_TEST_TH1_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH1_CP	R/W	0h	Test CPDMA THost Channel 1 Completion Pointer

5.1.2.281 CPSW_NC_CPDMA_SRAM_TEST_TH2_CP_REG Register

5.1.2.281.1 CPSW_NC_CPDMA_SRAM_TEST_TH2_CP_REG Register (Offset = 168h) [reset = 0h]

Test CPDMA THost Channel 2 Completion Pointer

Return to [Summary Table](#)

Table 5-562. Instance Table

Instance Name	Physical Address
CPSW0	5280 0168h

Figure 5-281. CPSW_NC_CPDMA_SRAM_TEST_TH2_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH2_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH2_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH2_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH2_CP							
R/W							
0h							

Table 5-563. CPSW_NC_CPDMA_SRAM_TEST_TH2_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH2_CP	R/W	0h	Test CPDMA THost Channel 2 Completion Pointer

5.1.2.282 CPSW_NC_CPDMA_SRAM_TEST_TH3_CP_REG Register

5.1.2.282.1 CPSW_NC_CPDMA_SRAM_TEST_TH3_CP_REG Register (Offset = 16Ch) [reset = 0h]

Test CPDMA THost Channel 3 Completion Pointer

Return to [Summary Table](#)

Table 5-564. Instance Table

Instance Name	Physical Address
CPSW0	5280 016Ch

Figure 5-282. CPSW_NC_CPDMA_SRAM_TEST_TH3_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH3_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH3_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH3_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH3_CP							
R/W							
0h							

Table 5-565. CPSW_NC_CPDMA_SRAM_TEST_TH3_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH3_CP	R/W	0h	Test CPDMA THost Channel 3 Completion Pointer

5.1.2.283 CPSW_NC_CPDMA_SRAM_TEST_TH4_CP_REG Register
5.1.2.283.1 CPSW_NC_CPDMA_SRAM_TEST_TH4_CP_REG Register (Offset = 170h) [reset = 0h]

Test CPDMA THost Channel 4 Completion Pointer

 Return to [Summary Table](#)
Table 5-566. Instance Table

Instance Name	Physical Address
CPSW0	5280 0170h

Figure 5-283. CPSW_NC_CPDMA_SRAM_TEST_TH4_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH4_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH4_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH4_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH4_CP							
R/W							
0h							

Table 5-567. CPSW_NC_CPDMA_SRAM_TEST_TH4_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH4_CP	R/W	0h	Test CPDMA THost Channel 4 Completion Pointer

5.1.2.284 CPSW_NC_CPDMA_SRAM_TEST_TH5_CP_REG Register

5.1.2.284.1 CPSW_NC_CPDMA_SRAM_TEST_TH5_CP_REG Register (Offset = 174h) [reset = 0h]

Test CPDMA THost Channel 5 Completion Pointer

Return to [Summary Table](#)

Table 5-568. Instance Table

Instance Name	Physical Address
CPSW0	5280 0174h

Figure 5-284. CPSW_NC_CPDMA_SRAM_TEST_TH5_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH5_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH5_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH5_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH5_CP							
R/W							
0h							

Table 5-569. CPSW_NC_CPDMA_SRAM_TEST_TH5_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH5_CP	R/W	0h	Test CPDMA THost Channel 5 Completion Pointer

5.1.2.285 CPSW_NC_CPDMA_SRAM_TEST_TH6_CP_REG Register

5.1.2.285.1 CPSW_NC_CPDMA_SRAM_TEST_TH6_CP_REG Register (Offset = 178h) [reset = 0h]

Test CPDMA THost Channel 6 Completion Pointer

Return to [Summary Table](#)

Table 5-570. Instance Table

Instance Name	Physical Address
CPSW0	5280 0178h

Figure 5-285. CPSW_NC_CPDMA_SRAM_TEST_TH6_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH6_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH6_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH6_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH6_CP							
R/W							
0h							

Table 5-571. CPSW_NC_CPDMA_SRAM_TEST_TH6_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH6_CP	R/W	0h	Test CPDMA THost Channel 6 Completion Pointer

5.1.2.286 CPSW_NC_CPDMA_SRAM_TEST_TH7_CP_REG Register

5.1.2.286.1 CPSW_NC_CPDMA_SRAM_TEST_TH7_CP_REG Register (Offset = 17Ch) [reset = 0h]

Test CPDMA THost Channel 7 Completion Pointer

Return to [Summary Table](#)

Table 5-572. Instance Table

Instance Name	Physical Address
CPSW0	5280 017Ch

Figure 5-286. CPSW_NC_CPDMA_SRAM_TEST_TH7_CP_REG Name Register

31	30	29	28	27	26	25	24
TEST_TH7_CP							
R/W							
0h							
23	22	21	20	19	18	17	16
TEST_TH7_CP							
R/W							
0h							
15	14	13	12	11	10	9	8
TEST_TH7_CP							
R/W							
0h							
7	6	5	4	3	2	1	0
TEST_TH7_CP							
R/W							
0h							

Table 5-573. CPSW_NC_CPDMA_SRAM_TEST_TH7_CP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TEST_TH7_CP	R/W	0h	Test CPDMA THost Channel 7 Completion Pointer

5.1.2.287 CPSW_NC_STAT_RXGOODFRAMES_J Register
5.1.2.287.1 CPSW_NC_STAT_RXGOODFRAMES_J Register (Offset = 0h) [reset = 0h]

Total number of good frames received

 Return to [Summary Table](#)
Table 5-574. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h + formula

Figure 5-287. CPSW_NC_STAT_RXGOODFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-575. CPSW_NC_STAT_RXGOODFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of good frames received

5.1.2.288 CPSW_NC_STAT_RXBROADCASTFRAMES_J Register

5.1.2.288.1 CPSW_NC_STAT_RXBROADCASTFRAMES_J Register (Offset = 4h) [reset = 0h]

Total number of good broadcast frames received

Return to [Summary Table](#)

Table 5-576. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h + formula

Figure 5-288. CPSW_NC_STAT_RXBROADCASTFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-577. CPSW_NC_STAT_RXBROADCASTFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of good broadcast frames received

5.1.2.289 CPSW_NC_STAT_RXMULTICASTFRAMES_J Register
5.1.2.289.1 CPSW_NC_STAT_RXMULTICASTFRAMES_J Register (Offset = 8h) [reset = 0h]

Total number of good multicast frames received

 Return to [Summary Table](#)
Table 5-578. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h + formula

Figure 5-289. CPSW_NC_STAT_RXMULTICASTFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-579. CPSW_NC_STAT_RXMULTICASTFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of good multicast frames received

5.1.2.290 CPSW_NC_STAT_RXPAUSEFRAMES_J Register

5.1.2.290.1 CPSW_NC_STAT_RXPAUSEFRAMES_J Register (Offset = Ch) [reset = 0h]

Total number of pause frames received

Return to [Summary Table](#)

Table 5-580. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch + formula

Figure 5-290. CPSW_NC_STAT_RXPAUSEFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-581. CPSW_NC_STAT_RXPAUSEFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of pause frames received

5.1.2.291 CPSW_NC_STAT_RXCRCERRORS_J Register

5.1.2.291.1 CPSW_NC_STAT_RXCRCERRORS_J Register (Offset = 10h) [reset = 0h]

Total number of CRC errors frames received

Return to [Summary Table](#)

Table 5-582. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h + formula

Figure 5-291. CPSW_NC_STAT_RXCRCERRORS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-583. CPSW_NC_STAT_RXCRCERRORS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of CRC errors frames received

5.1.2.292 CPSW_NC_STAT_RXALIGNCODEERRORS_J Register

5.1.2.292.1 CPSW_NC_STAT_RXALIGNCODEERRORS_J Register (Offset = 14h) [reset = 0h]

Total number of alignment/code errors received

Return to [Summary Table](#)

Table 5-584. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h + formula

Figure 5-292. CPSW_NC_STAT_RXALIGNCODEERRORS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-585. CPSW_NC_STAT_RXALIGNCODEERRORS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of alignment/code errors received

5.1.2.293 CPSW_NC_STAT_RXOVERSIZEDFRAMES_J Register

5.1.2.293.1 CPSW_NC_STAT_RXOVERSIZEDFRAMES_J Register (Offset = 18h) [reset = 0h]

Total number of oversized frames received

Return to [Summary Table](#)

Table 5-586. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h + formula

Figure 5-293. CPSW_NC_STAT_RXOVERSIZEDFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-587. CPSW_NC_STAT_RXOVERSIZEDFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of oversized frames received

5.1.2.294 CPSW_NC_STAT_RXJABBERFRAMES_J Register

5.1.2.294.1 CPSW_NC_STAT_RXJABBERFRAMES_J Register (Offset = 1Ch) [reset = 0h]

Total number of jabber frames received

Return to [Summary Table](#)

Table 5-588. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch + formula

Figure 5-294. CPSW_NC_STAT_RXJABBERFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-589. CPSW_NC_STAT_RXJABBERFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of jabber frames received

5.1.2.295 CPSW_NC_STAT_RXUNDERSIZEDFRAMES_J Register
5.1.2.295.1 CPSW_NC_STAT_RXUNDERSIZEDFRAMES_J Register (Offset = 20h) [reset = 0h]

Total number of undersized frames received

 Return to [Summary Table](#)
Table 5-590. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h + formula

Figure 5-295. CPSW_NC_STAT_RXUNDERSIZEDFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-591. CPSW_NC_STAT_RXUNDERSIZEDFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of undersized frames received

5.1.2.296 CPSW_NC_STAT_RXFRAGMENTS_J Register

5.1.2.296.1 CPSW_NC_STAT_RXFRAGMENTS_J Register (Offset = 24h) [reset = 0h]

Total number of fragmented frames received

Return to [Summary Table](#)

Table 5-592. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h + formula

Figure 5-296. CPSW_NC_STAT_RXFRAGMENTS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-593. CPSW_NC_STAT_RXFRAGMENTS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of fragmented frames received

5.1.2.297 CPSW_NC_STAT_ALE_DROP_J Register

5.1.2.297.1 CPSW_NC_STAT_ALE_DROP_J Register (Offset = 28h) [reset = 0h]

Total number of frames dropped by the ALE

Return to [Summary Table](#)

Table 5-594. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h + formula

Figure 5-297. CPSW_NC_STAT_ALE_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-595. CPSW_NC_STAT_ALE_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of frames dropped by the ALE

5.1.2.298 CPSW_NC_STAT_ALE_OVERRUN_DROP_J Register

5.1.2.298.1 CPSW_NC_STAT_ALE_OVERRUN_DROP_J Register (Offset = 2Ch) [reset = 0h]

Total number of overrun frames dropped by the ALE

Return to [Summary Table](#)

Table 5-596. Instance Table

Instance Name	Physical Address
CPSW0	5280 002Ch + formula

Figure 5-298. CPSW_NC_STAT_ALE_OVERRUN_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-597. CPSW_NC_STAT_ALE_OVERRUN_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of overrun frames dropped by the ALE

5.1.2.299 CPSW_NC_STAT_RXOCTETS_J Register
5.1.2.299.1 CPSW_NC_STAT_RXOCTETS_J Register (Offset = 30h) [reset = 0h]

Total number of received bytes in good frames

 Return to [Summary Table](#)
Table 5-598. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h + formula

Figure 5-299. CPSW_NC_STAT_RXOCTETS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-599. CPSW_NC_STAT_RXOCTETS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of received bytes in good frames

5.1.2.300 CPSW_NC_STAT_TXGOODFRAMES_J Register

5.1.2.300.1 CPSW_NC_STAT_TXGOODFRAMES_J Register (Offset = 34h) [reset = 0h]

Total number of good frames transmitted

Return to [Summary Table](#)

Table 5-600. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h + formula

Figure 5-300. CPSW_NC_STAT_TXGOODFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-601. CPSW_NC_STAT_TXGOODFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of good frames transmitted

5.1.2.301 CPSW_NC_STAT_TXBROADCASTFRAMES_J Register
5.1.2.301.1 CPSW_NC_STAT_TXBROADCASTFRAMES_J Register (Offset = 38h) [reset = 0h]

Total number of good broadcast frames transmitted

 Return to [Summary Table](#)
Table 5-602. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h + formula

Figure 5-301. CPSW_NC_STAT_TXBROADCASTFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-603. CPSW_NC_STAT_TXBROADCASTFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of good broadcast frames transmitted

5.1.2.302 CPSW_NC_STAT_TXMULTICASTFRAMES_J Register

5.1.2.302.1 CPSW_NC_STAT_TXMULTICASTFRAMES_J Register (Offset = 3Ch) [reset = 0h]

Total number of good multicast frames transmitted

Return to [Summary Table](#)

Table 5-604. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch + formula

Figure 5-302. CPSW_NC_STAT_TXMULTICASTFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-605. CPSW_NC_STAT_TXMULTICASTFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of good multicast frames transmitted

5.1.2.303 CPSW_NC_STAT_TXPAUSEFRAMES_J Register

5.1.2.303.1 CPSW_NC_STAT_TXPAUSEFRAMES_J Register (Offset = 40h) [reset = 0h]

Total number of pause frames transmitted

Return to [Summary Table](#)

Table 5-606. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h + formula

Figure 5-303. CPSW_NC_STAT_TXPAUSEFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-607. CPSW_NC_STAT_TXPAUSEFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of pause frames transmitted

5.1.2.304 CPSW_NC_STAT_TXDEFERREDFRAMES_J Register

5.1.2.304.1 CPSW_NC_STAT_TXDEFERREDFRAMES_J Register (Offset = 44h) [reset = 0h]

Total number of deferred frames transmitted

Return to [Summary Table](#)

Table 5-608. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h + formula

Figure 5-304. CPSW_NC_STAT_TXDEFERREDFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-609. CPSW_NC_STAT_TXDEFERREDFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of deferred frames transmitted

5.1.2.305 CPSW_NC_STAT_TXCOLLISIONFRAMES_J Register
5.1.2.305.1 CPSW_NC_STAT_TXCOLLISIONFRAMES_J Register (Offset = 48h) [reset = 0h]

Total number of transmitted frames experiencing a collision

 Return to [Summary Table](#)
Table 5-610. Instance Table

Instance Name	Physical Address
CPSW0	5280 0048h + formula

Figure 5-305. CPSW_NC_STAT_TXCOLLISIONFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-611. CPSW_NC_STAT_TXCOLLISIONFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of transmitted frames experiencing a collision

5.1.2.306 CPSW_NC_STAT_TXSINGLECOLLFRAMES_J Register

5.1.2.306.1 CPSW_NC_STAT_TXSINGLECOLLFRAMES_J Register (Offset = 4Ch) [reset = 0h]

Total number of transmitted frames experiencing a single collision

Return to [Summary Table](#)

Table 5-612. Instance Table

Instance Name	Physical Address
CPSW0	5280 004Ch + formula

Figure 5-306. CPSW_NC_STAT_TXSINGLECOLLFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-613. CPSW_NC_STAT_TXSINGLECOLLFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of transmitted frames experiencing a single collision

5.1.2.307 CPSW_NC_STAT_TXMULTCOLLFRAMES_J Register
5.1.2.307.1 CPSW_NC_STAT_TXMULTCOLLFRAMES_J Register (Offset = 50h) [reset = 0h]

Total number of transmitted frames experiencing multiple collisions

 Return to [Summary Table](#)
Table 5-614. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h + formula

Figure 5-307. CPSW_NC_STAT_TXMULTCOLLFRAMES_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-615. CPSW_NC_STAT_TXMULTCOLLFRAMES_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of transmitted frames experiencing multiple collisions

5.1.2.308 CPSW_NC_STAT_TXEXCESSIVECOLLISIONS_J Register

5.1.2.308.1 CPSW_NC_STAT_TXEXCESSIVECOLLISIONS_J Register (Offset = 54h) [reset = 0h]

Total number of transmitted frames abandoned due to excessive collisions

Return to [Summary Table](#)

Table 5-616. Instance Table

Instance Name	Physical Address
CPSW0	5280 0054h + formula

Figure 5-308. CPSW_NC_STAT_TXEXCESSIVECOLLISIONS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-617. CPSW_NC_STAT_TXEXCESSIVECOLLISIONS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of transmitted frames abandoned due to excessive collisions

5.1.2.309 CPSW_NC_STAT_TXLATECOLLISIONS_J Register

5.1.2.309.1 CPSW_NC_STAT_TXLATECOLLISIONS_J Register (Offset = 58h) [reset = 0h]

Total number of transmitted frames abandoned due to a late collision

Return to [Summary Table](#)

Table 5-618. Instance Table

Instance Name	Physical Address
CPSW0	5280 0058h + formula

Figure 5-309. CPSW_NC_STAT_TXLATECOLLISIONS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-619. CPSW_NC_STAT_TXLATECOLLISIONS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of transmitted frames abandoned due to a late collision

5.1.2.310 CPSW_NC_STAT_RXIPGERROR_J Register

5.1.2.310.1 CPSW_NC_STAT_RXIPGERROR_J Register (Offset = 5Ch) [reset = 0h]

Total number of receive inter-packet gap errors (10G only)

Return to [Summary Table](#)

Table 5-620. Instance Table

Instance Name	Physical Address
CPSW0	5280 005Ch + formula

Figure 5-310. CPSW_NC_STAT_RXIPGERROR_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-621. CPSW_NC_STAT_RXIPGERROR_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of receive inter-packet gap errors (10G only)

5.1.2.311 CPSW_NC_STAT_TXCARRIERSENSEERRORS_J Register
5.1.2.311.1 CPSW_NC_STAT_TXCARRIERSENSEERRORS_J Register (Offset = 60h) [reset = 0h]

Total number of transmitted frames that experienced a carrier loss

 Return to [Summary Table](#)
Table 5-622. Instance Table

Instance Name	Physical Address
CPSW0	5280 0060h + formula

Figure 5-311. CPSW_NC_STAT_TXCARRIERSENSEERRORS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-623. CPSW_NC_STAT_TXCARRIERSENSEERRORS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of transmitted frames that experienced a carrier loss

5.1.2.312 CPSW_NC_STAT_TXOCTETS_J Register

5.1.2.312.1 CPSW_NC_STAT_TXOCTETS_J Register (Offset = 64h) [reset = 0h]

Total number of bytes in all good frames transmitted

Return to [Summary Table](#)

Table 5-624. Instance Table

Instance Name	Physical Address
CPSW0	5280 0064h + formula

Figure 5-312. CPSW_NC_STAT_TXOCTETS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-625. CPSW_NC_STAT_TXOCTETS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of bytes in all good frames transmitted

5.1.2.313 CPSW_NC_STAT_OCTETFRAMES64_J Register

5.1.2.313.1 CPSW_NC_STAT_OCTETFRAMES64_J Register (Offset = 68h) [reset = 0h]

Total number of 64-byte frames received and transmitted

Return to [Summary Table](#)

Table 5-626. Instance Table

Instance Name	Physical Address
CPSW0	5280 0068h + formula

Figure 5-313. CPSW_NC_STAT_OCTETFRAMES64_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-627. CPSW_NC_STAT_OCTETFRAMES64_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of 64-byte frames received and transmitted

5.1.2.314 CPSW_NC_STAT_OCTETFRAMES65T127_J Register

5.1.2.314.1 CPSW_NC_STAT_OCTETFRAMES65T127_J Register (Offset = 6Ch) [reset = 0h]

Total number of frames of size 65 to 127 bytes received and transmitted

Return to [Summary Table](#)

Table 5-628. Instance Table

Instance Name	Physical Address
CPSW0	5280 006Ch + formula

Figure 5-314. CPSW_NC_STAT_OCTETFRAMES65T127_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-629. CPSW_NC_STAT_OCTETFRAMES65T127_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of frames of size 65 to 127 bytes received and transmitted

5.1.2.315 CPSW_NC_STAT_OCTETFRAMES128T255_J Register

5.1.2.315.1 CPSW_NC_STAT_OCTETFRAMES128T255_J Register (Offset = 70h) [reset = 0h]

Total number of frames of size 128 to 255 bytes received and transmitted

Return to [Summary Table](#)

Table 5-630. Instance Table

Instance Name	Physical Address
CPSW0	5280 0070h + formula

Figure 5-315. CPSW_NC_STAT_OCTETFRAMES128T255_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-631. CPSW_NC_STAT_OCTETFRAMES128T255_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of frames of size 128 to 255 bytes received and transmitted

5.1.2.316 CPSW_NC_STAT_OCTETFRAMES256T511_J Register

5.1.2.316.1 CPSW_NC_STAT_OCTETFRAMES256T511_J Register (Offset = 74h) [reset = 0h]

Total number of frames of size 256 to 511 bytes received and transmitted

Return to [Summary Table](#)

Table 5-632. Instance Table

Instance Name	Physical Address
CPSW0	5280 0074h + formula

Figure 5-316. CPSW_NC_STAT_OCTETFRAMES256T511_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-633. CPSW_NC_STAT_OCTETFRAMES256T511_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of frames of size 256 to 511 bytes received and transmitted

5.1.2.317 CPSW_NC_STAT_OCTETFRAMES512T1023_J Register
5.1.2.317.1 CPSW_NC_STAT_OCTETFRAMES512T1023_J Register (Offset = 78h) [reset = 0h]

Total number of frames of size 512 to 1023 bytes received and transmitted

 Return to [Summary Table](#)
Table 5-634. Instance Table

Instance Name	Physical Address
CPSW0	5280 0078h + formula

Figure 5-317. CPSW_NC_STAT_OCTETFRAMES512T1023_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-635. CPSW_NC_STAT_OCTETFRAMES512T1023_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of frames of size 512 to 1023 bytes received and transmitted

5.1.2.318 CPSW_NC_STAT_OCTETFRAMES1024TUP_J Register

5.1.2.318.1 CPSW_NC_STAT_OCTETFRAMES1024TUP_J Register (Offset = 7Ch) [reset = 0h]

Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted

Return to [Summary Table](#)

Table 5-636. Instance Table

Instance Name	Physical Address
CPSW0	5280 007Ch + formula

Figure 5-318. CPSW_NC_STAT_OCTETFRAMES1024TUP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-637. CPSW_NC_STAT_OCTETFRAMES1024TUP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted

5.1.2.319 CPSW_NC_STAT_NETOCTETS_J Register
5.1.2.319.1 CPSW_NC_STAT_NETOCTETS_J Register (Offset = 80h) [reset = 0h]

Total number of bytes received and transmitted

 Return to [Summary Table](#)
Table 5-638. Instance Table

Instance Name	Physical Address
CPSW0	5280 0080h + formula

Figure 5-319. CPSW_NC_STAT_NETOCTETS_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-639. CPSW_NC_STAT_NETOCTETS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of bytes received and transmitted

5.1.2.320 CPSW_NC_STAT_RX_BOTTOM_OF_FIFO_DROP_J Register

5.1.2.320.1 CPSW_NC_STAT_RX_BOTTOM_OF_FIFO_DROP_J Register (Offset = 84h) [reset = 0h]

Receive Bottom of FIFO Drop

Return to [Summary Table](#)

Table 5-640. Instance Table

Instance Name	Physical Address
CPSW0	5280 0084h + formula

Figure 5-320. CPSW_NC_STAT_RX_BOTTOM_OF_FIFO_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-641. CPSW_NC_STAT_RX_BOTTOM_OF_FIFO_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Receive Bottom of FIFO Drop

5.1.2.321 CPSW_NC_STAT_PORTMASK_DROP_J Register

5.1.2.321.1 CPSW_NC_STAT_PORTMASK_DROP_J Register (Offset = 88h) [reset = 0h]

Total number of dropped frames received due to portmask

Return to [Summary Table](#)

Table 5-642. Instance Table

Instance Name	Physical Address
CPSW0	5280 0088h + formula

Figure 5-321. CPSW_NC_STAT_PORTMASK_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-643. CPSW_NC_STAT_PORTMASK_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of dropped frames received due to portmask

5.1.2.322 CPSW_NC_STAT_RX_TOP_OF_FIFO_DROP_J Register

5.1.2.322.1 CPSW_NC_STAT_RX_TOP_OF_FIFO_DROP_J Register (Offset = 8Ch) [reset = 0h]

Receive Top of FIFO Drop

Return to [Summary Table](#)

Table 5-644. Instance Table

Instance Name	Physical Address
CPSW0	5280 008Ch + formula

Figure 5-322. CPSW_NC_STAT_RX_TOP_OF_FIFO_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-645. CPSW_NC_STAT_RX_TOP_OF_FIFO_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Receive Top of FIFO Drop

5.1.2.323 CPSW_NC_STAT_ALE_RATE_LIMIT_DROP_J Register

5.1.2.323.1 CPSW_NC_STAT_ALE_RATE_LIMIT_DROP_J Register (Offset = 90h) [reset = 0h]

Total number of dropped frames due to ALE Rate Limiting

Return to [Summary Table](#)

Table 5-646. Instance Table

Instance Name	Physical Address
CPSW0	5280 0090h + formula

Figure 5-323. CPSW_NC_STAT_ALE_RATE_LIMIT_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-647. CPSW_NC_STAT_ALE_RATE_LIMIT_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of dropped frames due to ALE Rate Limiting

5.1.2.324 CPSW_NC_STAT_ALE_VID_INGRESS_DROP_J Register

5.1.2.324.1 CPSW_NC_STAT_ALE_VID_INGRESS_DROP_J Register (Offset = 94h) [reset = 0h]

Total number of dropped frames due to ALE VID Ingress

Return to [Summary Table](#)

Table 5-648. Instance Table

Instance Name	Physical Address
CPSW0	5280 0094h + formula

Figure 5-324. CPSW_NC_STAT_ALE_VID_INGRESS_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-649. CPSW_NC_STAT_ALE_VID_INGRESS_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of dropped frames due to ALE VID Ingress

5.1.2.325 CPSW_NC_STAT_ALE_DA_EQ_SA_DROP_J Register

5.1.2.325.1 CPSW_NC_STAT_ALE_DA_EQ_SA_DROP_J Register (Offset = 98h) [reset = 0h]

Total number of dropped frames due to DA=SA

Return to [Summary Table](#)

Table 5-650. Instance Table

Instance Name	Physical Address
CPSW0	5280 0098h + formula

Figure 5-325. CPSW_NC_STAT_ALE_DA_EQ_SA_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-651. CPSW_NC_STAT_ALE_DA_EQ_SA_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of dropped frames due to DA=SA

5.1.2.326 CPSW_NC_STAT_ALE_BLOCK_DROP_J Register

5.1.2.326.1 CPSW_NC_STAT_ALE_BLOCK_DROP_J Register (Offset = 9Ch) [reset = 0h]

Total number of dropped frames due to ALE Block Mode

Return to [Summary Table](#)

Table 5-652. Instance Table

Instance Name	Physical Address
CPSW0	5280 009Ch + formula

Figure 5-326. CPSW_NC_STAT_ALE_BLOCK_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-653. CPSW_NC_STAT_ALE_BLOCK_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of dropped frames due to ALE Block Mode

5.1.2.327 CPSW_NC_STAT_ALE_SECURE_DROP_J Register
5.1.2.327.1 CPSW_NC_STAT_ALE_SECURE_DROP_J Register (Offset = A0h) [reset = 0h]

Total number of dropped frames due to ALE Secure Mode

 Return to [Summary Table](#)
Table 5-654. Instance Table

Instance Name	Physical Address
CPSW0	5280 00A0h + formula

Figure 5-327. CPSW_NC_STAT_ALE_SECURE_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-655. CPSW_NC_STAT_ALE_SECURE_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of dropped frames due to ALE Secure Mode

5.1.2.328 CPSW_NC_STAT_ALE_AUTH_DROP_J Register

5.1.2.328.1 CPSW_NC_STAT_ALE_AUTH_DROP_J Register (Offset = A4h) [reset = 0h]

Total number of dropped frames due to ALE Authentication

Return to [Summary Table](#)

Table 5-656. Instance Table

Instance Name	Physical Address
CPSW0	5280 00A4h + formula

Figure 5-328. CPSW_NC_STAT_ALE_AUTH_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-657. CPSW_NC_STAT_ALE_AUTH_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Total number of dropped frames due to ALE Authentication

5.1.2.329 CPSW_NC_STAT_ALE_UNKN_UNI_J Register
5.1.2.329.1 CPSW_NC_STAT_ALE_UNKN_UNI_J Register (Offset = A8h) [reset = 0h]

ALE Receive Unknown Unicast

 Return to [Summary Table](#)
Table 5-658. Instance Table

Instance Name	Physical Address
CPSW0	5280 00A8h + formula

Figure 5-329. CPSW_NC_STAT_ALE_UNKN_UNI_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-659. CPSW_NC_STAT_ALE_UNKN_UNI_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Receive Unknown Unicast

5.1.2.330 CPSW_NC_STAT_ALE_UNKN_UNI_BCNT_J Register

5.1.2.330.1 CPSW_NC_STAT_ALE_UNKN_UNI_BCNT_J Register (Offset = ACh) [reset = 0h]

ALE Receive Unknown Unicast Bytecount

Return to [Summary Table](#)

Table 5-660. Instance Table

Instance Name	Physical Address
CPSW0	5280 00ACh + formula

Figure 5-330. CPSW_NC_STAT_ALE_UNKN_UNI_BCNT_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-661. CPSW_NC_STAT_ALE_UNKN_UNI_BCNT_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Receive Unknown Unicast Bytecount

5.1.2.331 CPSW_NC_STAT_ALE_UNKN_MLT_J Register
5.1.2.331.1 CPSW_NC_STAT_ALE_UNKN_MLT_J Register (Offset = B0h) [reset = 0h]

ALE Receive Unknown Multicast

 Return to [Summary Table](#)
Table 5-662. Instance Table

Instance Name	Physical Address
CPSW0	5280 00B0h + formula

Figure 5-331. CPSW_NC_STAT_ALE_UNKN_MLT_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-663. CPSW_NC_STAT_ALE_UNKN_MLT_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Receive Unknown Multicast

5.1.2.332 CPSW_NC_STAT_ALE_UNKN_MLT_BCNT_J Register

5.1.2.332.1 CPSW_NC_STAT_ALE_UNKN_MLT_BCNT_J Register (Offset = B4h) [reset = 0h]

ALE Receive Unknown Multicast Bytecount

Return to [Summary Table](#)

Table 5-664. Instance Table

Instance Name	Physical Address
CPSW0	5280 00B4h + formula

Figure 5-332. CPSW_NC_STAT_ALE_UNKN_MLT_BCNT_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-665. CPSW_NC_STAT_ALE_UNKN_MLT_BCNT_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Receive Unknown Multicast Bytecount

5.1.2.333 CPSW_NC_STAT_ALE_UNKN_BRD_J Register
5.1.2.333.1 CPSW_NC_STAT_ALE_UNKN_BRD_J Register (Offset = B8h) [reset = 0h]

ALE Receive Unknown Broadcast

 Return to [Summary Table](#)
Table 5-666. Instance Table

Instance Name	Physical Address
CPSW0	5280 00B8h + formula

Figure 5-333. CPSW_NC_STAT_ALE_UNKN_BRD_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-667. CPSW_NC_STAT_ALE_UNKN_BRD_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Receive Unknown Broadcast

5.1.2.334 CPSW_NC_STAT_ALE_UNKN_BRD_BCNT_J Register

5.1.2.334.1 CPSW_NC_STAT_ALE_UNKN_BRD_BCNT_J Register (Offset = BCh) [reset = 0h]

ALE Receive Unknown Broadcast Bytecount

Return to [Summary Table](#)

Table 5-668. Instance Table

Instance Name	Physical Address
CPSW0	5280 00BCh + formula

Figure 5-334. CPSW_NC_STAT_ALE_UNKN_BRD_BCNT_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-669. CPSW_NC_STAT_ALE_UNKN_BRD_BCNT_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Receive Unknown Broadcast Bytecount

5.1.2.335 CPSW_NC_STAT_ALE_POL_MATCH_J Register
5.1.2.335.1 CPSW_NC_STAT_ALE_POL_MATCH_J Register (Offset = C0h) [reset = 0h]

ALE Policer Matched

 Return to [Summary Table](#)
Table 5-670. Instance Table

Instance Name	Physical Address
CPSW0	5280 00C0h + formula

Figure 5-335. CPSW_NC_STAT_ALE_POL_MATCH_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-671. CPSW_NC_STAT_ALE_POL_MATCH_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Policer Matched

5.1.2.336 CPSW_NC_STAT_ALE_POL_MATCH_RED_J Register

5.1.2.336.1 CPSW_NC_STAT_ALE_POL_MATCH_RED_J Register (Offset = C4h) [reset = 0h]

ALE Policer Matched and Condition Red

Return to [Summary Table](#)

Table 5-672. Instance Table

Instance Name	Physical Address
CPSW0	5280 00C4h + formula

Figure 5-336. CPSW_NC_STAT_ALE_POL_MATCH_RED_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-673. CPSW_NC_STAT_ALE_POL_MATCH_RED_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Policer Matched and Condition Red

5.1.2.337 CPSW_NC_STAT_ALE_POL_MATCH_YELLOW_J Register
5.1.2.337.1 CPSW_NC_STAT_ALE_POL_MATCH_YELLOW_J Register (Offset = C8h) [reset = 0h]

ALE Policer Matched and Condition Yellow

 Return to [Summary Table](#)
Table 5-674. Instance Table

Instance Name	Physical Address
CPSW0	5280 00C8h + formula

Figure 5-337. CPSW_NC_STAT_ALE_POL_MATCH_YELLOW_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-675. CPSW_NC_STAT_ALE_POL_MATCH_YELLOW_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Policer Matched and Condition Yellow

5.1.2.338 CPSW_NC_STAT_ALE_MULT_SA_DROP_J Register

5.1.2.338.1 CPSW_NC_STAT_ALE_MULT_SA_DROP_J Register (Offset = CCh) [reset = 0h]

ALE Multicast Source Address Drop

Return to [Summary Table](#)

Table 5-676. Instance Table

Instance Name	Physical Address
CPSW0	5280 00CCh + formula

Figure 5-338. CPSW_NC_STAT_ALE_MULT_SA_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-677. CPSW_NC_STAT_ALE_MULT_SA_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Multicast Source Address drop

5.1.2.339 CPSW_NC_STAT_ALE_DUAL_VLAN_DROP_J Register

5.1.2.339.1 CPSW_NC_STAT_ALE_DUAL_VLAN_DROP_J Register (Offset = D0h) [reset = 0h]

ALE Dual VLAN Drop

Return to [Summary Table](#)

Table 5-678. Instance Table

Instance Name	Physical Address
CPSW0	5280 00D0h + formula

Figure 5-339. CPSW_NC_STAT_ALE_DUAL_VLAN_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-679. CPSW_NC_STAT_ALE_DUAL_VLAN_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Dual VLAN drop

5.1.2.340 CPSW_NC_STAT_ALE_LEN_ERROR_DROP_J Register

5.1.2.340.1 CPSW_NC_STAT_ALE_LEN_ERROR_DROP_J Register (Offset = D4h) [reset = 0h]

ALE Length Error Drop

Return to [Summary Table](#)

Table 5-680. Instance Table

Instance Name	Physical Address
CPSW0	5280 00D4h + formula

Figure 5-340. CPSW_NC_STAT_ALE_LEN_ERROR_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-681. CPSW_NC_STAT_ALE_LEN_ERROR_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Length Error drop

5.1.2.341 CPSW_NC_STAT_ALE_IP_NEXT_HDR_DROP_J Register
5.1.2.341.1 CPSW_NC_STAT_ALE_IP_NEXT_HDR_DROP_J Register (Offset = D8h) [reset = 0h]

ALE IP Next Header Drop

 Return to [Summary Table](#)
Table 5-682. Instance Table

Instance Name	Physical Address
CPSW0	5280 00D8h + formula

Figure 5-341. CPSW_NC_STAT_ALE_IP_NEXT_HDR_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-683. CPSW_NC_STAT_ALE_IP_NEXT_HDR_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE Next Header drop

5.1.2.342 CPSW_NC_STAT_ALE_IPV4_FRAG_DROP_J Register

5.1.2.342.1 CPSW_NC_STAT_ALE_IPV4_FRAG_DROP_J Register (Offset = DCh) [reset = 0h]

ALE IPV4 Frag Drop

Return to [Summary Table](#)

Table 5-684. Instance Table

Instance Name	Physical Address
CPSW0	5280 00DCh + formula

Figure 5-342. CPSW_NC_STAT_ALE_IPV4_FRAG_DROP_J Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-685. CPSW_NC_STAT_ALE_IPV4_FRAG_DROP_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	ALE IPV4 Fragment drop

5.1.2.343 CPSW_NC_STAT_IET_RX_ASSEMBLY_ERROR_REG_J Register
5.1.2.343.1 CPSW_NC_STAT_IET_RX_ASSEMBLY_ERROR_REG_J Register (Offset = 140h) [reset = 0h]

IET Receive Assembly Error

 Return to [Summary Table](#)
Table 5-686. Instance Table

Instance Name	Physical Address
CPSW0	5280 0140h + formula

Figure 5-343. CPSW_NC_STAT_IET_RX_ASSEMBLY_ERROR_REG_J Name Register

31	30	29	28	27	26	25	24
IET_RX_ASSEMBLY_ERROR							
R/W							
0h							
23	22	21	20	19	18	17	16
IET_RX_ASSEMBLY_ERROR							
R/W							
0h							
15	14	13	12	11	10	9	8
IET_RX_ASSEMBLY_ERROR							
R/W							
0h							
7	6	5	4	3	2	1	0
IET_RX_ASSEMBLY_ERROR							
R/W							
0h							

Table 5-687. CPSW_NC_STAT_IET_RX_ASSEMBLY_ERROR_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IET_RX_ASSEMBLY_ER ROR	R/W	0h	IET Receive Assembly Error

5.1.2.344 CPSW_NC_STAT_IET_RX_ASSEMBLY_OK_REG_J Register

5.1.2.344.1 CPSW_NC_STAT_IET_RX_ASSEMBLY_OK_REG_J Register (Offset = 144h) [reset = 0h]

IET Receive Assembly Ok

Return to [Summary Table](#)

Table 5-688. Instance Table

Instance Name	Physical Address
CPSW0	5280 0144h + formula

Figure 5-344. CPSW_NC_STAT_IET_RX_ASSEMBLY_OK_REG_J Name Register

31	30	29	28	27	26	25	24
IET_RX_ASSEMBLY_OK							
R/W							
0h							
23	22	21	20	19	18	17	16
IET_RX_ASSEMBLY_OK							
R/W							
0h							
15	14	13	12	11	10	9	8
IET_RX_ASSEMBLY_OK							
R/W							
0h							
7	6	5	4	3	2	1	0
IET_RX_ASSEMBLY_OK							
R/W							
0h							

Table 5-689. CPSW_NC_STAT_IET_RX_ASSEMBLY_OK_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IET_RX_ASSEMBLY_OK	R/W	0h	IET Receive Assembly Ok

5.1.2.345 CPSW_NC_STAT_IET_RX_SMD_ERROR_REG_J Register
5.1.2.345.1 CPSW_NC_STAT_IET_RX_SMD_ERROR_REG_J Register (Offset = 148h) [reset = 0h]

IET Receive Smd Error

 Return to [Summary Table](#)
Table 5-690. Instance Table

Instance Name	Physical Address
CPSW0	5280 0148h + formula

Figure 5-345. CPSW_NC_STAT_IET_RX_SMD_ERROR_REG_J Name Register

31	30	29	28	27	26	25	24
IET_RX_SMD_ERROR							
R/W							
0h							
23	22	21	20	19	18	17	16
IET_RX_SMD_ERROR							
R/W							
0h							
15	14	13	12	11	10	9	8
IET_RX_SMD_ERROR							
R/W							
0h							
7	6	5	4	3	2	1	0
IET_RX_SMD_ERROR							
R/W							
0h							

Table 5-691. CPSW_NC_STAT_IET_RX_SMD_ERROR_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IET_RX_SMD_ERROR	R/W	0h	IET Receive Smd Error

5.1.2.346 CPSW_NC_STAT_IET_RX_FRAG_REG_J Register

5.1.2.346.1 CPSW_NC_STAT_IET_RX_FRAG_REG_J Register (Offset = 14Ch) [reset = 0h]

IET Receive Frag

Return to [Summary Table](#)

Table 5-692. Instance Table

Instance Name	Physical Address
CPSW0	5280 014Ch + formula

Figure 5-346. CPSW_NC_STAT_IET_RX_FRAG_REG_J Name Register

31	30	29	28	27	26	25	24
IET_RX_FRAG							
R/W							
0h							
23	22	21	20	19	18	17	16
IET_RX_FRAG							
R/W							
0h							
15	14	13	12	11	10	9	8
IET_RX_FRAG							
R/W							
0h							
7	6	5	4	3	2	1	0
IET_RX_FRAG							
R/W							
0h							

Table 5-693. CPSW_NC_STAT_IET_RX_FRAG_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IET_RX_FRAG	R/W	0h	IET Receive Frag

5.1.2.347 CPSW_NC_STAT_IET_TX_HOLD_REG_J Register
5.1.2.347.1 CPSW_NC_STAT_IET_TX_HOLD_REG_J Register (Offset = 150h) [reset = 0h]

IET Transmit Hold

 Return to [Summary Table](#)
Table 5-694. Instance Table

Instance Name	Physical Address
CPSW0	5280 0150h + formula

Figure 5-347. CPSW_NC_STAT_IET_TX_HOLD_REG_J Name Register

31	30	29	28	27	26	25	24
IET_TX_HOLD							
R/W							
0h							
23	22	21	20	19	18	17	16
IET_TX_HOLD							
R/W							
0h							
15	14	13	12	11	10	9	8
IET_TX_HOLD							
R/W							
0h							
7	6	5	4	3	2	1	0
IET_TX_HOLD							
R/W							
0h							

Table 5-695. CPSW_NC_STAT_IET_TX_HOLD_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IET_TX_HOLD	R/W	0h	IET Transmit Hold

5.1.2.348 CPSW_NC_STAT_IET_TX_FRAG_REG_J Register

5.1.2.348.1 CPSW_NC_STAT_IET_TX_FRAG_REG_J Register (Offset = 154h) [reset = 0h]

IET Transmit Frag

Return to [Summary Table](#)

Table 5-696. Instance Table

Instance Name	Physical Address
CPSW0	5280 0154h + formula

Figure 5-348. CPSW_NC_STAT_IET_TX_FRAG_REG_J Name Register

31	30	29	28	27	26	25	24
IET_TX_FRAG							
R/W							
0h							
23	22	21	20	19	18	17	16
IET_TX_FRAG							
R/W							
0h							
15	14	13	12	11	10	9	8
IET_TX_FRAG							
R/W							
0h							
7	6	5	4	3	2	1	0
IET_TX_FRAG							
R/W							
0h							

Table 5-697. CPSW_NC_STAT_IET_TX_FRAG_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	IET_TX_FRAG	R/W	0h	IET Transmit Frag

5.1.2.349 CPSW_NC_STAT_TX_MEMORY_PROTECT_ERROR_J Register

5.1.2.349.1 CPSW_NC_STAT_TX_MEMORY_PROTECT_ERROR_J Register (Offset = 17Ch) [reset = 0h]

Transmit Memory Protect CRC Error

Return to [Summary Table](#)

Table 5-698. Instance Table

Instance Name	Physical Address
CPSW0	5280 017Ch + formula

Figure 5-349. CPSW_NC_STAT_TX_MEMORY_PROTECT_ERROR_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-699. CPSW_NC_STAT_TX_MEMORY_PROTECT_ERROR_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	COUNT	R/W	0h	Transmit Memory Protect CRC Error

5.1.2.350 CPSW_NC_STAT_ENET_PN_TX_PRI_REG_J_K Register

5.1.2.350.1 CPSW_NC_STAT_ENET_PN_TX_PRI_REG_J_K Register (Offset = 180h) [reset = 0h]

ENET Port n PRIORITY N Packet Count

Return to [Summary Table](#)

Table 5-700. Instance Table

Instance Name	Physical Address
CPSW0	5280 0180h + formula

Figure 5-350. CPSW_NC_STAT_ENET_PN_TX_PRI_REG_J_K Name Register

31	30	29	28	27	26	25	24
PN_TX_PRIN							
R/W							
0h							
23	22	21	20	19	18	17	16
PN_TX_PRIN							
R/W							
0h							
15	14	13	12	11	10	9	8
PN_TX_PRIN							
R/W							
0h							
7	6	5	4	3	2	1	0
PN_TX_PRIN							
R/W							
0h							

Table 5-701. CPSW_NC_STAT_ENET_PN_TX_PRI_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PN_TX_PRIN	R/W	0h	ENET TX Priority Packet Count

5.1.2.351 CPSW_NC_STAT_ENET_PN_TX_PRI_BCNT_REG_J_K Register

5.1.2.351.1 CPSW_NC_STAT_ENET_PN_TX_PRI_BCNT_REG_J_K Register (Offset = 1A0h) [reset = 0h]

ENET Port n PRIORITY N Packet Byte Count

Return to [Summary Table](#)

Table 5-702. Instance Table

Instance Name	Physical Address
CPSW0	5280 01A0h + formula

Figure 5-351. CPSW_NC_STAT_ENET_PN_TX_PRI_BCNT_REG_J_K Name Register

31	30	29	28	27	26	25	24
PN_TX_PRIN_BCNT							
R/W							
0h							
23	22	21	20	19	18	17	16
PN_TX_PRIN_BCNT							
R/W							
0h							
15	14	13	12	11	10	9	8
PN_TX_PRIN_BCNT							
R/W							
0h							
7	6	5	4	3	2	1	0
PN_TX_PRIN_BCNT							
R/W							
0h							

Table 5-703. CPSW_NC_STAT_ENET_PN_TX_PRI_BCNT_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PN_TX_PRIN_BCNT	R/W	0h	ENET Port n PRIORITY N Packet Byte Count

5.1.2.352 CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_REG_J_K Register

5.1.2.352.1 CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_REG_J_K Register (Offset = 1C0h) [reset = 0h]

ENET Port n PRIORITY N Packet Drop Count

Return to [Summary Table](#)

Table 5-704. Instance Table

Instance Name	Physical Address
CPSW0	5280 01C0h + formula

Figure 5-352. CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_REG_J_K Name Register

31	30	29	28	27	26	25	24
PN_TX_PRIN_DROP							
R/W							
0h							
23	22	21	20	19	18	17	16
PN_TX_PRIN_DROP							
R/W							
0h							
15	14	13	12	11	10	9	8
PN_TX_PRIN_DROP							
R/W							
0h							
7	6	5	4	3	2	1	0
PN_TX_PRIN_DROP							
R/W							
0h							

Table 5-705. CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PN_TX_PRIN_DROP	R/W	0h	ENET Port n PRIORITY N Packet Drop Count

5.1.2.353 CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_BCNT_REG_J_K Register
5.1.2.353.1 CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_BCNT_REG_J_K Register (Offset = 1E0h) [reset = 0h]

ENET Port n PRIORITY N Packet Drop Byte Count

 Return to [Summary Table](#)
Table 5-706. Instance Table

Instance Name	Physical Address
CPSW0	5280 01E0h + formula

Figure 5-353. CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_BCNT_REG_J_K Name Register

31	30	29	28	27	26	25	24
PN_TX_PRIN_DROP_BCNT							
R/W							
0h							
23	22	21	20	19	18	17	16
PN_TX_PRIN_DROP_BCNT							
R/W							
0h							
15	14	13	12	11	10	9	8
PN_TX_PRIN_DROP_BCNT							
R/W							
0h							
7	6	5	4	3	2	1	0
PN_TX_PRIN_DROP_BCNT							
R/W							
0h							

Table 5-707. CPSW_NC_STAT_ENET_PN_TX_PRI_DROP_BCNT_REG_J_K Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PN_TX_PRIN_DROP_BCNT	R/W	0h	ENET Port n PRIORITY N Packet Drop Byte Count

5.1.2.354 CPSW_NC_CPTS_IDVER_REG Register

5.1.2.354.1 CPSW_NC_CPTS_IDVER_REG Register (Offset = 0h) [reset = 4E8A090Ch]

Identification and Version Register

Return to [Summary Table](#)

Table 5-708. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-354. CPSW_NC_CPTS_IDVER_REG Name Register

31	30	29	28	27	26	25	24
IDENT							
R							
4E8Ah							
23	22	21	20	19	18	17	16
IDENT							
R							
4E8Ah							
15	14	13	12	11	10	9	8
RTL_VER				MAJOR_VER			
R				R			
1h				1h			
7	6	5	4	3	2	1	0
MINOR_VER							
R							
Ch							

Table 5-709. CPSW_NC_CPTS_IDVER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IDENT	R	4E8Ah	Identification value
15:11	RTL_VER	R	1h	RTL version value
10:8	MAJOR_VER	R	1h	Major version value
7:0	MINOR_VER	R	Ch	Minor version value

5.1.2.355 CPSW_NC_CPTS_CONTROL_REG Register

5.1.2.355.1 CPSW_NC_CPTS_CONTROL_REG Register (Offset = 4h) [reset = 4h]

Time Sync Control Register

Return to [Summary Table](#)

Table 5-710. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-355. CPSW_NC_CPTS_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
TS_SYNC_SEL				RESERVED			
R/W				NONE			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED						TS_GENF_CLR_EN	TS_RX_NO_EVENT
NONE						R/W	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
HW8_TS_PUS_H_EN	HW7_TS_PUS_H_EN	HW6_TS_PUS_H_EN	HW5_TS_PUS_H_EN	HW4_TS_PUS_H_EN	HW3_TS_PUS_H_EN	HW2_TS_PUS_H_EN	HW1_TS_PUS_H_EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TS_PPM_DIR	TS_COMP_TOG	MODE	SEQUENCE_EN	TSTAMP_EN	TS_COMP_POLARITY	INT_TEST	CPTS_EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	1h	0h	0h

Table 5-711. CPSW_NC_CPTS_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	TS_SYNC_SEL	R/W	0h	TS_SYNC output timestamp counter bit select - 0000 - TS_SYNC disabled. 0001 - TS_SYNC is timestamp counter bit 17 0010 - TS_SYNC is timestamp counter bit 18 ... 1110 - TS_SYNC is timestamp counter bit 30 1111 - TS_SYNC is timestamp counter bit 31
27:18	RESERVED	NONE	0h	Reserved
17	TS_GENF_CLR_EN	R/W	0h	GENF (and ESTF) Clear Enable - 0 - A TS_GENFn output is not cleared when the associated ts_genf_length[31:0] is cleared to zero. 1 - A TS_GENFn output is cleared when the associated ts_genf_length[31:0] is cleared to zero.
16	TS_RX_NO_EVENT	R/W	0h	Timestamp Ethernet Receive produces no events - 0 - Ethernet receive timesync events enabled. 1 - Ethernet receive timesync events disabled.
15	HW8_TS_PUSH_EN	R/W	0h	Hardware push 8 enable
14	HW7_TS_PUSH_EN	R/W	0h	Hardware push 7 enable
13	HW6_TS_PUSH_EN	R/W	0h	Hardware push 6 enable
12	HW5_TS_PUSH_EN	R/W	0h	Hardware push 5 enable
11	HW4_TS_PUSH_EN	R/W	0h	Hardware push 4 enable

Table 5-711. CPSW_NC_CPTS_CONTROL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	HW3_TS_PUSH_EN	R/W	0h	Hardware push 3 enable
9	HW2_TS_PUSH_EN	R/W	0h	Hardware push 2 enable
8	HW1_TS_PUSH_EN	R/W	0h	Hardware push 1 enable
7	TS_PPM_DIR	R/W	0h	PPM Correction Direction - 0 - Increase the time_stamp[63:0] value by the PPM value. 1 - Decrease the time_stamp[63:0] value by the PPM value.
6	TS_COMP_TOG	R/W	0h	Timestamp Compare Toggle mode - 0 - TS_COMP is in non-toggle mode. 1 - TS_COMP is in toggle mode.
5	MODE	R/W	0h	64-Bit Mode - 0 - The timestamp is 32-bits with the upper 32-bits forced to zero. 1 - The timestamp is 64-bits.
4	SEQUENCE_EN	R/W	0h	Sequence Enable - 0 - The timestamp value increments with the selected RFTCLK (normal operation). 1 - The timestamp for received packets is the sequence number of the received packet (first packet is 1, second packet is 2, etc). This can be used for test purposes.
3	TSTAMP_EN	R/W	0h	Host Receive Timestamp Enable - 0 - Timestamps are disabled on received packets to host. 1 - Timestamps enabled on received packets to host (cpts_en must be set).
2	TS_COMP_POLARITY	R/W	1h	TS_COMP Polarity 0 - TS_COMP is asserted low 1 - TS_COMP is asserted high
1	INT_TEST	R/W	0h	Interrupt Test - When set, this bit allows the raw interrupt to be written to facilitate interrupt test.
0	CPTS_EN	R/W	0h	Time Sync Enable - When disabled (cleared to zero), the CPTS RCLK domain is held in reset.

5.1.2.356 CPSW_NC_CPTS_RFTCLK_SEL_REG Register
5.1.2.356.1 CPSW_NC_CPTS_RFTCLK_SEL_REG Register (Offset = 8h) [reset = 0h]

RFTCLK Select Register

 Return to [Summary Table](#)
Table 5-712. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-356. CPSW_NC_CPTS_RFTCLK_SEL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				RFTCLK_SEL			
NONE				R/W			
0h				0h			

Table 5-713. CPSW_NC_CPTS_RFTCLK_SEL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	RFTCLK_SEL	R/W	0h	Reference Clock Select - This signal is used to control an external multiplexor that selects one of up to 32 clocks for time sync reference (RFTCLK). This rftclk_sel value can be written only when the cpts_en bit and the tstamp_en bit are cleared to zero in the TS_Control register.

5.1.2.357 CPSW_NC_CPTS_TS_PUSH_REG Register

5.1.2.357.1 CPSW_NC_CPTS_TS_PUSH_REG Register (Offset = Ch) [reset = 0h]

Time Stamp Event Push Register

Return to [Summary Table](#)

Table 5-714. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-357. CPSW_NC_CPTS_TS_PUSH_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							TS_PUSH
NONE							W
0h							0h

Table 5-715. CPSW_NC_CPTS_TS_PUSH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TS_PUSH	W	0h	Time stamp event push - When a logic high is written to this bit a time stamp event is pushed onto the event FIFO. The time stamp value is the time of the write of this register, not the time of the event read. The time stamp value can then be read on interrupt via the event registers. Software should not push a second time stamp event onto the event FIFO until the first time stamp value has been read from the event FIFO (there should be only one time stamp event in the event FIFO at any given time). This bit is write only and always reads zero.

5.1.2.358 CPSW_NC_CPTS_TS_LOAD_VAL_REG Register

5.1.2.358.1 CPSW_NC_CPTS_TS_LOAD_VAL_REG Register (Offset = 10h) [reset = 0h]

Time Stamp Load Low Value Register

Return to [Summary Table](#)

Table 5-716. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-358. CPSW_NC_CPTS_TS_LOAD_VAL_REG Name Register

31	30	29	28	27	26	25	24
TS_LOAD_VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_LOAD_VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
TS_LOAD_VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_LOAD_VAL							
R/W							
0h							

Table 5-717. CPSW_NC_CPTS_TS_LOAD_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TS_LOAD_VAL	R/W	0h	Time Stamp Load Low Value - Writing the ts_load_en bit causes ts_load[63:0] to be written into the time stamp. The time stamp value is read by initiating a time stamp push event, not by reading this register. When reading this register, the value read is not the time stamp, but is the value that was last written to this register.

5.1.2.359 CPSW_NC_CPTS_TS_LOAD_EN_REG Register

5.1.2.359.1 CPSW_NC_CPTS_TS_LOAD_EN_REG Register (Offset = 14h) [reset = 0h]

Time Stamp Load Enable Register

Return to [Summary Table](#)

Table 5-718. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-359. CPSW_NC_CPTS_TS_LOAD_EN_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							TS_LOAD_EN
NONE							W
0h							0h

Table 5-719. CPSW_NC_CPTS_TS_LOAD_EN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TS_LOAD_EN	W	0h	Time Stamp Load - Writing a one to this bit enables the time stamp value to be written with the value in ts_load[63:0]. This bit is write only and will be cleared by the hardware after one clock. The upper 32-bits of the timestamp are forced to zero in 32-bit mode.

5.1.2.360 CPSW_NC_CPTS_TS_COMP_VAL_REG Register

5.1.2.360.1 CPSW_NC_CPTS_TS_COMP_VAL_REG Register (Offset = 18h) [reset = 0h]

Time Stamp Comparison Low Value Register

Return to [Summary Table](#)

Table 5-720. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h

Figure 5-360. CPSW_NC_CPTS_TS_COMP_VAL_REG Name Register

31	30	29	28	27	26	25	24
TS_COMP_VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_COMP_VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
TS_COMP_VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_COMP_VAL							
R/W							
0h							

Table 5-721. CPSW_NC_CPTS_TS_COMP_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TS_COMP_VAL	R/W	0h	Time Stamp Comparison Low Value - Writing a non-zero value to the TS_Comp_Length[31:0] register causes a pulse of TS_Comp_Length RCLK periods on the TS_COMP output and a comparison event when the time_stamp counter value is equivalent to ts_comp_val.

5.1.2.361 CPSW_NC_CPTS_TS_COMP_LEN_REG Register

5.1.2.361.1 CPSW_NC_CPTS_TS_COMP_LEN_REG Register (Offset = 1Ch) [reset = 0h]

Time Stamp Comparison Length Register

Return to [Summary Table](#)

Table 5-722. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-361. CPSW_NC_CPTS_TS_COMP_LEN_REG Name Register

31	30	29	28	27	26	25	24
TS_COMP_LENGTH							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_COMP_LENGTH							
R/W							
0h							
15	14	13	12	11	10	9	8
TS_COMP_LENGTH							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_COMP_LENGTH							
R/W							
0h							

Table 5-723. CPSW_NC_CPTS_TS_COMP_LEN_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TS_COMP_LENGTH	R/W	0h	Time Stamp Comparison Length - Writing a non-zero value to this field enables the time stamp comparison event and output. This value should be zero when the TS_Comp_Low and TS_Comp_High registers are written.

5.1.2.362 CPSW_NC_CPTS_INTSTAT_RAW_REG Register

5.1.2.362.1 CPSW_NC_CPTS_INTSTAT_RAW_REG Register (Offset = 20h) [reset = 0h]

Interrupt Status Register Raw

Return to [Summary Table](#)

Table 5-724. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-362. CPSW_NC_CPTS_INTSTAT_RAW_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							TS_PEND_RAW
NONE							R/W
0h							0h

Table 5-725. CPSW_NC_CPTS_INTSTAT_RAW_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TS_PEND_RAW	R/W	0h	TS_PEND_RAW int read (before enable). Writable when int_test = 1 A one in this bit indicates that there are one or more events in the event FIFO.

5.1.2.363 CPSW_NC_CPTS_INTSTAT_MASKED_REG Register

5.1.2.363.1 CPSW_NC_CPTS_INTSTAT_MASKED_REG Register (Offset = 24h) [reset = 0h]

Interrupt Status Register Masked

Return to [Summary Table](#)

Table 5-726. Instance Table

Instance Name	Physical Address
CPSW0	5280 0024h

Figure 5-363. CPSW_NC_CPTS_INTSTAT_MASKED_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							TS_PEND
NONE							R
0h							0h

Table 5-727. CPSW_NC_CPTS_INTSTAT_MASKED_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TS_PEND	R	0h	TS_PEND masked interrupt read (after enable)

5.1.2.364 CPSW_NC_CPTS_INT_ENABLE_REG Register
5.1.2.364.1 CPSW_NC_CPTS_INT_ENABLE_REG Register (Offset = 28h) [reset = 0h]

Interrupt Enable Register

 Return to [Summary Table](#)
Table 5-728. Instance Table

Instance Name	Physical Address
CPSW0	5280 0028h

Figure 5-364. CPSW_NC_CPTS_INT_ENABLE_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							TS_PEND_EN
NONE							R/W
0h							0h

Table 5-729. CPSW_NC_CPTS_INT_ENABLE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TS_PEND_EN	R/W	0h	TS_PEND masked interrupt enable

5.1.2.365 CPSW_NC_CPTS_TS_COMP_NUDGE_REG Register

5.1.2.365.1 CPSW_NC_CPTS_TS_COMP_NUDGE_REG Register (Offset = 2Ch) [reset = 0h]

Time Stamp Comparison Nudge Register

Return to [Summary Table](#)

Table 5-730. Instance Table

Instance Name	Physical Address
CPSW0	5280 002Ch

Figure 5-365. CPSW_NC_CPTS_TS_COMP_NUDGE_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
NUDGE							
R/W							
0h							

Table 5-731. CPSW_NC_CPTS_TS_COMP_NUDGE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	NUDGE	R/W	0h	Timestamp Comparison Nudge Value - This two's complement number is added to the ts_comp_length[31:0] value to increase or decrease the TS_COMP length by the ts_comp_nudge amount. Only a single high or low time is adjusted and the ts_comp_nudge value is cleared to zero when the nudge has occurred.

5.1.2.366 CPSW_NC_CPTS_EVENT_POP_REG Register
5.1.2.366.1 CPSW_NC_CPTS_EVENT_POP_REG Register (Offset = 30h) [reset = 0h]

Event Pop Register

 Return to [Summary Table](#)
Table 5-732. Instance Table

Instance Name	Physical Address
CPSW0	5280 0030h

Figure 5-366. CPSW_NC_CPTS_EVENT_POP_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EVENT_POP
NONE							W
0h							0h

Table 5-733. CPSW_NC_CPTS_EVENT_POP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EVENT_POP	W	0h	Event Pop - When a logic high is written to this bit an event is popped off the event FIFO. The event FIFO pop occurs as part of the interrupt process after the event has been read from the Event_0-3 registers. Popping an event discards the event and causes the next event, if any, to be moved to the top of the FIFO ready to be read by software on interrupt.

5.1.2.367 CPSW_NC_CPTS_EVENT_0_REG Register

5.1.2.367.1 CPSW_NC_CPTS_EVENT_0_REG Register (Offset = 34h) [reset = 0h]

Event 0 Register

Return to [Summary Table](#)

Table 5-734. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-367. CPSW_NC_CPTS_EVENT_0_REG Name Register

31	30	29	28	27	26	25	24
TIME_STAMP							
R							
0h							
23	22	21	20	19	18	17	16
TIME_STAMP							
R							
0h							
15	14	13	12	11	10	9	8
TIME_STAMP							
R							
0h							
7	6	5	4	3	2	1	0
TIME_STAMP							
R							
0h							

Table 5-735. CPSW_NC_CPTS_EVENT_0_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TIME_STAMP	R	0h	Time Stamp lower 32-bits - The timestamp is valid for transmit, receive, and time stamp push event types. The timestamp value is not valid for counter roll event types.

5.1.2.368 CPSW_NC_CPTS_EVENT_1_REG Register

5.1.2.368.1 CPSW_NC_CPTS_EVENT_1_REG Register (Offset = 38h) [reset = 0h]

Event 1 Register

Return to [Summary Table](#)

Table 5-736. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h

Figure 5-368. CPSW_NC_CPTS_EVENT_1_REG Name Register

31	30	29	28	27	26	25	24
RESERVED		PREMPT_QUEUE	PORT_NUMBER				
NONE		R	R				
0h		0h	0h				
23	22	21	20	19	18	17	16
EVENT_TYPE				MESSAGE_TYPE			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
SEQUENCE_ID							
R							
0h							
7	6	5	4	3	2	1	0
SEQUENCE_ID							
R							
0h							

Table 5-737. CPSW_NC_CPTS_EVENT_1_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	NONE	0h	Reserved
29	PREMPT_QUEUE	R	0h	Prompt Queue (iet_incl = 1) - 0 - The packet was received/transmitted on the express queue. 1 - The packet was received/transmitted on the preempt queue.
28:24	PORT_NUMBER	R	0h	Port Number - indicates the port number (encoded) of an Ethernet event or the encoded hardware timestamp number.
23:20	EVENT_TYPE	R	0h	Time Sync Event Type - 0000 - Time Stamp Push Event 0001 - Time Stamp Rollover Event 0010 - Time Stamp Half Rollover Event 0011 - Hardware Time Stamp Push Event 0100 - Ethernet Receive Event 0101 - Ethernet Transmit Event 0110 - Time Stamp Compare Event 0111 - Host Transmit Event 1000 - reserved ... 1111 - reserved
19:16	MESSAGE_TYPE	R	0h	Message type - The message type value that was contained in an Ethernet transmit or receive time sync packet. This field is valid only for Ethernet transmit or receive events.
15:0	SEQUENCE_ID	R	0h	Sequence ID - The 16-bit sequence id is the value that was contained in an Ethernet transmit or receive time sync packet. This field is valid only for Ethernet transmit or receive events.

5.1.2.369 CPSW_NC_CPTS_EVENT_2_REG Register

5.1.2.369.1 CPSW_NC_CPTS_EVENT_2_REG Register (Offset = 3Ch) [reset = 0h]

Event 2 Register

Return to [Summary Table](#)

Table 5-738. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch

Figure 5-369. CPSW_NC_CPTS_EVENT_2_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
DOMAIN							
R							
0h							

Table 5-739. CPSW_NC_CPTS_EVENT_2_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	DOMAIN	R	0h	Domain - The 8-bit domain is the value that was contained in an Ethernet transmit or receive time sync packet. This field is valid only for Ethernet transmit or receive events.

5.1.2.370 CPSW_NC_CPTS_EVENT_3_REG Register

5.1.2.370.1 CPSW_NC_CPTS_EVENT_3_REG Register (Offset = 40h) [reset = 0h]

Event 3 Register

 Return to [Summary Table](#)
Table 5-740. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h

Figure 5-370. CPSW_NC_CPTS_EVENT_3_REG Name Register

31	30	29	28	27	26	25	24
TIME_STAMP							
R							
0h							
23	22	21	20	19	18	17	16
TIME_STAMP							
R							
0h							
15	14	13	12	11	10	9	8
TIME_STAMP							
R							
0h							
7	6	5	4	3	2	1	0
TIME_STAMP							
R							
0h							

Table 5-741. CPSW_NC_CPTS_EVENT_3_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TIME_STAMP	R	0h	Time Stamp - The timestamp upper 32-bits are valid for transmit, receive, and time stamp push event types. This value is zero in 32-bit mode.

5.1.2.371 CPSW_NC_CPTS_TS_LOAD_HIGH_VAL_REG Register

5.1.2.371.1 CPSW_NC_CPTS_TS_LOAD_HIGH_VAL_REG Register (Offset = 44h) [reset = 0h]

Time Stamp Load High Value Register

Return to [Summary Table](#)

Table 5-742. Instance Table

Instance Name	Physical Address
CPSW0	5280 0044h

Figure 5-371. CPSW_NC_CPTS_TS_LOAD_HIGH_VAL_REG Name Register

31	30	29	28	27	26	25	24
TS_LOAD_VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_LOAD_VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
TS_LOAD_VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_LOAD_VAL							
R/W							
0h							

Table 5-743. CPSW_NC_CPTS_TS_LOAD_HIGH_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TS_LOAD_VAL	R/W	0h	Time Stamp Load high Value - Writing the ts_load_en bit causes the value contained in this register (and the ts_load[63:0]) to be written into the time stamp. The time stamp value is read by initiating a time stamp push event, not by reading this register. When reading this register, the value read is not the time stamp, but is the value that was last written to this register. This value is unused in 32-bit mode.

5.1.2.372 CPSW_NC_CPTS_TS_COMP_HIGH_VAL_REG Register

5.1.2.372.1 CPSW_NC_CPTS_TS_COMP_HIGH_VAL_REG Register (Offset = 48h) [reset = 0h]

Time Stamp Comparison High Value Register

Return to [Summary Table](#)**Table 5-744. Instance Table**

Instance Name	Physical Address
CPSW0	5280 0048h

Figure 5-372. CPSW_NC_CPTS_TS_COMP_HIGH_VAL_REG Name Register

31	30	29	28	27	26	25	24
TS_COMP_HIGH_VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_COMP_HIGH_VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
TS_COMP_HIGH_VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_COMP_HIGH_VAL							
R/W							
0h							

Table 5-745. CPSW_NC_CPTS_TS_COMP_HIGH_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TS_COMP_HIGH_VAL	R/W	0h	Time Stamp Comparison High Value - Writing a non-zero value to the TS_Comp_Length[31:0] register causes a pulse of TS_Comp_Length RCLK periods on the TS_COMP output and a comparison event when the time_stamp counter value is equivalent to ts_comp_val[63:0]. This value is unused in 32-bit mode. The upper 32-bits in this register should be written before the lower 32-bits in the TS_Comp_Low register.

5.1.2.373 CPSW_NC_CPTS_TS_ADD_VAL_REG Register

5.1.2.373.1 CPSW_NC_CPTS_TS_ADD_VAL_REG Register (Offset = 4Ch) [reset = 0h]

TS Add Value Register

Return to [Summary Table](#)

Table 5-746. Instance Table

Instance Name	Physical Address
CPSW0	5280 004Ch

Figure 5-373. CPSW_NC_CPTS_TS_ADD_VAL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				ADD_VAL			
NONE				R/W			
0h				0h			

Table 5-747. CPSW_NC_CPTS_TS_ADD_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	ADD_VAL	R/W	0h	The ts_add_value[2:0] is added to 1 to comprise the timestamp increment value. The timestamp increment value is added to the current timestamp (time_stamp[63:0]) on each RCLK. The timestamp increment value can be adjusted by nudge and ppm also. The ts_add_val[2:0] value may be non-zero in 64-bit mode only.

5.1.2.374 CPSW_NC_CPTS_TS_PPM_LOW_VAL_REG Register

5.1.2.374.1 CPSW_NC_CPTS_TS_PPM_LOW_VAL_REG Register (Offset = 50h) [reset = 0h]

Time Stamp PPM Low Value Register

Return to [Summary Table](#)

Table 5-748. Instance Table

Instance Name	Physical Address
CPSW0	5280 0050h

Figure 5-374. CPSW_NC_CPTS_TS_PPM_LOW_VAL_REG Name Register

31	30	29	28	27	26	25	24
TS_PPM_LOW_VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
TS_PPM_LOW_VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
TS_PPM_LOW_VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
TS_PPM_LOW_VAL							
R/W							
0h							

Table 5-749. CPSW_NC_CPTS_TS_PPM_LOW_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TS_PPM_LOW_VAL	R/W	0h	Time Stamp PPM Low Value - The 64-bit PPM value takes effect when this low value is written. The high value should be written first. Note: There should be at least 10 clocks in between writes to the low register to ensure that the previous operation has been seen.

5.1.2.375 CPSW_NC_CPTS_TS_PPM_HIGH_VAL_REG Register

5.1.2.375.1 CPSW_NC_CPTS_TS_PPM_HIGH_VAL_REG Register (Offset = 54h) [reset = 0h]

Time Stamp PPM High Value Register

Return to [Summary Table](#)

Table 5-750. Instance Table

Instance Name	Physical Address
CPSW0	5280 0054h

Figure 5-375. CPSW_NC_CPTS_TS_PPM_HIGH_VAL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						TS_PPM_HIGH_VAL	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
TS_PPM_HIGH_VAL							
R/W							
0h							

Table 5-751. CPSW_NC_CPTS_TS_PPM_HIGH_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	TS_PPM_HIGH_VAL	R/W	0h	Time Stamp PPM High Value - This value should be written first (before the low value is written). The minimum value of the ts_ppm is 0x400 (all 42 bits).

5.1.2.376 CPSW_NC_CPTS_TS_NUDGE_VAL_REG Register
5.1.2.376.1 CPSW_NC_CPTS_TS_NUDGE_VAL_REG Register (Offset = 58h) [reset = 0h]

Time Stamp Nudge Value Register

 Return to [Summary Table](#)
Table 5-752. Instance Table

Instance Name	Physical Address
CPSW0	5280 0058h

Figure 5-376. CPSW_NC_CPTS_TS_NUDGE_VAL_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
TS_NUDGE_VAL							
R/W							
0h							

Table 5-753. CPSW_NC_CPTS_TS_NUDGE_VAL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	TS_NUDGE_VAL	R/W	0h	Timestamp Nudge Value - This two's complement number is added to the time_stamp[63:0] value to increase or decrease the timestamp value by the ts_nudge amount. The ts_nudge value is cleared to zero when the nudge has occurred.

5.1.2.377 CPSW_NC_CPTS_TS_CONFIG Register

5.1.2.377.1 CPSW_NC_CPTS_TS_CONFIG Register (Offset = D0h) [reset = 2002h]

Time Stamp Configuration Read

Return to [Summary Table](#)

Table 5-754. Instance Table

Instance Name	Physical Address
CPSW0	5280 00D0h

Figure 5-377. CPSW_NC_CPTS_TS_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
EVNT_FIFO_DEPTH							
R							
20h							
7	6	5	4	3	2	1	0
NUM_GENF							
R							
2h							

Table 5-755. CPSW_NC_CPTS_TS_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:8	EVNT_FIFO_DEPTH	R	20h	This is the configured value for the depth of the event FIFO. This parameter is passed in at module generation.
7:0	NUM_GENF	R	2h	This is the configured value for the number of GENF outputs. This parameter is passed in at module generation.

5.1.2.378 CPSW_NC_ALE_MOD_VER Register

5.1.2.378.1 CPSW_NC_ALE_MOD_VER Register (Offset = 0h) [reset = 291105h]

The Module and Version Register identifies the module identifier and revision of the ALE_3g512nie module.

Return to [Summary Table](#)

Table 5-756. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-378. CPSW_NC_ALE_MOD_VER Name Register

31	30	29	28	27	26	25	24
MODULE_ID							
R							
29h							
23	22	21	20	19	18	17	16
MODULE_ID							
R							
29h							
15	14	13	12	11	10	9	8
RTL_VERSION				MAJOR_REVISION			
R				R			
2h				1h			
7	6	5	4	3	2	1	0
CUSTOM_REVISION		MINOR_REVISION					
R		R					
0h		5h					

Table 5-757. CPSW_NC_ALE_MOD_VER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	MODULE_ID	R	29h	ALE_3g512nie module ID.
15:11	RTL_VERSION	R	2h	RTL Version.
10:8	MAJOR_REVISION	R	1h	Major Revision.
7:6	CUSTOM_REVISION	R	0h	Custom Revision.
5:0	MINOR_REVISION	R	5h	Minor Revision.

5.1.2.379 CPSW_NC_ALE_STATUS Register

5.1.2.379.1 CPSW_NC_ALE_STATUS Register (Offset = 4h) [reset = 80000400h]

The ALE status provides information on the ALE configuration and state. The ramdepth is used to determine how IPv6 entries are stored in the table. IPv6 entries are stored in two entries where IPv6 Entry Hi is designated by the odd slice index and Lo is designated by the even slice index. The slice index is above the ram depth like {SliceIndex,RamIndex}. So, for a 64 deep RAM index of 0x005, the Hi portion of the IPv6 entry is located at 0x005|(0x040) and the Lo portion is located at 0x005 & (~0x040).

Return to [Summary Table](#)

Table 5-758. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h

Figure 5-379. CPSW_NC_ALE_STATUS Name Register

31	30	29	28	27	26	25	24
UREGANDREG MSK12	UREGANDREG MSK08	RESERVED					
R	R	NONE					
1h	0h	0h					
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
POLCNTDIV8							
R							
4h							
7	6	5	4	3	2	1	0
RAMDEPTH12 8	RAMDEPTH32	RESERVED	KLUENTRIES				
R	R	NONE	R				
0h	0h	0h	0h				

Table 5-759. CPSW_NC_ALE_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	UREGANDREGMSK12	R	1h	When set, the unregistered multicast field is a mask versus an index on 12 bit boundary in the ALE table.
30	UREGANDREGMSK08	R	0h	When set, the unregistered multicast field is a mask versus an index on 8 bit boundary in the ALE table.
29:16	RESERVED	NONE	0h	Reserved
15:8	POLCNTDIV8	R	4h	This is the number of Classifiers the ALE implements divided by 8. A value of 4 indicates 32 policer engines total.
7	RAMDEPTH128	R	0h	The number of ALE entries per slice of the table when this is set it indicates the depth is 128 if both ramdepth128 and ramdepth32 are zero the depth is 64.
6	RAMDEPTH32	R	0h	The number of ALE entries per slice of the table when this is set it indicates the depth is 32 if both ramdepth128 and ramdepth32 are zero the depth is 64.
5	RESERVED	NONE	0h	Reserved
4:0	KLUENTRIES	R	0h	This is the number of table entries total divided by 1024. A value of 1 indicates 1024 table entries. A value of 8 indicates 8192 table entries.

5.1.2.380 CPSW_NC_ALE_CONTROL Register

5.1.2.380.1 CPSW_NC_ALE_CONTROL Register (Offset = 8h) [reset = 0h]

The ALE Control Register is used to set the ALE modes used for all ports.

Return to [Summary Table](#)

Table 5-760. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-380. CPSW_NC_ALE_CONTROL Name Register

31	30	29	28	27	26	25	24
ENABLE_ALE	CLEAR_TABLE	AGE_OUT_NOW	RESERVED			MIRROR_DP	
R/W	R/W	R/W	NONE			R/W	
0h	0h	0h	0h			0h	
23	22	21	20	19	18	17	16
UPD_BW_CTRL			RESERVED			MIRROR_TOP	
R/W			NONE			R/W	
0h			0h			0h	
15	14	13	12	11	10	9	8
UPD_STATIC	LRN_HOST_DST	UVLAN_NO_LEARN	MIRROR_MEN	MIRROR_DEN	MIRROR_SEN	RESERVED	EN_HOST_UNI_FLOOD
R/W	R/W	R/W	R/W	R/W	R/W	NONE	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
LEARN_NO_VLANID	ENABLE_VID0_MODE	ENABLE_OUI_DENY	ENABLE_BYPASS	BCAST_MCAS_T_CTL	ALE_VLAN_AWARE	ENABLE_AUTH_MODE	ENABLE_RATE_LIMIT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-761. CPSW_NC_ALE_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENABLE_ALE	R/W	0h	Enable ALE 0 - Drop all packets 1 - Enable ALE packet processing
30	CLEAR_TABLE	R/W	0h	Clear ALE address table - Setting this bit causes the ALE hardware to write all table bit values to zero. Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero.
29	AGE_OUT_NOW	R/W	0h	Age Out Address Table Now - Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. This bit is cleared when the age out process has completed. This bit may be read. The age out process takes four times the number of table entries clock cycles (4096 cycles for 1K addresses) best case (no ale packet processing during ageout) and sixty five times the number of table entries clock cycles (66560 cycles for 1K addresses) absolute worst case.
28:26	RESERVED	NONE	0h	Reserved
25:24	MIRROR_DP	R/W	0h	Mirror Destination Port - This field defines the port to which destination traffic destined will be duplicated. That is all traffic that is forwarded to this port will also be mirrored to the mirror_top port.

Table 5-761. CPSW_NC_ALE_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23:21	UPD_BW_CTRL	R/W	0h	The upd_bw_ctrl field allows for up to 8 times the rate in which adds, updates, touches, writes, and aging updates can occur. At frequencies of 350Mhz, the table update rate should be at it lowest or 5 Million updates per second. When operating the switch core at frequencies or above, the upd_bw_ctrl can be programmed more aggressive. If the upd_bw_ctrl is set but the frequency of the switch subsystem is below the associated value, ALE will drop packets due to insufficient time to complete lookup under high traffic loads. 0 - 350Mhz, 5M 1 - 359Mhz, 11M 2 - 367Mhz, 16M 3 - 375Mhz, 22M 4 - 384Mhz, 28M 5 - 392Mhz, 34M 6 - 400Mhz, 39M 7 - 409Mhz, 45M
20:18	RESERVED	NONE	0h	Reserved
17:16	MIRROR_TOP	R/W	0h	Mirror To Port - This field defines the destination port for the mirror traffic. If the traffic is received or transmitted on the mirror destination port it will not be duplicated. Traffic defined as mirror traffic only may be dropped by the switch due to congestion.
15	UPD_STATIC	R/W	0h	Update Static Entries - A static Entry is an entry that is not agable. When clear this bit will prevent any static entry (agable bit clear) from being updated due to port change. When set it allows static entries (agable bit clear) to update the source port if required. This bit should normally be '0' for most switch configurations.
14	LRN_HOST_DST	R/W	0h	Learn Host Destination - This field is set to only learn unicast packet source addresses that are destined to the host port. This bit is only valid for 3 port switches and allows the ALE table to only contain addresses the host port is concerned about. This bit is affectively disabled when en_host_uni_flood is set since any unknown unicast is also sent to the host port for extended bridging operations.
13	UVLAN_NO_LEARN	R/W	0h	Unknown VLAN No Learn - This field when set will prevent source addresses of unknown VLAN IDs from being automatically added into the look up table if learning is enabled.
12	MIRROR_MEN	R/W	0h	Mirror Match Entry Enable - This field enables the match mirror option. When this bit is set any traffic whose destination, source, VLAN or OUI matches the mirror_midx entry index will have that traffic also sent to the mirror_top port.
11	MIRROR_DEN	R/W	0h	Mirror Destination Port Enable - This field enables the destination port mirror option. When this bit is set any traffic destined for the mirror_dp port will have its transmit traffic also sent to the mirror_top port.
10	MIRROR_SEN	R/W	0h	Mirror Source Port Enable - This field enables the source port mirror option. When this bit is set any port with the pX_mirror_sp set in the ALE Port Control registers set will have its received traffic also sent to the mirror_top port.
9	RESERVED	NONE	0h	Reserved
8	EN_HOST_UNI_FLOOD	R/W	0h	Unknown unicast packets flood to host 0 - unknown unicast packets are not sent to the host 1 - unknown unicast packets flood to host port as well as other ports
7	LEARN_NO_VLANID	R/W	0h	Learn No VID - 0 - VID is learned with the source address 1 - VID is not learned with the source address (source address is not tied to VID). Determines the entry type.
6	ENABLE_VID0_MODE	R/W	0h	Enable VLAN ID = 0 Mode 0 - Process the priority tagged packet with VID = PORT_VLAN[11:0]. 1 - Process the priority tagged packet with VID = 0.

Table 5-761. CPSW_NC_ALE_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	ENABLE_OUI_DENY	R/W	0h	Enable OUI Deny Mode - When set, any packet with a non-matching OUI source address will be dropped to the host unless the packet destination address matches a supervisory destination address table entry. When cleared, any packet source address matching an OUI address table entry will be dropped to the host unless the destination address matches with a supervisory destination address table entry.
4	ENABLE_BYPASS	R/W	0h	ALE Bypass - When set, packets received on non-host ports are sent to the host. It is expected that packets from the host are directed to the particular port. 0 - no bypass 1 - bypass the ALE
3	BCAST_MCAST_CTL	R/W	0h	Rate Limit Transmit mode 0 - Broadcast and multicast rate limit counters are received port based 1 - Broadcast and multicast rate limit counters are transmit port based
2	ALE_VLAN_AWARE	R/W	0h	ALE VLAN Aware - Determines how traffic is forwarded using VLAN rules. 0 - Simple switch rules, packets forwarded to all ports for unknown destinations. 1 - VLAN Aware rules, packets forwarded based on VLAN members
1	ENABLE_AUTH_MODE	R/W	0h	Enable MAC Authorization Mode - Mac authorization mode requires that all table entries be made by the host software. There is no auto learning of addresses in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set). 0 - The ALE is not in MAC authorization mode 1 - The ALE is in MAC authorization mode
0	ENABLE_RATE_LIMIT	R/W	0h	Enable Broadcast and Multicast Rate Limit 0 - Broadcast/Multicast rates not limited 1 - Broadcast/Multicast packet reception limited to the port control register rate limit fields.

5.1.2.381 CPSW_NC_ALE_CTRL2 Register

5.1.2.381.1 CPSW_NC_ALE_CTRL2 Register (Offset = Ch) [reset = 0h]

The ALE Control 2 Register is used to set the extended features used for all ports.

Return to [Summary Table](#)

Table 5-762. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-381. CPSW_NC_ALE_CTRL2 Name Register

31	30	29	28	27	26	25	24
TRK_EN_DST	TRK_EN_SRC	TRK_EN_PRI	RESERVED	TRK_EN_IVLAN	RESERVED	TRK_EN_SIP	TRK_EN_DIP
R/W	R/W	R/W	NONE	R/W	NONE	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
DROP_BADLEN	NODROP_SRCMCST	DEFNOFRAG	DEFLMTNXTHDR	RESERVED	TRK_BASE		
R/W	R/W	R/W	R/W	NONE	R/W		
0h	0h	0h	0h	0h	0h		
15	14	13	12	11	10	9	8
MULTIHOST	RESERVED						MIRROR_MIDX
R/W	NONE						R/W
0h	0h						0h
7	6	5	4	3	2	1	0
MIRROR_MIDX							
R/W							
0h							

Table 5-763. CPSW_NC_ALE_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	TRK_EN_DST	R/W	0h	Trunk Enable Destination Address - This field enables the destination MAC address to be used with the hash function $G(X) = 1 + X + X^3$ and affect the trunk port transmit link determination.
30	TRK_EN_SRC	R/W	0h	Trunk Enable Source Address - This field enables the source MAC address to be used with the hash function $G(X) = 1 + X + X^3$ and affect the trunk port transmit link determination.
29	TRK_EN_PRI	R/W	0h	Trunk Enable Priority - This field enables the VLAN Priority bits to be used with the hash function $G(X) = 1 + X + X^3$ and affect the trunk port transmit link determination. In the event that DSCP mapping is enabled and there is no VLAN the DSCP priority will be used. For all other non IP frames without VLAN the port default priority is used.
28	RESERVED	NONE	0h	Reserved
27	TRK_EN_IVLAN	R/W	0h	Trunk Enable Inner VLAN - This field enables the inner VLAN ID value (C-VLANID) to be used with the hash function $G(X) = 1 + X + X^3$ and affect the trunk port transmit link determination.
26	RESERVED	NONE	0h	Reserved
25	TRK_EN_SIP	R/W	0h	Trunk Enable Source IP Address - This field enables the source IP address to be used with the hash function $G(X) = 1 + X + X^3$ and affect the trunk port transmit link determination. This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4.

Table 5-763. CPSW_NC_ALE_CTRL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
24	TRK_EN_DIP	R/W	0h	Trunk Enable Destination IP Address - This field enables the destination IP address to be used with the hash function $G(X) = 1 + X + X^3$ and affect the trunk port transmit link determination. This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4.
23	DROP_BADLEN	R/W	0h	Drop Bad Length will drop any packet that the 802.3 length field is larger than the packet. Ethertypes 0-1500 are 802.3 lengths, all others are Ether types.
22	NODROP_SRCMCST	R/W	0h	No Drop Source Multicast will disable the dropping of any source address with the multicast bit set.
21	DEFNOFRAG	R/W	0h	Default No Frag field will cause an IPv4 fragmented packet to be dropped if a VLAN entry is not found.
20	DEFLMTNXTHDR	R/W	0h	Default limit next header field will cause an IPv4 protocol or IPv6 next header packet to be dropped if a VLAN entry is not found and the protocol or next header does not match the ALE_NXT_HDR register values.
19	RESERVED	NONE	0h	Reserved
18:16	TRK_BASE	R/W	0h	Trunk Base - This field is the hash formula starting value. Changing this value will cause the packet distribution on trunk ports to be changed. If all the <code>trk_en_dst</code> , <code>trk_en_src</code> , <code>trk_en_pri</code> and <code>trk_en_vlan</code> are '0', this value is used as the distribution index. That is a '0' will select the 1st bit of an 'N' link trunk, a '1' will select the second, etc. Below is the distribution across the trunk links. The first number in the italic sequence indicates the traffic is sent to the lowest numbered port of a trunk group. For example if you have a 3 port trunk, the hash result 0 will go to the base port (0), hash result 1 will go to the highest port of the trunk group (2), hash result 2 will go to the middle port (1), etc. 1 - 00000000 2 - 01010101 3 - 02102102 4 - 03210321
15	MULTIHOST	R/W	0h	The ~multihost allows host traffic to be sent back to the host if the DA is market for the host port.
14:9	RESERVED	NONE	0h	Reserved
8:0	MIRROR_MIDX	R/W	0h	Mirror Index - This field is the ALE lookup table entry index that when a match occurs will cause this traffic to be mirrored to the mirror_top port. That is any VLAN, ONU or address with or without VLAN can be selected for traffic mirroring.

5.1.2.382 CPSW_NC_ALE_PRESCALE Register

5.1.2.382.1 CPSW_NC_ALE_PRESCALE Register (Offset = 10h) [reset = 0h]

The ALE Prescale Register is used to set the Broadcast and Multicast rate limiting prescaler value.

Return to [Summary Table](#)

Table 5-764. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h

Figure 5-382. CPSW_NC_ALE_PRESCALE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				ALE_PRESCALE			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
ALE_PRESCALE							
R/W							
0h							
7	6	5	4	3	2	1	0
ALE_PRESCALE							
R/W							
0h							

Table 5-765. CPSW_NC_ALE_PRESCALE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	ALE_PRESCALE	R/W	0h	ALE Prescale - The input clock is divided by this value for use in the multicast/broadcast rate limiters. The minimum operating value is 0x10. The prescaler is off when the value is zero.

5.1.2.383 CPSW_NC_ALE_AGING_CTRL Register

5.1.2.383.1 CPSW_NC_ALE_AGING_CTRL Register (Offset = 14h) [reset = 0h]

The ALE Aging Control sets the aging interval which will cause periodic aging to occur. This value specifies the minimum time between aging starts.

Return to [Summary Table](#)

Table 5-766. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h

Figure 5-383. CPSW_NC_ALE_AGING_CTRL Name Register

31	30	29	28	27	26	25	24
PRESCALE_2_DISABLE	PRESCALE_1_DISABLE	RESERVED					
R/W	R/W	NONE					
0h	0h	0h					
23	22	21	20	19	18	17	16
ALE_AGING_TIMER							
R/W							
0h							
15	14	13	12	11	10	9	8
ALE_AGING_TIMER							
R/W							
0h							
7	6	5	4	3	2	1	0
ALE_AGING_TIMER							
R/W							
0h							

Table 5-767. CPSW_NC_ALE_AGING_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PRESCALE_2_DISABLE	R/W	0h	ALE Prescaler 2 Disable - When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes.
30	PRESCALE_1_DISABLE	R/W	0h	ALE Prescaler 1 Disable - When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes.
29:24	RESERVED	NONE	0h	Reserved
23:0	ALE_AGING_TIMER	R/W	0h	ALE Aging Timer - This field specifies the number of clock cycles times 1,000,000 between aging operations.

5.1.2.384 CPSW_NC_ALE_NXT_HDR Register

5.1.2.384.1 CPSW_NC_ALE_NXT_HDR Register (Offset = 1Ch) [reset = 0h]

The ALE Next Header is used to limit the IPv6 Next header or IPv4 Protocol values found in the IP header. It is enabled via the ~iLmtNxtHdr bit in the VLAN entry. All four ~iip_nxt_hdr0-3 are compared when enabled, so if only one is required, set them all to the one value to be tested.

Return to [Summary Table](#)

Table 5-768. Instance Table

Instance Name	Physical Address
CPSW0	5280 001Ch

Figure 5-384. CPSW_NC_ALE_NXT_HDR Name Register

31	30	29	28	27	26	25	24
IP_NXT_HDR3							
R/W							
0h							
23	22	21	20	19	18	17	16
IP_NXT_HDR2							
R/W							
0h							
15	14	13	12	11	10	9	8
IP_NXT_HDR1							
R/W							
0h							
7	6	5	4	3	2	1	0
IP_NXT_HDR0							
R/W							
0h							

Table 5-769. CPSW_NC_ALE_NXT_HDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	IP_NXT_HDR3	R/W	0h	The ip_nxt_hdr3 is the fourth protocol or next header compared when enabled.
23:16	IP_NXT_HDR2	R/W	0h	The ip_nxt_hdr2 is the third protocol or next header compared when enabled.
15:8	IP_NXT_HDR1	R/W	0h	The ip_nxt_hdr1 is the second protocol or next header compared when enabled.
7:0	IP_NXT_HDR0	R/W	0h	The ip_nxt_hdr0 is the first protocol or next header compared when enabled.

5.1.2.385 CPSW_NC_ALE_TBLCTL Register

5.1.2.385.1 CPSW_NC_ALE_TBLCTL Register (Offset = 20h) [reset = 0h]

The ALE table control register is used to read or write that ALE table entries. After writing to this register any read or write to any ALE register will be stalled until the read or write operation completes.

Return to [Summary Table](#)

Table 5-770. Instance Table

Instance Name	Physical Address
CPSW0	5280 0020h

Figure 5-385. CPSW_NC_ALE_TBLCTL Name Register

31	30	29	28	27	26	25	24
TABLEWR	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							TABLEIDX
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
TABLEIDX							
R/W							
0h							

Table 5-771. CPSW_NC_ALE_TBLCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	TABLEWR	R/W	0h	Table Write - This bit is used to write the table words to the lookup table. 0 - Table Read Operation is performed. The contents of the TABLEIDX entry will be read into the ALE_TBLWx registers 1 - Table write operation is performed. This will take the current contents from the ALE_TBLWx registers and write them to the table at the specified TABLEIDX.
30:9	RESERVED	NONE	0h	Reserved
8:0	TABLEIDX	R/W	0h	The table index is used to determine which lookup table entry is read or written.

5.1.2.386 CPSW_NC_ALE_TBLW2 Register

5.1.2.386.1 CPSW_NC_ALE_TBLW2 Register (Offset = 34h) [reset = 0h]

The ALE Table Word 2 is the most significant word of an ALE table entry.

Return to [Summary Table](#)

Table 5-772. Instance Table

Instance Name	Physical Address
CPSW0	5280 0034h

Figure 5-386. CPSW_NC_ALE_TBLW2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TABLEWRD2						
NONE	R/W						
0h	0h						

Table 5-773. CPSW_NC_ALE_TBLW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6:0	TABLEWRD2	R/W	0h	Table Entry bits [71:64]

5.1.2.387 CPSW_NC_ALE_TBLW1 Register
5.1.2.387.1 CPSW_NC_ALE_TBLW1 Register (Offset = 38h) [reset = 0h]

The ALE Table Word 1 is the middle word of an ALE table entry.

Return to [Summary Table](#)

Table 5-774. Instance Table

Instance Name	Physical Address
CPSW0	5280 0038h

Figure 5-387. CPSW_NC_ALE_TBLW1 Name Register

31	30	29	28	27	26	25	24
TABLEWRD1							
R/W							
0h							
23	22	21	20	19	18	17	16
TABLEWRD1							
R/W							
0h							
15	14	13	12	11	10	9	8
TABLEWRD1							
R/W							
0h							
7	6	5	4	3	2	1	0
TABLEWRD1							
R/W							
0h							

Table 5-775. CPSW_NC_ALE_TBLW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TABLEWRD1	R/W	0h	Table Entry bits [63:32]

5.1.2.388 CPSW_NC_ALE_TBLW0 Register

5.1.2.388.1 CPSW_NC_ALE_TBLW0 Register (Offset = 3Ch) [reset = 0h]

The ALE Table Word 0 is the least significant word of an ALE table entry.

Return to [Summary Table](#)

Table 5-776. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch

Figure 5-388. CPSW_NC_ALE_TBLW0 Name Register

31	30	29	28	27	26	25	24
TABLEWRD0							
R/W							
0h							
23	22	21	20	19	18	17	16
TABLEWRD0							
R/W							
0h							
15	14	13	12	11	10	9	8
TABLEWRD0							
R/W							
0h							
7	6	5	4	3	2	1	0
TABLEWRD0							
R/W							
0h							

Table 5-777. CPSW_NC_ALE_TBLW0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TABLEWRD0	R/W	0h	Table Entry bits [31:0]

5.1.2.389 CPSW_NC_ALE_I0_PORTCTL0_J Register

5.1.2.389.1 CPSW_NC_ALE_I0_PORTCTL0_J Register (Offset = 40h) [reset = 0h]

The ALE Port Control Register sets the port specific modes of operation.

Return to [Summary Table](#)

Table 5-778. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h + formula

Figure 5-389. CPSW_NC_ALE_I0_PORTCTL0_J Name Register

31	30	29	28	27	26	25	24
I0_REG_P0_BCAST_LIMIT							
R/W							
0h							
23	22	21	20	19	18	17	16
I0_REG_P0_MCAST_LIMIT							
R/W							
0h							
15	14	13	12	11	10	9	8
I0_REG_P0_DROP_DOUBLE_VLAN	I0_REG_P0_DROP_DUAL_VLAN	I0_REG_P0_MCAST_ACONLY_CAF	I0_REG_P0_DROP_MULTICAST_PAUTHMOD	I0_REG_P0_MCAST_ACONLY	I0_REG_P0_DROP_MULTICAST_UNKEN	I0_REG_P0_TRUNKNUM	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	
7	6	5	4	3	2	1	0
I0_REG_P0_DROP_MULTICAST_ERROR_SP	RESERVED	I0_REG_P0_DROP_MULTICAST_SA_UPDATE	I0_REG_P0_DROP_MULTICAST_LEARN	I0_REG_P0_DROP_MULTICAST_INGRESS_CHECK	I0_REG_P0_DROP_MULTICAST_UNTAGGED	I0_REG_P0_PORTSTATE	
R/W	NONE	R/W	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	

Table 5-779. CPSW_NC_ALE_I0_PORTCTL0_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	I0_REG_P0_BCAST_LIMIT	R/W	0h	Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field.
23:16	I0_REG_P0_MCAST_LIMIT	R/W	0h	Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field. The mcast_limit is the number of Multicast packets that will be forwarded per ale_prescale time.
15	I0_REG_P0_DROP_DOUBLE_VLAN	R/W	0h	Drop Double VLAN - When set cause any received packet with double VLANs to be dropped. That is if there are two ctag or two stag fields in the packet it will be dropped.
14	I0_REG_P0_DROP_DUAL_VLAN	R/W	0h	Drop Dual VLAN - When set will cause any received packet with dual VLAN stag followed by ctag to be dropped.

Table 5-779. CPSW_NC_ALE_I0_PORTCTL0_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	I0_REG_P0_MACONLY_CAF	R/W	0h	Mac Only Copy All Frames - When set a Mac Only port will transfer all received good frames to the host. When clear a Mac Only port will transfer packets to the host based on ALE destination address lookup operation (which operates more like an Ethernet Mac). A Mac Only port is a port with maonly set.
12	I0_REG_P0_DIS_PAUTHMOD	R/W	0h	Disable Port authorization - When set will allow unknown addresses to arrive on a switch in authorization mode. It is intended for device to device network connection on ports which do not require MACSEC encryption.
11	I0_REG_P0_MACONLY	R/W	0h	MAC Only - When set enables this port be treated like a MAC port for the host. All traffic received is only sent to the host. The host must direct traffic to this port as the lookup engine will not send traffic to the ports with the p0_maonly bit set and the p0_no_learn also set. If p0_maonly bit is set and the p0_no_learn is not set, the host can send non-directed packets that can be sent to the destination of a MacOnly port. It is also possible that The host can broadcast to all ports including MacOnly ports in this mode.
10	I0_REG_P0_TRUNKEN	R/W	0h	Trunk Enable - This field is used to enable a port into a trunk. Any port can be used as a trunk port, any two or more ports with the p0_trunken its set and having the same p0_trunknum will be placed in the same trunk. There is no requirement for trunk ports to be adjacent. If all ports are enabled in the same trunk, no traffic can flow as traffic received within a trunk is never trasnmitted out the same trunk. If only a single port is a member of a trunk, it looks like a normal port with exception of entries in the look up table will be noted as a trunk entry.
9:8	I0_REG_P0_TRUNKNUM	R/W	0h	Trunk Number - This field is used as the trunk number when the p0_trunken is also set. Ports with the same trunk number that have the p0_trunken also set will have traffic distributed within the trunk based on the result of the hash function described above.
7	I0_REG_P0_MIRROR_SP	R/W	0h	Mirror Source Port - This field enables the source port mirror option. When this bit is set any traffic received on the port with the reg_p0_mirror_sp bit set will have its received traffic also sent to the mirror_top port.
6	RESERVED	NONE	0h	Reserved
5	I0_REG_P0_NO_SA_UPDATE	R/W	0h	No Source Address Update - When set will not update the source addresses for this port.
4	I0_REG_P0_NO_LEARN	R/W	0h	No Learn - When set will not learn the source addresses for this port.
3	I0_REG_P0_VID_INGRESS_CHECK	R/W	0h	VLAN Ingress Check - When set if a packet received is not a member of the VLAN, the packet will be dropped.
2	I0_REG_P0_DROP_UNTAGGED	R/W	0h	If Drop Untagged - When set will drop packets without a VLAN tag.
1:0	I0_REG_P0_PORTSTATE	R/W	0h	Port State - Defins the current port state used for lookup operations. 0 - Disabled 1 - Blocked 2 - Learning 3 - Forwarding

5.1.2.390 CPSW_NC_ALE_UVLAN_MEMBER Register
5.1.2.390.1 CPSW_NC_ALE_UVLAN_MEMBER Register (Offset = 90h) [reset = 0h]

The ALE Unknown VLAN Member Mask Register is used to specify the member list for unknown VLAN ID.

Return to [Summary Table](#)

Table 5-780. Instance Table

Instance Name	Physical Address
CPSW0	5280 0090h

Figure 5-390. CPSW_NC_ALE_UVLAN_MEMBER Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UVLAN_MEMBER_LIST			
NONE				R/W			
0h				0h			

Table 5-781. CPSW_NC_ALE_UVLAN_MEMBER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UVLAN_MEMBER_LIST	R/W	0h	Unknown VLAN Member List - Each bit represents the port member status for unknown VLANs.

5.1.2.391 CPSW_NC_ALE_UVLAN_URCAST Register

5.1.2.391.1 CPSW_NC_ALE_UVLAN_URCAST Register (Offset = 94h) [reset = 0h]

The ALE Unknown VLAN Unregistered Multicast Flood Mask Register is used to specify which egress ports unregistered multicast addresses egress for the unregistered VLAN ID.

Return to [Summary Table](#)

Table 5-782. Instance Table

Instance Name	Physical Address
CPSW0	5280 0094h

Figure 5-391. CPSW_NC_ALE_UVLAN_URCAST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UVLAN_UNREG_MCAST_FLOOD_MASK			
NONE				R/W			
0h				0h			

Table 5-783. CPSW_NC_ALE_UVLAN_URCAST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UVLAN_UNREG_MCAST_FLOOD_MASK	R/W	0h	Unknown VLAN Unregister Multicast Flood Mask - Each bit represents the port to which unregistered multicast are sent for unregistered VLANs.

5.1.2.392 CPSW_NC_ALE_UVLAN_RMCAST Register

5.1.2.392.1 CPSW_NC_ALE_UVLAN_RMCAST Register (Offset = 98h) [reset = 0h]

The ALE Unknown VLAN Registered Multicast Flood Mask Register is used to specify which egress ports registered multicast addresses egress for the unregistered VLAN ID.

Return to [Summary Table](#)

Table 5-784. Instance Table

Instance Name	Physical Address
CPSW0	5280 0098h

Figure 5-392. CPSW_NC_ALE_UVLAN_RMCAST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					UVLAN_REG_MCAST_FLOOD_MASK		
NONE					R/W		
0h					0h		

Table 5-785. CPSW_NC_ALE_UVLAN_RMCAST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UVLAN_REG_MCAST_FLOOD_MASK	R/W	0h	Unknown VLAN Register Multicast Flood Mask - Each bit represents the port to which registered multicast are sent for unregistered VLANs. This field is ANDed with the registered multicast mask to determine the destinations for unregistered VLANs.

5.1.2.393 CPSW_NC_ALE_UVLAN_UNTAG Register

5.1.2.393.1 CPSW_NC_ALE_UVLAN_UNTAG Register (Offset = 9Ch) [reset = 0h]

The ALE Unknown VLAN force Untagged Egress Mask Register is used to specify which egress ports the VLAN ID will be removed.

Return to [Summary Table](#)

Table 5-786. Instance Table

Instance Name	Physical Address
CPSW0	5280 009Ch

Figure 5-393. CPSW_NC_ALE_UVLAN_UNTAG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				UVLAN_FORCE_UNTAGGED_EGRESS			
NONE				R/W			
0h				0h			

Table 5-787. CPSW_NC_ALE_UVLAN_UNTAG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	UVLAN_FORCE_UNTAGGED_EGRESS	R/W	0h	Unknown VLAN Force Untagged Egress Mask - Each bit represents the port where the VLAN will be removed for unregistered VLANs.

5.1.2.394 CPSW_NC_ALE_FAST_LUT Register

5.1.2.394.1 CPSW_NC_ALE_FAST_LUT Register (Offset = B4h) [reset = 0h]

The Fast LUT registers allows the ports to be placed in Fast LUT mode.

Return to [Summary Table](#)

Table 5-788. Instance Table

Instance Name	Physical Address
CPSW0	5280 00B4h

Figure 5-394. CPSW_NC_ALE_FAST_LUT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				FAST_LUT			
NONE				R/W			
0h				0h			

Table 5-789. CPSW_NC_ALE_FAST_LUT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	FAST_LUT	R/W	0h	The Fast_LUT field allows any port to be Fast_LUT mode, which will cause all lookup operations to start based on DA/SA and VLAN only. That is any data beyond the first 16 are not used in the lookup process.

5.1.2.395 CPSW_NC_ALE_STAT_DIAG Register

5.1.2.395.1 CPSW_NC_ALE_STAT_DIAG Register (Offset = B8h) [reset = 0h]

The ALE Statistic Output Diagnostic Register allows the output statistics to diagnose the SW counters. This register is for diagnostic only.

Return to [Summary Table](#)

Table 5-790. Instance Table

Instance Name	Physical Address
CPSW0	5280 00B8h

Figure 5-395. CPSW_NC_ALE_STAT_DIAG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PBCAST_DIAG	RESERVED					PORT_DIAG	
R/W	NONE					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
RESERVED				STAT_DIAG			
NONE				R/W			
0h				0h			

Table 5-791. CPSW_NC_ALE_STAT_DIAG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	PBCAST_DIAG	R/W	0h	When set and the port_diag is set to zero, will allow all ports to see the same stat diagnostic increment.
14:10	RESERVED	NONE	0h	Reserved
9:8	PORT_DIAG	R/W	0h	The port selected that a received packet will cause the selected error to increment
7:4	RESERVED	NONE	0h	Reserved

Table 5-791. CPSW_NC_ALE_STAT_DIAG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	STAT_DIAG	R/W	0h	When non-zero will cause the selected statistic to increment on the next frame received. For the selected Port. 0: Disabled 1: Destination Equal Source Drop Stat will count 2: VLAN Ingress Check Drop Stat will count 3: Source Multicast Drop Stat will count 4: Dual VLAN Drop Stat will count 5: Ether Type length error Drop Stat will count 6: Next Hop Limit Drop Stat will count 7: IPv4 Fragment Drop Stat will count 8: Classifier Hit Stat will count 9: Classifier Red Drop Stat will count 10: Classifier Yellow Drop Stat will count 11: ALE Overflow Drop Stat will count 12: Rate Limit Drop Stat will count 13: Blocked Address Drop Stat will count 14: Secure Address Drop Stat will count 15: Authorization Drop Stat will count.

5.1.2.396 CPSW_NC_ALE_OAM_LB_CTRL Register

5.1.2.396.1 CPSW_NC_ALE_OAM_LB_CTRL Register (Offset = BCh) [reset = 0h]

The ALE OAM Control allows ports to be put into OAM Loopback, only non-supervisor packet are looped back to the source port.

Return to [Summary Table](#)

Table 5-792. Instance Table

Instance Name	Physical Address
CPSW0	5280 00BCh

Figure 5-396. CPSW_NC_ALE_OAM_LB_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				OAM_LB_CTRL			
NONE				R/W			
0h				0h			

Table 5-793. CPSW_NC_ALE_OAM_LB_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	OAM_LB_CTRL	R/W	0h	The oam_lb_ctrl allows any port to be put into OAM loopback, that is any packet received will be returned to the same port with an egressop of 0xFF which swaps the source and destination address. BPDUs will still flow through as normal so that OAM can be remotely requested and disabled.

5.1.2.397 CPSW_NC_ALE_EGRESSOP Register

5.1.2.397.1 CPSW_NC_ALE_EGRESSOP Register (Offset = FCh) [reset = 0h]

The Egress Operation register allows enabled classifiers with any match like IPSA or IPDA match to use the CPSW Egress Packet Operations Inter VLAN Routing sub functions. If the packet was destined for the host or is destined to any port without any errors, but matches a classifier that has a programmed egress opcode, it will be forwarded to the destination ports where the destination ports will use the thier egress opcode entry to modify the packet. InterVLAN Routing and mirroring need to be understood, they are orthogonal functions. Care must be taken not to violate VLAN rules as this can redirect packets based on classifier matches.

Return to [Summary Table](#)

Table 5-794. Instance Table

Instance Name	Physical Address
CPSW0	5280 00FCh

Figure 5-397. CPSW_NC_ALE_EGRESSOP Name Register

31	30	29	28	27	26	25	24
EGRESS_OP							
R/W							
0h							
23	22	21	20	19	18	17	16
EGRESS_TRK			TTL_CHECK	RESERVED			
R/W			R/W	NONE			
0h			0h	0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED					DEST_PORTS		
NONE					R/W		
0h					0h		

Table 5-795. CPSW_NC_ALE_EGRESSOP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	EGRESS_OP	R/W	0h	The Egress Operation defines the operation performed by the CPSW Egress Packet Operations 0: NOP : 1-n: Defines which egress Operation will be performed. This allows Inter VLAN routing to be configured for high bandwidth traffic, reducing CPU load. 0xff: Swap SA and DA of packet, this is intended to allow OAM diagnostics for a link.
23:21	EGRESS_TRK	R/W	0h	The Egress Trunk Index is the calculated trunk index from the SA, DA or VLAN if modified to that InterVLAN routing will work on trunks as well. The DA, SA and VLAN are ignored for trunk generation on InterVLAN Routing so that this field is the index generated from the Egress Op replacements exclusive or'd together into a three bit index.
20	TTL_CHECK	R/W	0h	The TTL Check will cause any packet that fails TTL checks to not be routed to the Inter VLAN Routing sub functions. The packet will be routed to the host it was destined to.
19:3	RESERVED	NONE	0h	Reserved

Table 5-795. CPSW_NC_ALE_EGRESSOP Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	DEST_PORTS	R/W	0h	The Destination Ports is a list of the ports the classified packet will be set to. If a destination is a Trunk, all the port bits for that trunk must be set.

5.1.2.398 CPSW_NC_ALE_POLICECFG0 Register

5.1.2.398.1 CPSW_NC_ALE_POLICECFG0 Register (Offset = 100h) [reset = 0h]

The Policing Config 0 holds the port, frame priority and ONU address index as well as match enables for port, frame priority and ONU address matching.

Return to [Summary Table](#)

Table 5-796. Instance Table

Instance Name	Physical Address
CPSW0	5280 0100h

Figure 5-398. CPSW_NC_ALE_POLICECFG0 Name Register

31	30	29	28	27	26	25	24
PORT_MEN	TRUNKID	RESERVED			PORT_NUM		RESERVED
R/W	R/W	NONE			R/W		NONE
0h	0h	0h			0h		0h
23	22	21	20	19	18	17	16
RESERVED				PRI_MEN	PRI_VAL		
NONE				R/W	R/W		
0h				0h	0h		
15	14	13	12	11	10	9	8
ONU_MEN	RESERVED						ONU_INDEX
R/W	NONE						R/W
0h	0h						0h
7	6	5	4	3	2	1	0
ONU_INDEX							
R/W							
0h							

Table 5-797. CPSW_NC_ALE_POLICECFG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PORT_MEN	R/W	0h	Port Match Enable - Enabled port match for the selected policing/classifier entry
30	TRUNKID	R/W	0h	Trunk ID - When set indicates the port number is a trunk group.
29:27	RESERVED	NONE	0h	Reserved
26:25	PORT_NUM	R/W	0h	Port Number - Specifies the port address to match for the selected policing/classifier entry
24:20	RESERVED	NONE	0h	Reserved
19	PRI_MEN	R/W	0h	Priority Match Enable - Enables frame priority match for the selected policing/classifier entry
18:16	PRI_VAL	R/W	0h	Priority Value - Specifies the frame priority to match for the selected policing/classifier entry
15	ONU_MEN	R/W	0h	OUI Match Enable - Enables frame ONU address match for the selected policing/classifier entry
14:9	RESERVED	NONE	0h	Reserved
8:0	ONU_INDEX	R/W	0h	OUI Table Entry Index - Specifies the ALE ONU address lookup table index to match for the selected policing/classifier entry

5.1.2.399 CPSW_NC_ALE_POLICECFG1 Register

5.1.2.399.1 CPSW_NC_ALE_POLICECFG1 Register (Offset = 104h) [reset = 0h]

The Policing Config 1 holds the match enable/match index for the L2 Destination and L2 source addresses

Return to [Summary Table](#)

Table 5-798. Instance Table

Instance Name	Physical Address
CPSW0	5280 0104h

Figure 5-399. CPSW_NC_ALE_POLICECFG1 Name Register

31	30	29	28	27	26	25	24
DST_MEN	RESERVED						DST_INDEX
R/W	NONE						R/W
0h	0h						0h
23	22	21	20	19	18	17	16
DST_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
SRC_MEN	RESERVED						SRC_INDEX
R/W	NONE						R/W
0h	0h						0h
7	6	5	4	3	2	1	0
SRC_INDEX							
R/W							
0h							

Table 5-799. CPSW_NC_ALE_POLICECFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	DST_MEN	R/W	0h	Destination Address Match Enable - Enables frame L2 destination address match for the selected policing/classifier entry
30:25	RESERVED	NONE	0h	Reserved
24:16	DST_INDEX	R/W	0h	Destination Address Table Entry Index - Specifies the ALE L2 destination address lookup table index to match for the selected policing/classifier entry
15	SRC_MEN	R/W	0h	Source Address Match Enable - Enables frame L2 source address match for the selected policing/classifier entry
14:9	RESERVED	NONE	0h	Reserved
8:0	SRC_INDEX	R/W	0h	Source Address Table Entry Index - Specifies the ALE L2 source address lookup table index to match for the selected policing/classifier entry

5.1.2.400 CPSW_NC_ALE_POLICECFG2 Register

5.1.2.400.1 CPSW_NC_ALE_POLICECFG2 Register (Offset = 108h) [reset = 0h]

The Policing Config 2 holds the match enable/match index for the Outer VLAN and Inner VLAN addresses

Return to [Summary Table](#)

Table 5-800. Instance Table

Instance Name	Physical Address
CPSW0	5280 0108h

Figure 5-400. CPSW_NC_ALE_POLICECFG2 Name Register

31	30	29	28	27	26	25	24
OVLAN_MEN	RESERVED						OVLAN_INDEX
R/W	NONE						R/W
0h	0h						0h
23	22	21	20	19	18	17	16
OVLAN_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
IVLAN_MEN	RESERVED						IVLAN_INDEX
R/W	NONE						R/W
0h	0h						0h
7	6	5	4	3	2	1	0
IVLAN_INDEX							
R/W							
0h							

Table 5-801. CPSW_NC_ALE_POLICECFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	OVLAN_MEN	R/W	0h	Outer VLAN Match Enable - Enables frame Outer VLAN address match for the selected policing/classifier entry
30:25	RESERVED	NONE	0h	Reserved
24:16	OVLAN_INDEX	R/W	0h	Outer VLAN Table Entry Index - Specifies the ALE Outer VLAN address lookup table index to match for the selected policing/classifier entry Note this index assumes the VLANID is in the packet, it does not use the port VLAN if the packet is untagged or priority tagged.
15	IVLAN_MEN	R/W	0h	Inner VLAN Match Enable - Enables frame Inner VLAN address match for the selected policing/classifier entry
14:9	RESERVED	NONE	0h	Reserved
8:0	IVLAN_INDEX	R/W	0h	Inner VLAN Table Entry Index - Specifies the ALE Inner VLAN address lookup table index to match for the selected policing/classifier entry Note this index assumes the VLANID is in the packet, it does not use the port VLAN if the packet is untagged or priority tagged.

5.1.2.401 CPSW_NC_ALE_POLICECFG3 Register

5.1.2.401.1 CPSW_NC_ALE_POLICECFG3 Register (Offset = 10Ch) [reset = 0h]

The Policing Config 3 holds the match enable/match index for the Ether Type and IP Source address

Return to [Summary Table](#)

Table 5-802. Instance Table

Instance Name	Physical Address
CPSW0	5280 010Ch

Figure 5-401. CPSW_NC_ALE_POLICECFG3 Name Register

31	30	29	28	27	26	25	24
ETHERTYPE_MEN	RESERVED						ETHERTYPE_INDEX
R/W	NONE						R/W
0h	0h						0h
23	22	21	20	19	18	17	16
ETHERTYPE_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
IPSRC_MEN	RESERVED						IPSRC_INDEX
R/W	NONE						R/W
0h	0h						0h
7	6	5	4	3	2	1	0
IPSRC_INDEX							
R/W							
0h							

Table 5-803. CPSW_NC_ALE_POLICECFG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ETHERTYPE_MEN	R/W	0h	EtherType Match Enable - Enables frame Ether Type match for the selected policing/classifier entry
30:25	RESERVED	NONE	0h	Reserved
24:16	ETHERTYPE_INDEX	R/W	0h	EtherType Table Entry Index - Specifies the ALE Ether Type lookup table index to match for the selected policing/classifier entry
15	IPSRC_MEN	R/W	0h	IP Source Address Match Enable - Enables frame IP Source address match for the selected policing/classifier entry
14:9	RESERVED	NONE	0h	Reserved
8:0	IPSRC_INDEX	R/W	0h	IP Source Address Table Entry Index - Specifies the ALE IP Source address lookup table index to match for the selected policing/classifier entry

5.1.2.402 CPSW_NC_ALE_POLICECFG4 Register

5.1.2.402.1 CPSW_NC_ALE_POLICECFG4 Register (Offset = 110h) [reset = 0h]

The Policing Config 4 holds the match enable/match index for the IP Destination address

Return to [Summary Table](#)

Table 5-804. Instance Table

Instance Name	Physical Address
CPSW0	5280 0110h

Figure 5-402. CPSW_NC_ALE_POLICECFG4 Name Register

31	30	29	28	27	26	25	24
IPDST_MEN	RESERVED						IPDST_INDEX
R/W	NONE						R/W
0h	0h						0h
23	22	21	20	19	18	17	16
IPDST_INDEX							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-805. CPSW_NC_ALE_POLICECFG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	IPDST_MEN	R/W	0h	IP Destination Address Match Enable - Enables frame IP Destination address match for the selected policing/classifier entry
30:25	RESERVED	NONE	0h	Reserved
24:16	IPDST_INDEX	R/W	0h	IP Destination Address Table Entry Index - Specifies the ALE IP Destination address lookup table index to match for the selected policing/classifier entry
15:0	RESERVED	NONE	0h	Reserved

5.1.2.403 CPSW_NC_ALE_POLICECFG6 Register

5.1.2.403.1 CPSW_NC_ALE_POLICECFG6 Register (Offset = 118h) [reset = 0h]

The PIR counter is a 37 bit internal counter where ~ipir_idle_inc_val is added every clock and the frame size << 18 is subtracted at EOF if not RED at LUT time. If the counter is negative the packet will be marked RED, else it can be YELLOW or GREEN based on the CIR counter. If only this counter is used (aka cir_idle_inc_val==0) Packet are marked RED or GREEN based on PIR counter only.

Return to [Summary Table](#)

Table 5-806. Instance Table

Instance Name	Physical Address
CPSW0	5280 0118h

Figure 5-403. CPSW_NC_ALE_POLICECFG6 Name Register

31	30	29	28	27	26	25	24
PIR_IDLE_INC_VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
PIR_IDLE_INC_VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
PIR_IDLE_INC_VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
PIR_IDLE_INC_VAL							
R/W							
0h							

Table 5-807. CPSW_NC_ALE_POLICECFG6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PIR_IDLE_INC_VAL	R/W	0h	Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle. If zero the PIR counter is disabled and packets will never be marked or processed as RED.

5.1.2.404 CPSW_NC_ALE_POLICECFG7 Register
5.1.2.404.1 CPSW_NC_ALE_POLICECFG7 Register (Offset = 11Ch) [reset = 0h]

The CIR counter is a 37 bit internal counter where `~icir_idle_inc_val` is added every clock and the frame size `<< 18` is subtracted at EOF if not RED or YELLOW at LUT time. If the counter is positive the packet will be marked GREEN, else it can be YELLOW or RED based on the PIR counter. If only this counter is used (aka `pir_idle_inc_val==0`) Packet are marked YELLOW or GREEN based on CIR counter only.

Return to [Summary Table](#)

Table 5-808. Instance Table

Instance Name	Physical Address
CPSW0	5280 011Ch

Figure 5-404. CPSW_NC_ALE_POLICECFG7 Name Register

31	30	29	28	27	26	25	24
CIR_IDLE_INC_VAL							
R/W							
0h							
23	22	21	20	19	18	17	16
CIR_IDLE_INC_VAL							
R/W							
0h							
15	14	13	12	11	10	9	8
CIR_IDLE_INC_VAL							
R/W							
0h							
7	6	5	4	3	2	1	0
CIR_IDLE_INC_VAL							
R/W							
0h							

Table 5-809. CPSW_NC_ALE_POLICECFG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CIR_IDLE_INC_VAL	R/W	0h	Committed Information Idle Increment Value - The number added to the CIR counter every clock cycle. If zero the CIR counter is disabled and packets will never be marked or processed as YELLOW.

5.1.2.405 CPSW_NC_ALE_POLICETBLCTL Register

5.1.2.405.1 CPSW_NC_ALE_POLICETBLCTL Register (Offset = 120h) [reset = 0h]

The Policing Table Control is used to read or write the selected policing/classifier entry. The selected policing/classifier entry is only read or written after this register is written based on the value of the ~iwrite_enable bit.

Return to [Summary Table](#)

Table 5-810. Instance Table

Instance Name	Physical Address
CPSW0	5280 0120h

Figure 5-405. CPSW_NC_ALE_POLICETBLCTL Name Register

31	30	29	28	27	26	25	24
WRITE_ENABLE	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				POL_TBL_IDX			
NONE				R/W			
0h				0h			

Table 5-811. CPSW_NC_ALE_POLICETBLCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	WRITE_ENABLE	R/W	0h	Write Enable - Setting this bit will write the POLICECFG0-7 to the pol_tbl_idx selected policing/classifier entry. Clearing this bit will read the pol_tbl_idx selected policing/classifier entry into the POLICECFG0-7 registers.
30:5	RESERVED	NONE	0h	Reserved
4:0	POL_TBL_IDX	R/W	0h	Policer Entry Index - This field specifies the policing/classifier entry to be read or written. When writing to this field without setting the write_enable=1 will cause the selected policing/classifier entry to be loaded into the POLICECFG0-7 registers. When writing to this field with setting the write_enable=1 will cause the selected policing/classifier entry to be updated from the POLICECFG0-7 registers.

5.1.2.406 CPSW_NC_ALE_POLICECONTROL Register

5.1.2.406.1 CPSW_NC_ALE_POLICECONTROL Register (Offset = 124h) [reset = 0h]

The Control Enables color marking as well as internal ALE packet dropping rules.

Return to [Summary Table](#)

Table 5-812. Instance Table

Instance Name	Physical Address
CPSW0	5280 0124h

Figure 5-406. CPSW_NC_ALE_POLICECONTROL Name Register

31	30	29	28	27	26	25	24
POLICING_EN	RESERVED	RED_DROP_EN	YELLOW_DROP_EN	RESERVED	YELLOWTHRESH		
R/W	NONE	R/W	R/W	NONE	R/W		
0h	0h	0h	0h	0h	0h		
23	22	21	20	19	18	17	16
POLMCHMODE		PRIORITY_TH_READ_EN	MAC_ONLY_DEF_DIS	RESERVED			
R/W		R/W	R/W	NONE			
0h		0h	0h	0h			
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-813. CPSW_NC_ALE_POLICECONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	POLICING_EN	R/W	0h	Policing Enable - Enables the policing to color the packets, this also enables red or yellow drop capabilities.
30	RESERVED	NONE	0h	Reserved
29	RED_DROP_EN	R/W	0h	RED Drop Enable - Enables the ALE to drop the red colored packets.
28	YELLOW_DROP_EN	R/W	0h	YELLOW Drop Enable - Enables the ALE to drop yellow packets based on the yellowthresh value. This field would normally not be used as to let the switch drop packets at a buffer threshold instead. In the event that the switch does not enable buffer threshold dropping, YELLOW packets can be dropped based on this feature.
27	RESERVED	NONE	0h	Reserved
26:24	YELLOWTHRESH	R/W	0h	Yellow Threshold - When set enables a portion of the yellow packets to be dropped based on the yellow_drop_en enable. 0-100% 1=50% 2=33% 3=25% 4=20% 5=17% 6=14% 7=13%

Table 5-813. CPSW_NC_ALE_POLICECONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23:22	POLMCHMODE	R/W	0h	Policing Match Mode - This field determines what happens to packets that fail to hit any policing/classifier entry. 0 - No Hit packets are marked GREEN 1 - No Hit packets are marked YELLOW 2 - No Hit packets are marked RED 3 - No Hit packets are marked based on policing/classifier entry=0 state.
21	PRIORITY_THREAD_EN	R/W	0h	Priority Thread Enable - This field determines if priority is OR'd to the default thread when no classifiers hit and the default thread is enabled.
20	MAC_ONLY_DEF_DIS	R/W	0h	MAC Only Default Disable - This field when set disables the default thread on MAC Only Ports. That is the default thread will be {port,priority}. If the traffic matches a classifier with a thread mapping, the classifier thread mapping still occurs.
19:0	RESERVED	NONE	0h	Reserved

5.1.2.407 CPSW_NC_ALE_POLICETESTCTL Register

5.1.2.407.1 CPSW_NC_ALE_POLICETESTCTL Register (Offset = 128h) [reset = 0h]

The Policing Test Control enables the ability to determine which policing entry has been hit and whether they reported a red or yellow rate condition.

Return to [Summary Table](#)

Table 5-814. Instance Table

Instance Name	Physical Address
CPSW0	5280 0128h

Figure 5-407. CPSW_NC_ALE_POLICETESTCTL Name Register

31	30	29	28	27	26	25	24
POL_CLRALL_HIT	POL_CLRALL_REDHIT	POL_CLRALL_YELLOWHIT	POL_CLRSEL_ALL	RESERVED			
R/W	R/W	R/W	R/W	NONE			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			POL_TEST_IDX				
NONE			R/W				
0h			0h				

Table 5-815. CPSW_NC_ALE_POLICETESTCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	POL_CLRALL_HIT	R/W	0h	Policer Clear - This bit clears all the policing/classifier hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit.
30	POL_CLRALL_REDHIT	R/W	0h	Policer Clear RED - This bit clears all the policing/classifier RED hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a RED condition.
29	POL_CLRALL_YELLOWHIT	R/W	0h	Policer Clear YELLOW - This bit clears all the policing/classifier YELLOW hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a YELLOW condition.
28	POL_CLRSEL_ALL	R/W	0h	Police Clear Selected - This bit clears the selected policing/classifier hit, redhit and yellowhit bits. This bit is self clearing.
27:5	RESERVED	NONE	0h	Reserved
4:0	POL_TEST_IDX	R/W	0h	Policer Test Index - This field selects which policing/classifier hit bits will be read or written.

5.1.2.408 CPSW_NC_ALE_POLICEHSTAT Register

5.1.2.408.1 CPSW_NC_ALE_POLICEHSTAT Register (Offset = 12Ch) [reset = 0h]

The policing hit status is a read only register that reads the hit bits of the selected policing/classifier.

Return to [Summary Table](#)

Table 5-816. Instance Table

Instance Name	Physical Address
CPSW0	5280 012Ch

Figure 5-408. CPSW_NC_ALE_POLICEHSTAT Name Register

31	30	29	28	27	26	25	24
POL_HIT	POL_REDHIT	POL_YELLOWHIT	RESERVED				
R	R	R	NONE				
0h	0h	0h	0h				
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-817. CPSW_NC_ALE_POLICEHSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31	POL_HIT	R	0h	Policer Hit - This indicates that the selected policing/classifier via the pol_test_idx field has been hit by a packet seen on any port that matches the policing/classifier entry match.
30	POL_REDHIT	R	0h	Policer Hit RED - This indicates that the selected policing/classifier via the pol_test_idx field has been hit during a RED condition by a packet seen on any port that matches the policing/classifier entry match.
29	POL_YELLOWHIT	R	0h	Policer Hit YELLOW - This indicates that the selected policing/classifier via the pol_test_idx field has been hit during a YELLOW condition by a packet seen on any port that matches the policing/classifier entry match.
28:0	RESERVED	NONE	0h	Reserved

5.1.2.409 CPSW_NC_ALE_THREADMAPDEF Register

5.1.2.409.1 CPSW_NC_ALE_THREADMAPDEF Register (Offset = 134h) [reset = 0h]

The THREAD Mapping Default Value register is used to set the default thread ID when no classifier is matched,

Return to [Summary Table](#)

Table 5-818. Instance Table

Instance Name	Physical Address
CPSW0	5280 0134h

Figure 5-409. CPSW_NC_ALE_THREADMAPDEF Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
DEFTHREAD_	RESERVED						
EN							
R/W	NONE						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED				DEFTHREADVAL			
NONE				R/W			
0h				0h			

Table 5-819. CPSW_NC_ALE_THREADMAPDEF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	DEFTHREAD_EN	R/W	0h	Default Tread Enable - When set the switch will use the deftheadval for the host interface thread ID if no classifier is matched. If clear the switch will generate its own thread ID based on port and priority if there is no classifier match.
14:6	RESERVED	NONE	0h	Reserved
5:0	DEFTHREADVAL	R/W	0h	Default Thread Value - This field specifies the default thread ID value.

5.1.2.410 CPSW_NC_ALE_THREADMAPCTL Register

5.1.2.410.1 CPSW_NC_ALE_THREADMAPCTL Register (Offset = 138h) [reset = 0h]

The THREAD Mapping Control register allows the highest matched classifier to return a particular thread ID for traffic sent to the host. This allows particular classifier matched traffic to be placed on a particular host's queue.

Return to [Summary Table](#)

Table 5-820. Instance Table

Instance Name	Physical Address
CPSW0	5280 0138h

Figure 5-410. CPSW_NC_ALE_THREADMAPCTL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CLASSINDEX			
NONE				R/W			
0h				0h			

Table 5-821. CPSW_NC_ALE_THREADMAPCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4:0	CLASSINDEX	R/W	0h	Classifier Index - This is the classifier index entry that the thread enable and thread value will be read or written by the THREADMAPVAL register.

5.1.2.411 CPSW_NC_ALE_THREADMAPVAL Register
5.1.2.411.1 CPSW_NC_ALE_THREADMAPVAL Register (Offset = 13Ch) [reset = 0h]

The THREAD Mapping Value register is used to set the thread ID for a particular classifier entry.

Return to [Summary Table](#)

Table 5-822. Instance Table

Instance Name	Physical Address
CPSW0	5280 013Ch

Figure 5-411. CPSW_NC_ALE_THREADMAPVAL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
THREAD_EN	RESERVED						
R/W	NONE						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED			THREADVAL				
NONE			R/W				
0h			0h				

Table 5-823. CPSW_NC_ALE_THREADMAPVAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15	THREAD_EN	R/W	0h	Thread Enable - When set the switch will use the threadval for the selected classifier match. If clear the the thread ID will be determined by the THREADMAPDEF register settings.
14:6	RESERVED	NONE	0h	Reserved
5:0	THREADVAL	R/W	0h	Thread Value - This field is the thread ID value that is used to map a classifier hit to thread ID for host traffic.

5.1.2.412 CPSW_NC_ECC_REV Register

5.1.2.412.1 CPSW_NC_ECC_REV Register (Offset = 0h) [reset = 66A03A01h]

Revision parameters

Return to [Summary Table](#)

Table 5-824. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h

Figure 5-412. CPSW_NC_ECC_REV Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A0h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
7h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		1h					

Table 5-825. CPSW_NC_ECC_REV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	MODULE_ID	R	6A0h	Module ID
15:11	REVRTL	R	7h	RTL version
10:8	REVMAJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	1h	Minor version

5.1.2.413 CPSW_NC_ECC_VECTOR Register

5.1.2.413.1 CPSW_NC_ECC_VECTOR Register (Offset = 8h) [reset = 0h]

ECC Vector Register

Return to [Summary Table](#)

Table 5-826. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h

Figure 5-413. CPSW_NC_ECC_VECTOR Name Register

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_DONE
NONE							R/W1TC
0h							0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED					ECC_VECTOR	
R/W1TS	NONE					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W							
0h							

Table 5-827. CPSW_NC_ECC_VECTOR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	RD_SVBUS_DONE	R/W1TC	0h	Status to indicate if read on serial VBUS is complete, write of any value will clear this bit.
23:16	RD_SVBUS_ADDRESS	R/W	0h	Read address
15	RD_SVBUS	R/W1TS	0h	Write 1 to trigger a read on the serial VBUS
14:11	RESERVED	NONE	0h	Reserved
10:0	ECC_VECTOR	R/W	0h	Value written to select the corresponding ECC RAM for control or status

5.1.2.414 CPSW_NC_ECC_STAT Register

5.1.2.414.1 CPSW_NC_ECC_STAT Register (Offset = Ch) [reset = 8h]

Misc Status

Return to [Summary Table](#)

Table 5-828. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch

Figure 5-414. CPSW_NC_ECC_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				NUM_RAMs			
NONE				R			
0h				8h			
7	6	5	4	3	2	1	0
NUM_RAMs							
R							
8h							

Table 5-829. CPSW_NC_ECC_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	NUM_RAMs	R	8h	Indicates the number of RAMs serviced by the ECC aggregator

5.1.2.415 CPSW_NC_ECC_RESERVED_SVBUS_J Register
5.1.2.415.1 CPSW_NC_ECC_RESERVED_SVBUS_J Register (Offset = 10h) [reset = 0h]

Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets.

Return to [Summary Table](#)

Table 5-830. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h + formula

Figure 5-415. CPSW_NC_ECC_RESERVED_SVBUS_J Name Register

31	30	29	28	27	26	25	24
DATA							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA							
R/W							
0h							

Table 5-831. CPSW_NC_ECC_RESERVED_SVBUS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA	R/W	0h	Serial VBUS register data

5.1.2.416 CPSW_NC_ECC_SEC_EOI_REG Register

5.1.2.416.1 CPSW_NC_ECC_SEC_EOI_REG Register (Offset = 3Ch) [reset = 0h]

EOI Register

Return to [Summary Table](#)

Table 5-832. Instance Table

Instance Name	Physical Address
CPSW0	5280 003Ch

Figure 5-416. CPSW_NC_ECC_SEC_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 5-833. CPSW_NC_ECC_SEC_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

5.1.2.417 CPSW_NC_ECC_SEC_STATUS_REG0 Register

5.1.2.417.1 CPSW_NC_ECC_SEC_STATUS_REG0 Register (Offset = 40h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 5-834. Instance Table

Instance Name	Physical Address
CPSW0	5280 0040h

Figure 5-417. CPSW_NC_ECC_SEC_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				RAMECC19_P END	RAMECC18_P END	RAMECC17_P END	RAMECC16_P END
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RAMECC15_P END	RAMECC14_P END	RAMECC13_P END	RAMECC12_P END	RAMECC11_P END	RAMECC10_P END	RAMECC9_P END	RAMECC8_P END
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RAMECC7_P END	RAMECC6_P END	RAMECC5_P END	RAMECC4_P END	RAMECC3_P END	RAMECC2_P END	RAMECC1_P END	RAMECC0_P END
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-835. CPSW_NC_ECC_SEC_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19	RAMECC19_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc19_pend
18	RAMECC18_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc18_pend
17	RAMECC17_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc17_pend
16	RAMECC16_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc16_pend
15	RAMECC15_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc15_pend
14	RAMECC14_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc14_pend
13	RAMECC13_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc13_pend
12	RAMECC12_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc12_pend
11	RAMECC11_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc11_pend
10	RAMECC10_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc10_pend
9	RAMECC9_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc9_pend
8	RAMECC8_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc8_pend
7	RAMECC7_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc7_pend
6	RAMECC6_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc6_pend
5	RAMECC5_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc5_pend
4	RAMECC4_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc4_pend
3	RAMECC3_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc3_pend

Table 5-835. CPSW_NC_ECC_SEC_STATUS_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RAMECC2_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc2_pend
1	RAMECC1_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc1_pend
0	RAMECC0_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc0_pend

5.1.2.418 CPSW_NC_ECC_SEC_ENABLE_SET_REG0 Register

5.1.2.418.1 CPSW_NC_ECC_SEC_ENABLE_SET_REG0 Register (Offset = 80h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 5-836. Instance Table

Instance Name	Physical Address
CPSW0	5280 0080h

Figure 5-418. CPSW_NC_ECC_SEC_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				RAMECC19_E NABLE_SET	RAMECC18_E NABLE_SET	RAMECC17_E NABLE_SET	RAMECC16_E NABLE_SET
NONE				R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RAMECC15_E NABLE_SET	RAMECC14_E NABLE_SET	RAMECC13_E NABLE_SET	RAMECC12_E NABLE_SET	RAMECC11_E NABLE_SET	RAMECC10_E NABLE_SET	RAMECC9_EN ABLE_SET	RAMECC8_EN ABLE_SET
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RAMECC7_EN ABLE_SET	RAMECC6_EN ABLE_SET	RAMECC5_EN ABLE_SET	RAMECC4_EN ABLE_SET	RAMECC3_EN ABLE_SET	RAMECC2_EN ABLE_SET	RAMECC1_EN ABLE_SET	RAMECC0_EN ABLE_SET
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-837. CPSW_NC_ECC_SEC_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19	RAMECC19_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc19_pend
18	RAMECC18_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc18_pend
17	RAMECC17_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc17_pend
16	RAMECC16_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc16_pend
15	RAMECC15_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc15_pend
14	RAMECC14_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc14_pend
13	RAMECC13_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc13_pend
12	RAMECC12_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc12_pend
11	RAMECC11_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc11_pend
10	RAMECC10_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc10_pend

Table 5-837. CPSW_NC_ECC_SEC_ENABLE_SET_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	RAMECC9_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc9_pend
8	RAMECC8_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc8_pend
7	RAMECC7_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc7_pend
6	RAMECC6_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc6_pend
5	RAMECC5_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc5_pend
4	RAMECC4_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc4_pend
3	RAMECC3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc3_pend
2	RAMECC2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc2_pend
1	RAMECC1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc1_pend
0	RAMECC0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc0_pend

5.1.2.419 CPSW_NC_ECC_SEC_ENABLE_CLR_REG0 Register

5.1.2.419.1 CPSW_NC_ECC_SEC_ENABLE_CLR_REG0 Register (Offset = C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)**Table 5-838. Instance Table**

Instance Name	Physical Address
CPSW0	5280 00C0h

Figure 5-419. CPSW_NC_ECC_SEC_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				RAMECC19_E NABLE_CLR	RAMECC18_E NABLE_CLR	RAMECC17_E NABLE_CLR	RAMECC16_E NABLE_CLR
NONE				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RAMECC15_E NABLE_CLR	RAMECC14_E NABLE_CLR	RAMECC13_E NABLE_CLR	RAMECC12_E NABLE_CLR	RAMECC11_E NABLE_CLR	RAMECC10_E NABLE_CLR	RAMECC9_EN ABLE_CLR	RAMECC8_EN ABLE_CLR
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RAMECC7_EN ABLE_CLR	RAMECC6_EN ABLE_CLR	RAMECC5_EN ABLE_CLR	RAMECC4_EN ABLE_CLR	RAMECC3_EN ABLE_CLR	RAMECC2_EN ABLE_CLR	RAMECC1_EN ABLE_CLR	RAMECC0_EN ABLE_CLR
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-839. CPSW_NC_ECC_SEC_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19	RAMECC19_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc19_pend
18	RAMECC18_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc18_pend
17	RAMECC17_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc17_pend
16	RAMECC16_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc16_pend
15	RAMECC15_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc15_pend
14	RAMECC14_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc14_pend
13	RAMECC13_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc13_pend
12	RAMECC12_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc12_pend
11	RAMECC11_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc11_pend
10	RAMECC10_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc10_pend

Table 5-839. CPSW_NC_ECC_SEC_ENABLE_CLR_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	RAMECC9_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc9_pend
8	RAMECC8_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc8_pend
7	RAMECC7_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc7_pend
6	RAMECC6_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc6_pend
5	RAMECC5_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc5_pend
4	RAMECC4_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc4_pend
3	RAMECC3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc3_pend
2	RAMECC2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc2_pend
1	RAMECC1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc1_pend
0	RAMECC0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc0_pend

5.1.2.420 CPSW_NC_ECC_DED_EOI_REG Register
5.1.2.420.1 CPSW_NC_ECC_DED_EOI_REG Register (Offset = 13Ch) [reset = 0h]

EOI Register

 Return to [Summary Table](#)
Table 5-840. Instance Table

Instance Name	Physical Address
CPSW0	5280 013Ch

Figure 5-420. CPSW_NC_ECC_DED_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 5-841. CPSW_NC_ECC_DED_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

5.1.2.421 CPSW_NC_ECC_DED_STATUS_REG0 Register

5.1.2.421.1 CPSW_NC_ECC_DED_STATUS_REG0 Register (Offset = 140h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 5-842. Instance Table

Instance Name	Physical Address
CPSW0	5280 0140h

Figure 5-421. CPSW_NC_ECC_DED_STATUS_REG0 Name Register

31								30								29								28								27								26								25								24							
RESERVED																																																															
NONE																																																															
0h																																																															
23								22								21								20								19								18								17								16							
RESERVED																																RAMECC19_P END								RAMECC18_P END								RAMECC17_P END								RAMECC16_P END							
NONE																																R/W1TS								R/W1TS								R/W1TS								R/W1TS							
0h																																0h								0h								0h								0h							
15								14								13								12								11								10								9								8							
RAMECC15_P END								RAMECC14_P END								RAMECC13_P END								RAMECC12_P END								RAMECC11_P END								RAMECC10_P END								RAMECC9_P END								RAMECC8_P END							
R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS															
0h								0h								0h								0h								0h								0h								0h															
7							6							5							4							3							2							1							0														
RAMECC7_P END							RAMECC6_P END							RAMECC5_P END							RAMECC4_P END							RAMECC3_P END							RAMECC2_P END							RAMECC1_P END							RAMECC0_P END														
R/W1TS							R/W1TS							R/W1TS							R/W1TS							R/W1TS							R/W1TS							R/W1TS																					
0h							0h							0h							0h							0h							0h							0h																					

Table 5-843. CPSW_NC_ECC_DED_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19	RAMECC19_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc19_pend
18	RAMECC18_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc18_pend
17	RAMECC17_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc17_pend
16	RAMECC16_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc16_pend
15	RAMECC15_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc15_pend
14	RAMECC14_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc14_pend
13	RAMECC13_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc13_pend
12	RAMECC12_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc12_pend
11	RAMECC11_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc11_pend
10	RAMECC10_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc10_pend
9	RAMECC9_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc9_pend
8	RAMECC8_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc8_pend
7	RAMECC7_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc7_pend
6	RAMECC6_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc6_pend
5	RAMECC5_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc5_pend
4	RAMECC4_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc4_pend
3	RAMECC3_PEND	R/W1TS	0h	Interrupt Pending Status for ramecc3_pend

Table 5-843. CPSW_NC_ECC_DED_STATUS_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RAMECC2_PEND	RW1TS	0h	Interrupt Pending Status for ramecc2_pend
1	RAMECC1_PEND	RW1TS	0h	Interrupt Pending Status for ramecc1_pend
0	RAMECC0_PEND	RW1TS	0h	Interrupt Pending Status for ramecc0_pend

5.1.2.422 CPSW_NC_ECC_DED_ENABLE_SET_REG0 Register

5.1.2.422.1 CPSW_NC_ECC_DED_ENABLE_SET_REG0 Register (Offset = 180h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 5-844. Instance Table

Instance Name	Physical Address
CPSW0	5280 0180h

Figure 5-422. CPSW_NC_ECC_DED_ENABLE_SET_REG0 Name Register

31								30								29								28								27								26								25								24							
RESERVED																																																															
NONE																																																															
0h																																																															
23								22								21								20								19								18								17								16							
RESERVED																																RAMECC19_E NABLE_SET								RAMECC18_E NABLE_SET								RAMECC17_E NABLE_SET								RAMECC16_E NABLE_SET							
NONE																																R/W1TS								R/W1TS								R/W1TS								R/W1TS							
0h																																0h								0h								0h								0h							
15								14								13								12								11								10								9								8							
RAMECC15_E NABLE_SET								RAMECC14_E NABLE_SET								RAMECC13_E NABLE_SET								RAMECC12_E NABLE_SET								RAMECC11_E NABLE_SET								RAMECC10_E NABLE_SET								RAMECC9_EN ABLE_SET								RAMECC8_EN ABLE_SET							
R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS															
0h								0h								0h								0h								0h								0h								0h															
7								6								5								4								3								2								1								0							
RAMECC7_EN ABLE_SET								RAMECC6_EN ABLE_SET								RAMECC5_EN ABLE_SET								RAMECC4_EN ABLE_SET								RAMECC3_EN ABLE_SET								RAMECC2_EN ABLE_SET								RAMECC1_EN ABLE_SET								RAMECC0_EN ABLE_SET							
R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS								R/W1TS															
0h								0h								0h								0h								0h								0h								0h															

Table 5-845. CPSW_NC_ECC_DED_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19	RAMECC19_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc19_pend
18	RAMECC18_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc18_pend
17	RAMECC17_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc17_pend
16	RAMECC16_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc16_pend
15	RAMECC15_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc15_pend
14	RAMECC14_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc14_pend
13	RAMECC13_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc13_pend
12	RAMECC12_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc12_pend
11	RAMECC11_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc11_pend
10	RAMECC10_ENABLE_SE T	R/W1TS	0h	Interrupt Enable Set Register for ramecc10_pend

Table 5-845. CPSW_NC_ECC_DED_ENABLE_SET_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	RAMECC9_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc9_pend
8	RAMECC8_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc8_pend
7	RAMECC7_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc7_pend
6	RAMECC6_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc6_pend
5	RAMECC5_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc5_pend
4	RAMECC4_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc4_pend
3	RAMECC3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc3_pend
2	RAMECC2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc2_pend
1	RAMECC1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc1_pend
0	RAMECC0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for ramecc0_pend

5.1.2.423 CPSW_NC_ECC_DED_ENABLE_CLR_REG0 Register

5.1.2.423.1 CPSW_NC_ECC_DED_ENABLE_CLR_REG0 Register (Offset = 1C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 5-846. Instance Table

Instance Name	Physical Address
CPSW0	5280 01C0h

Figure 5-423. CPSW_NC_ECC_DED_ENABLE_CLR_REG0 Name Register

31		30		29		28		27		26		25		24	
RESERVED															
NONE															
0h															
23		22		21		20		19		18		17		16	
RESERVED								RAMECC19_E NABLE_CLR	RAMECC18_E NABLE_CLR	RAMECC17_E NABLE_CLR	RAMECC16_E NABLE_CLR				
NONE								R/W1TC	R/W1TC	R/W1TC	R/W1TC				
0h								0h	0h	0h	0h				
15		14		13		12		11		10		9		8	
RAMECC15_E NABLE_CLR	RAMECC14_E NABLE_CLR	RAMECC13_E NABLE_CLR	RAMECC12_E NABLE_CLR	RAMECC11_E NABLE_CLR	RAMECC10_E NABLE_CLR	RAMECC9_EN ABLE_CLR		RAMECC8_EN ABLE_CLR							
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC		R/W1TC							
0h	0h	0h	0h	0h	0h	0h		0h							
7		6		5		4		3		2		1		0	
RAMECC7_EN ABLE_CLR	RAMECC6_EN ABLE_CLR	RAMECC5_EN ABLE_CLR	RAMECC4_EN ABLE_CLR	RAMECC3_EN ABLE_CLR	RAMECC2_EN ABLE_CLR	RAMECC1_EN ABLE_CLR		RAMECC0_EN ABLE_CLR							
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC		R/W1TC							
0h	0h	0h	0h	0h	0h	0h		0h							

Table 5-847. CPSW_NC_ECC_DED_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19	RAMECC19_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc19_pend
18	RAMECC18_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc18_pend
17	RAMECC17_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc17_pend
16	RAMECC16_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc16_pend
15	RAMECC15_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc15_pend
14	RAMECC14_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc14_pend
13	RAMECC13_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc13_pend
12	RAMECC12_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc12_pend
11	RAMECC11_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc11_pend
10	RAMECC10_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc10_pend

Table 5-847. CPSW_NC_ECC_DED_ENABLE_CLR_REG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	RAMECC9_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc9_pend
8	RAMECC8_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc8_pend
7	RAMECC7_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc7_pend
6	RAMECC6_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc6_pend
5	RAMECC5_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc5_pend
4	RAMECC4_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc4_pend
3	RAMECC3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc3_pend
2	RAMECC2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc2_pend
1	RAMECC1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc1_pend
0	RAMECC0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for ramecc0_pend

5.1.2.424 CPSW_NC_ECC_AGGR_ENABLE_SET Register

5.1.2.424.1 CPSW_NC_ECC_AGGR_ENABLE_SET Register (Offset = 200h) [reset = 0h]

AGGR interrupt enable set Register

Return to [Summary Table](#)

Table 5-848. Instance Table

Instance Name	Physical Address
CPSW0	5280 0200h

Figure 5-424. CPSW_NC_ECC_AGGR_ENABLE_SET Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TS	R/W1TS			
0h						0h	0h			

Table 5-849. CPSW_NC_ECC_AGGR_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TS	0h	interrupt enable set for svbus timeout errors
0	PARITY	R/W1TS	0h	interrupt enable set for parity errors

5.1.2.425 CPSW_NC_ECC_AGGR_ENABLE_CLR Register
5.1.2.425.1 CPSW_NC_ECC_AGGR_ENABLE_CLR Register (Offset = 204h) [reset = 0h]

AGGR interrupt enable clear Register

 Return to [Summary Table](#)
Table 5-850. Instance Table

Instance Name	Physical Address
CPSW0	5280 0204h

Figure 5-425. CPSW_NC_ECC_AGGR_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TC	R/W1TC			
0h						0h	0h			

Table 5-851. CPSW_NC_ECC_AGGR_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TC	0h	interrupt enable clear for svbus timeout errors
0	PARITY	R/W1TC	0h	interrupt enable clear for parity errors

5.1.2.426 CPSW_NC_ECC_AGGR_STATUS_SET Register

5.1.2.426.1 CPSW_NC_ECC_AGGR_STATUS_SET Register (Offset = 208h) [reset = 0h]

AGGR interrupt status set Register

Return to [Summary Table](#)

Table 5-852. Instance Table

Instance Name	Physical Address
CPSW0	5280 0208h

Figure 5-426. CPSW_NC_ECC_AGGR_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WI		R/WI	
0h				0h		0h	

Table 5-853. CPSW_NC_ECC_AGGR_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WI	0h	interrupt status set for svbus timeout errors
1:0	PARITY	R/WI	0h	interrupt status set for parity errors

5.1.2.427 CPSW_NC_ECC_AGGR_STATUS_CLR Register
5.1.2.427.1 CPSW_NC_ECC_AGGR_STATUS_CLR Register (Offset = 20Ch) [reset = 0h]

AGGR interrupt status clear Register

 Return to [Summary Table](#)
Table 5-854. Instance Table

Instance Name	Physical Address
CPSW0	5280 020Ch

Figure 5-427. CPSW_NC_ECC_AGGR_STATUS_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WD		R/WD	
0h				0h		0h	

Table 5-855. CPSW_NC_ECC_AGGR_STATUS_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WD	0h	interrupt status clear for svbus timeout errors
1:0	PARITY	R/WD	0h	interrupt status clear for parity errors

5.1.2.428 CPSW_NC_CPTS_TS_GENF_COMP_LOW_REG_J Register

5.1.2.428.1 CPSW_NC_CPTS_TS_GENF_COMP_LOW_REG_J Register (Offset = 0h) [reset = 0h]

Time Stamp Generate Function Comparison Low Value

Return to [Summary Table](#)

Table 5-856. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h + formula

Figure 5-428. CPSW_NC_CPTS_TS_GENF_COMP_LOW_REG_J Name Register

31	30	29	28	27	26	25	24
COMP_LOW							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP_LOW							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP_LOW							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP_LOW							
R/W							
0h							

Table 5-857. CPSW_NC_CPTS_TS_GENF_COMP_LOW_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP_LOW	R/W	0h	GENFn comparison value lower 32-bits. This value should be written after the upper 32-bits. The ts_GENFn_comp high and low should only be written when the ts_GENFn_length value is zero.

5.1.2.429 CPSW_NC_CPTS_TS_GENF_COMP_HIGH_REG_J Register
5.1.2.429.1 CPSW_NC_CPTS_TS_GENF_COMP_HIGH_REG_J Register (Offset = 4h) [reset = 0h]

Time Stamp Generate Function Comparison high Value

 Return to [Summary Table](#)
Table 5-858. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h + formula

Figure 5-429. CPSW_NC_CPTS_TS_GENF_COMP_HIGH_REG_J Name Register

31	30	29	28	27	26	25	24
COMP_HIGH							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP_HIGH							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP_HIGH							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP_HIGH							
R/W							
0h							

Table 5-859. CPSW_NC_CPTS_TS_GENF_COMP_HIGH_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP_HIGH	R/W	0h	GENFn comparison value upper 32-bits. This value should be written before the lower 32-bits are written. The ts_GENFn_comp high and low should only be written when the ts_GENFn_length value is zero.

5.1.2.430 CPSW_NC_CPTS_TS_GENF_CONTROL_REG_J Register

5.1.2.430.1 CPSW_NC_CPTS_TS_GENF_CONTROL_REG_J Register (Offset = 8h) [reset = 0h]

Time Stamp Generate Function Control

Return to [Summary Table](#)

Table 5-860. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h + formula

Figure 5-430. CPSW_NC_CPTS_TS_GENF_CONTROL_REG_J Name Register

31	30	29	28	27	26	25	24		
RESERVED									
NONE									
0h									
23	22	21	20	19	18	17	16		
RESERVED									
NONE									
0h									
15	14	13	12	11	10	9	8		
RESERVED									
NONE									
0h									
7	6	5	4	3	2	1	0		
RESERVED						PPM_DIR	POLARITY_INV		
NONE						R/W	R/W		
0h						0h	0h		

Table 5-861. CPSW_NC_CPTS_TS_GENF_CONTROL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	PPM_DIR	R/W	0h	Generate function N PPM direction - 0 - A single RCLK is added to the generate function counter at the PPM rate which has the effect of decreasing the generate function frequency by the PPM amount. 1 - A single RCLK is subtracted from the generate function counter at the PPM rate which has the effect of increasing the generate function frequency by the PPM amount.
0	POLARITY_INV	R/W	0h	Generate function N Polarity - 0 - The output TS_GENFn signal asserts high. 1 - The output TS_GENFn signal asserts low

5.1.2.431 CPSW_NC_CPTS_TS_GENF_LENGTH_REG_J Register
5.1.2.431.1 CPSW_NC_CPTS_TS_GENF_LENGTH_REG_J Register (Offset = Ch) [reset = 0h]

Time Stamp Generate Function Length Value

 Return to [Summary Table](#)
Table 5-862. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch + formula

Figure 5-431. CPSW_NC_CPTS_TS_GENF_LENGTH_REG_J Name Register

31	30	29	28	27	26	25	24
LENGTH							
R/W							
0h							
23	22	21	20	19	18	17	16
LENGTH							
R/W							
0h							
15	14	13	12	11	10	9	8
LENGTH							
R/W							
0h							
7	6	5	4	3	2	1	0
LENGTH							
R/W							
0h							

Table 5-863. CPSW_NC_CPTS_TS_GENF_LENGTH_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LENGTH	R/W	0h	GENFn length - The minimum operational value is decimal 5. Note: Software is advised to write and then read the comparison value before writing a non-zero value to the genf length to ensure that the comparison value is synchronized across the boundary before the length.

5.1.2.432 CPSW_NC_CPTS_TS_GENF_PPM_LOW_REG_J Register

5.1.2.432.1 CPSW_NC_CPTS_TS_GENF_PPM_LOW_REG_J Register (Offset = 10h) [reset = 0h]

Time Stamp Generate Function PPM Low Value

Return to [Summary Table](#)

Table 5-864. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h + formula

Figure 5-432. CPSW_NC_CPTS_TS_GENF_PPM_LOW_REG_J Name Register

31	30	29	28	27	26	25	24
PPM_LOW							
R/W							
0h							
23	22	21	20	19	18	17	16
PPM_LOW							
R/W							
0h							
15	14	13	12	11	10	9	8
PPM_LOW							
R/W							
0h							
7	6	5	4	3	2	1	0
PPM_LOW							
R/W							
0h							

Table 5-865. CPSW_NC_CPTS_TS_GENF_PPM_LOW_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PPM_LOW	R/W	0h	GENFn PPM Low Value - The 64-bit PPM value takes effect when this low value is written. The high value should be written first.

5.1.2.433 CPSW_NC_CPTS_TS_GENF_PPM_HIGH_REG_J Register
5.1.2.433.1 CPSW_NC_CPTS_TS_GENF_PPM_HIGH_REG_J Register (Offset = 14h) [reset = 0h]

Time Stamp Generate Function PPM High Value

 Return to [Summary Table](#)
Table 5-866. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h + formula

Figure 5-433. CPSW_NC_CPTS_TS_GENF_PPM_HIGH_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PPM_HIGH	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PPM_HIGH							
R/W							
0h							

Table 5-867. CPSW_NC_CPTS_TS_GENF_PPM_HIGH_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PPM_HIGH	R/W	0h	GENFn PPM High Value - This value should be written first (before the low value is written).

5.1.2.434 CPSW_NC_CPTS_TS_GENF_NUDGE_REG_J Register

5.1.2.434.1 CPSW_NC_CPTS_TS_GENF_NUDGE_REG_J Register (Offset = 18h) [reset = 0h]

Time Stamp Generate Function Nudge Value

Return to [Summary Table](#)

Table 5-868. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h + formula

Figure 5-434. CPSW_NC_CPTS_TS_GENF_NUDGE_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
NUDGE							
R/W							
0h							

Table 5-869. CPSW_NC_CPTS_TS_GENF_NUDGE_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	NUDGE	R/W	0h	GENFn Nudge Value - This two's complement number is added to the generate counter value to increase or decrease the length by the ts_genfN_nudge amount. Only a single high or low time is adjusted and the ts_genfN_nudge value is cleared to zero when the nudge has occurred.

5.1.2.435 CPSW_NC_CPTS_TS_ESTF_COMP_LOW_REG_J Register
5.1.2.435.1 CPSW_NC_CPTS_TS_ESTF_COMP_LOW_REG_J Register (Offset = 0h) [reset = 0h]

Time Stamp ESTF Generate Function Comparison Low Value

 Return to [Summary Table](#)
Table 5-870. Instance Table

Instance Name	Physical Address
CPSW0	5280 0000h + formula

Figure 5-435. CPSW_NC_CPTS_TS_ESTF_COMP_LOW_REG_J Name Register

31	30	29	28	27	26	25	24
COMP_LOW							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP_LOW							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP_LOW							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP_LOW							
R/W							
0h							

Table 5-871. CPSW_NC_CPTS_TS_ESTF_COMP_LOW_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP_LOW	R/W	0h	ESTFn comparison value lower 32-bits. This value should be written after the upper 32-bits. The ts_ESTFn_comp high and low should only be written when the ts_ESTFn_length value is zero.

5.1.2.436 CPSW_NC_CPTS_TS_ESTF_COMP_HIGH_REG_J Register

5.1.2.436.1 CPSW_NC_CPTS_TS_ESTF_COMP_HIGH_REG_J Register (Offset = 4h) [reset = 0h]

Time Stamp ESTF Generate Function Comparison high Value

Return to [Summary Table](#)

Table 5-872. Instance Table

Instance Name	Physical Address
CPSW0	5280 0004h + formula

Figure 5-436. CPSW_NC_CPTS_TS_ESTF_COMP_HIGH_REG_J Name Register

31	30	29	28	27	26	25	24
COMP_HIGH							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP_HIGH							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP_HIGH							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP_HIGH							
R/W							
0h							

Table 5-873. CPSW_NC_CPTS_TS_ESTF_COMP_HIGH_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP_HIGH	R/W	0h	ESTFn comparison value upper 32-bits. This value should be written before the lower 32-bits are written. The ts_ESTFn_comp high and low should only be written when the ts_ESTFn_length value is zero.

5.1.2.437 CPSW_NC_CPTS_TS_ESTF_CONTROL_REG_J Register
5.1.2.437.1 CPSW_NC_CPTS_TS_ESTF_CONTROL_REG_J Register (Offset = 8h) [reset = 0h]

Time Stamp ESTF Generate Function Control

 Return to [Summary Table](#)
Table 5-874. Instance Table

Instance Name	Physical Address
CPSW0	5280 0008h + formula

Figure 5-437. CPSW_NC_CPTS_TS_ESTF_CONTROL_REG_J Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED						PPM_DIR	POLARITY_INV		
NONE						R/W	R/W		
0h						0h	0h		

Table 5-875. CPSW_NC_CPTS_TS_ESTF_CONTROL_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	PPM_DIR	R/W	0h	Generate function N PPM direction - 0 - A single RCLK is added to the generate function counter at the PPM rate which has the effect of decreasing the generate function frequency by the PPM amount. 1 - A single RCLK is subtracted from the generate function counter at the PPM rate which has the effect of increasing the generate function frequency by the PPM amount.
0	POLARITY_INV	R/W	0h	Generate function N Polarity - 0 - The output TS_ESTFn signal asserts low. 1 - The output TS_ESTFn signal asserts high.

5.1.2.438 CPSW_NC_CPTS_TS_ESTF_LENGTH_REG_J Register

5.1.2.438.1 CPSW_NC_CPTS_TS_ESTF_LENGTH_REG_J Register (Offset = Ch) [reset = 0h]

Time Stamp ESTF Generate Function Length Value

Return to [Summary Table](#)

Table 5-876. Instance Table

Instance Name	Physical Address
CPSW0	5280 000Ch + formula

Figure 5-438. CPSW_NC_CPTS_TS_ESTF_LENGTH_REG_J Name Register

31	30	29	28	27	26	25	24
LENGTH							
R/W							
0h							
23	22	21	20	19	18	17	16
LENGTH							
R/W							
0h							
15	14	13	12	11	10	9	8
LENGTH							
R/W							
0h							
7	6	5	4	3	2	1	0
LENGTH							
R/W							
0h							

Table 5-877. CPSW_NC_CPTS_TS_ESTF_LENGTH_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LENGTH	R/W	0h	ESTFn length - The minimum operational value is decimal 5. Note: Software is advised to write and then read the comparison value before writing a non-zero value to the genf length to ensure that the comparison value is synchronized across the boundary before the length.

5.1.2.439 CPSW_NC_CPTS_TS_ESTF_PPM_LOW_REG_J Register
5.1.2.439.1 CPSW_NC_CPTS_TS_ESTF_PPM_LOW_REG_J Register (Offset = 10h) [reset = 0h]

Time Stamp ESTF Generate Function PPM Low Value

 Return to [Summary Table](#)
Table 5-878. Instance Table

Instance Name	Physical Address
CPSW0	5280 0010h + formula

Figure 5-439. CPSW_NC_CPTS_TS_ESTF_PPM_LOW_REG_J Name Register

31	30	29	28	27	26	25	24
PPM_LOW							
R/W							
0h							
23	22	21	20	19	18	17	16
PPM_LOW							
R/W							
0h							
15	14	13	12	11	10	9	8
PPM_LOW							
R/W							
0h							
7	6	5	4	3	2	1	0
PPM_LOW							
R/W							
0h							

Table 5-879. CPSW_NC_CPTS_TS_ESTF_PPM_LOW_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PPM_LOW	R/W	0h	ESTFn PPM Low Value - The 64-bit PPM value takes effect when this low value is written. The high value should be written first.

5.1.2.440 CPSW_NC_CPTS_TS_ESTF_PPM_HIGH_REG_J Register

5.1.2.440.1 CPSW_NC_CPTS_TS_ESTF_PPM_HIGH_REG_J Register (Offset = 14h) [reset = 0h]

Time Stamp ESTF Generate Function PPM High Value

Return to [Summary Table](#)

Table 5-880. Instance Table

Instance Name	Physical Address
CPSW0	5280 0014h + formula

Figure 5-440. CPSW_NC_CPTS_TS_ESTF_PPM_HIGH_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						PPM_HIGH	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
PPM_HIGH							
R/W							
0h							

Table 5-881. CPSW_NC_CPTS_TS_ESTF_PPM_HIGH_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	PPM_HIGH	R/W	0h	ESTFn PPM High Value - This value should be written first (before the low value is written).

5.1.2.441 CPSW_NC_CPTS_TS_ESTF_NUDGE_REG_J Register
5.1.2.441.1 CPSW_NC_CPTS_TS_ESTF_NUDGE_REG_J Register (Offset = 18h) [reset = 0h]

Time Stamp ESTF Generate Function Nudge Value

 Return to [Summary Table](#)
Table 5-882. Instance Table

Instance Name	Physical Address
CPSW0	5280 0018h + formula

Figure 5-441. CPSW_NC_CPTS_TS_ESTF_NUDGE_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
NUDGE							
R/W							
0h							

Table 5-883. CPSW_NC_CPTS_TS_ESTF_NUDGE_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	NUDGE	R/W	0h	ESTF _n Nudge Value - This two's complement number is added to the generate counter value to increase or decrease the length by the ts_estf _n _nudge amount. Only a single high or low time is adjusted and the ts_estf _n _nudge value is cleared to zero when the nudge has occurred.

5.2 ESM

ESM

5.2.1 ESM Summaries

ESM Summaries

Table 5-884. ESM Registers, Base Address=52D0 0000h, Length=2048

Offset	Length	Register Name	ESM0 Physical Address
0h	32	ESM_PID	52D0 0000h
4h	32	ESM_INFO	52D0 0004h
8h	32	ESM_EN	52D0 0008h
Ch	32	ESM_SFT_RST	52D0 000Ch
10h	32	ESM_ERR_RAW	52D0 0010h
14h	32	ESM_ERR_STS	52D0 0014h
18h	32	ESM_ERR_EN_SET	52D0 0018h
1Ch	32	ESM_ERR_EN_CLR	52D0 001Ch
20h	32	ESM_LOW_PRI	52D0 0020h
24h	32	ESM_HI_PRI	52D0 0024h
28h	32	ESM_LOW	52D0 0028h
2Ch	32	ESM_HI	52D0 002Ch
30h	32	ESM_EOI	52D0 0030h
40h	32	ESM_PIN_CTRL	52D0 0040h
44h	32	ESM_PIN_STS	52D0 0044h
48h	32	ESM_PIN_CNTR	52D0 0048h
4Ch	32	ESM_PIN_CNTR_PRE	52D0 004Ch
50h	32	ESM_PWMH_PIN_CNTR	52D0 0050h
54h	32	ESM_PWMH_PIN_CNTR_PRE	52D0 0054h
58h	32	ESM_PWML_PIN_CNTR	52D0 0058h
5Ch	32	ESM_PWML_PIN_CNTR_PRE	52D0 005Ch
60h	32	ESM_CRIT_DELAY_CNTR	52D0 0060h
64h	32	ESM_CRIT_DELAY_CNTR_PRE	52D0 0064h
80h	32	ESM_HI_PRI_WD_CFG	52D0 0080h
84h	32	ESM_HI_PRI_WD_CNTR	52D0 0084h
88h	32	ESM_HI_PRI_WD_CNTR_PRE	52D0 0088h
8Ch	32	ESM_HI_PRI_WD_INTR_SET	52D0 008Ch
90h	32	ESM_HI_PRI_WD_INTR_CLR	52D0 0090h
A0h	32	ESM_ERRPIN_MON_CFG	52D0 00A0h
A4h	32	ESM_ERRPIN_MON_INTR_SET	52D0 00A4h
A8h	32	ESM_ERRPIN_MON_INTR_CLR	52D0 00A8h
100h	32	ESM_GROUP_N_LOCK	52D0 0100h
104h	32	ESM_GROUP_N_COMMIT	52D0 0104h
110h	32	ESM_ERR_PIN_INFLUENCE_LOCK	52D0 0110h
114h	32	ESM_ERR_PIN_INFLUENCE_COMMIT	52D0 0114h
118h	32	ESM_CRI_PRI_INFLUENCE_LOCK	52D0 0118h
11Ch	32	ESM_CRI_PRI_INFLUENCE_COMMIT	52D0 011Ch
120h	32	ESM_MMR_CONFIG_LOCK	52D0 0120h
124h	32	ESM_MMR_CONFIG_COMMIT	52D0 0124h

Table 5-884. ESM Registers, Base Address=52D0 0000h, Length=2048 (continued)

Offset	Length	Register Name	ESM0 Physical Address
0h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_RAW_J	52D0 0000h + formula
4h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_STS_J	52D0 0004h + formula
8h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_SET_J	52D0 0008h + formula
Ch	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_CLR_J	52D0 000Ch + formula
10h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INT_PRIO_J	52D0 0010h + formula
14h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_SET_J	52D0 0014h + formula
18h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_CLR_J	52D0 0018h + formula
0h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_SET_J	52D0 0000h + formula
4h	32	ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_CLR_J	52D0 0004h + formula

5.2.2 ESM Registers

ESM Registers

5.2.2.1 ESM_PID Register

5.2.2.1.1 ESM_PID Register (Offset = 0h) [reset = 6FE05900h]

The Revision Register contains the major and minor revisions for the module.

Return to [Summary Table](#)

Table 5-885. Instance Table

Instance Name	Physical Address
ESM0	52D0 0000h

Figure 5-442. ESM_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNC			
R		R		R			
1h		2h		FE0h			
23	22	21	20	19	18	17	16
FUNC							
R							
FE0h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
Bh				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 5-886. ESM_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	FUNC	R	FE0h	Module ID
15:11	RTL	R	Bh	RTL revision. Will vary depending on release.
10:8	MAJOR	R	1h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	0h	Minor revision

5.2.2.2 ESM_INFO Register

5.2.2.2.1 ESM_INFO Register (Offset = 4h) [reset = 103h]

The Info Register gives the configuration Information of this ESM.

Return to [Summary Table](#)

Table 5-887. Instance Table

Instance Name	Physical Address
ESM0	52D0 0004h

Figure 5-443. ESM_INFO Name Register

31	30	29	28	27	26	25	24
LAST_RESET	CRIT_INTR	CRIT_DELAY_CNTR_ERROR	RESERVED				
R	R	R	NONE				
0h	0h	0h	0h				
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
PULSE_GROUPS							
R							
1h							
7	6	5	4	3	2	1	0
GROUPS							
R							
3h							

Table 5-888. ESM_INFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31	LAST_RESET	R	0h	Indicates the Source of the last Reset
30	CRIT_INTR	R	0h	Indicates if the critical priority interrupt output has asserted
29	CRIT_DELAY_CNTR_ERROR	R	0h	Indicates if a bit error has occurred in the critical priority interrupt delay counter
28:16	RESERVED	NONE	0h	Reserved
15:8	PULSE_GROUPS	R	1h	Number of Pulse Error Groups
7:0	GROUPS	R	3h	Total number of Error Groups

5.2.2.3 ESM_EN Register

5.2.2.3.1 ESM_EN Register (Offset = 8h) [reset = 0h]

The Global Enable Register has the master interrupt mask.

Return to [Summary Table](#)

Table 5-889. Instance Table

Instance Name	Physical Address
ESM0	52D0 0008h

Figure 5-444. ESM_EN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				KEY			
NONE				R/W			
0h				0h			

Table 5-890. ESM_EN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	KEY	R/W	0h	Global Enable

5.2.2.4 ESM_SFT_RST Register

5.2.2.4.1 ESM_SFT_RST Register (Offset = Ch) [reset = 0h]

The Global Soft Reset Register controls the global clear for raw status and enables.

Return to [Summary Table](#)

Table 5-891. Instance Table

Instance Name	Physical Address
ESM0	52D0 000Ch

Figure 5-445. ESM_SFT_RST Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				KEY			
NONE				W			
0h				0h			

Table 5-892. ESM_SFT_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	KEY	W	0h	Global Soft Reset

5.2.2.5 ESM_ERR_RAW Register

5.2.2.5.1 ESM_ERR_RAW Register (Offset = 10h) [reset = 0h]

Raw Status/Set Register for Configuration Errors.

Return to [Summary Table](#)

Table 5-893. Instance Table

Instance Name	Physical Address
ESM0	52D0 0010h

Figure 5-446. ESM_ERR_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						STS	
NONE						R/W1TS	
0h						0h	

Table 5-894. ESM_ERR_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	STS	R/W1TS	0h	This is the raw status for config errors

5.2.2.6 ESM_ERR_STS Register

5.2.2.6.1 ESM_ERR_STS Register (Offset = 14h) [reset = 0h]

Config Error Enable and Clear Register.

Return to [Summary Table](#)

Table 5-895. Instance Table

Instance Name	Physical Address
ESM0	52D0 0014h

Figure 5-447. ESM_ERR_STS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						MSK	
NONE						RW1TC	
0h						0h	

Table 5-896. ESM_ERR_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSK	R/W1TC	0h	This is the masked status/clear for config errors

5.2.2.7 ESM_ERR_EN_SET Register

5.2.2.7.1 ESM_ERR_EN_SET Register (Offset = 18h) [reset = 0h]

Config Error Enable Set Register.

Return to [Summary Table](#)

Table 5-897. Instance Table

Instance Name	Physical Address
ESM0	52D0 0018h

Figure 5-448. ESM_ERR_EN_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						MSK	
NONE						R/W1TS	
0h						0h	

Table 5-898. ESM_ERR_EN_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSK	R/W1TS	0h	This is the mask enable set for config errors

5.2.2.8 ESM_ERR_EN_CLR Register

5.2.2.8.1 ESM_ERR_EN_CLR Register (Offset = 1Ch) [reset = 0h]

Config Error Interrupt Enabled Clear register.

Return to [Summary Table](#)

Table 5-899. Instance Table

Instance Name	Physical Address
ESM0	52D0 001Ch

Figure 5-449. ESM_ERR_EN_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						MSK	
NONE						RW1TC	
0h						0h	

Table 5-900. ESM_ERR_EN_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	NONE	0h	Reserved
2:0	MSK	RW1TC	0h	This is the mask enable clear for config errors

5.2.2.9 ESM_LOW_PRI Register

5.2.2.9.1 ESM_LOW_PRI Register (Offset = 20h) [reset = FFFFFFFh]

Shows which is the highest priority outstanding low priority interrupt.

Return to [Summary Table](#)

Table 5-901. Instance Table

Instance Name	Physical Address
ESM0	52D0 0020h

Figure 5-450. ESM_LOW_PRI Name Register

31	30	29	28	27	26	25	24
PLS							
R							
FFFFh							
23	22	21	20	19	18	17	16
PLS							
R							
FFFFh							
15	14	13	12	11	10	9	8
LVL							
R							
FFFFh							
7	6	5	4	3	2	1	0
LVL							
R							
FFFFh							

Table 5-902. ESM_LOW_PRI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PLS	R	FFFFh	This is the highest priority outstanding low priority pulse interrupt
15:0	LVL	R	FFFFh	This is the highest priority outstanding low priority level interrupt

5.2.2.10 ESM_HI_PRI Register

5.2.2.10.1 ESM_HI_PRI Register (Offset = 24h) [reset = FFFFFFFFh]

Shows which is the highest priority outstanding high priority interrupt.

Return to [Summary Table](#)

Table 5-903. Instance Table

Instance Name	Physical Address
ESM0	52D0 0024h

Figure 5-451. ESM_HI_PRI Name Register

31	30	29	28	27	26	25	24
PLS							
R							
FFFFFFh							
23	22	21	20	19	18	17	16
PLS							
R							
FFFFFFh							
15	14	13	12	11	10	9	8
LVL							
R							
FFFFFFh							
7	6	5	4	3	2	1	0
LVL							
R							
FFFFFFh							

Table 5-904. ESM_HI_PRI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	PLS	R	FFFFFFh	This is the highest priority outstanding high priority pulse interrupt
15:0	LVL	R	FFFFFFh	This is the highest priority outstanding high priority level interrupt

5.2.2.11 ESM_LOW Register

5.2.2.11.1 ESM_LOW Register (Offset = 28h) [reset = 0h]

Shows which groups have outstanding low priority interrupts.

Return to [Summary Table](#)

Table 5-905. Instance Table

Instance Name	Physical Address
ESM0	52D0 0028h

Figure 5-452. ESM_LOW Name Register

31	30	29	28	27	26	25	24
STS							
R							
0h							
23	22	21	20	19	18	17	16
STS							
R							
0h							
15	14	13	12	11	10	9	8
STS							
R							
0h							
7	6	5	4	3	2	1	0
STS							
R							
0h							

Table 5-906. ESM_LOW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R	0h	This is the raw status for config errors

5.2.2.12 ESM_HI Register

5.2.2.12.1 ESM_HI Register (Offset = 2Ch) [reset = 0h]

Shows which groups have outstanding high priority interrupts.

Return to [Summary Table](#)

Table 5-907. Instance Table

Instance Name	Physical Address
ESM0	52D0 002Ch

Figure 5-453. ESM_HI Name Register

31	30	29	28	27	26	25	24
STS							
R							
0h							
23	22	21	20	19	18	17	16
STS							
R							
0h							
15	14	13	12	11	10	9	8
STS							
R							
0h							
7	6	5	4	3	2	1	0
STS							
R							
0h							

Table 5-908. ESM_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R	0h	This is the raw status for config errors

5.2.2.13 ESM_EOI Register

5.2.2.13.1 ESM_EOI Register (Offset = 30h) [reset = 0h]

End of Interrupt Register.

Return to [Summary Table](#)

Table 5-909. Instance Table

Instance Name	Physical Address
ESM0	52D0 0030h

Figure 5-454. ESM_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						KEY	
NONE						W	
0h						0h	
7	6	5	4	3	2	1	0
KEY							
W							
0h							

Table 5-910. ESM_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	KEY	W	0h	This is the interrupt being serviced

5.2.2.14 ESM_PIN_CTRL Register

5.2.2.14.1 ESM_PIN_CTRL Register (Offset = 40h) [reset = 0h]

This register controls the error_pin_n output.

Return to [Summary Table](#)

Table 5-911. Instance Table

Instance Name	Physical Address
ESM0	52D0 0040h

Figure 5-455. ESM_PIN_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PWM_EN				KEY			
R/W				R/W			
0h				0h			

Table 5-912. ESM_PIN_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:4	PWM_EN	R/W	0h	PWM enable
3:0	KEY	R/W	0h	Pin Control Key

5.2.2.15 ESM_PIN_STS Register

5.2.2.15.1 ESM_PIN_STS Register (Offset = 44h) [reset = 0h]

This register reflects the status of the error_pin_n output.

Return to [Summary Table](#)

Table 5-913. Instance Table

Instance Name	Physical Address
ESM0	52D0 0044h

Figure 5-456. ESM_PIN_STS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							VAL
NONE							R
0h							0h

Table 5-914. ESM_PIN_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	VAL	R	0h	Value of the error_pin_n

5.2.2.16 ESM_PIN_CNTR Register

5.2.2.16.1 ESM_PIN_CNTR Register (Offset = 48h) [reset = 0h]

This register shows the current value of the error pin counter.

Return to [Summary Table](#)

Table 5-915. Instance Table

Instance Name	Physical Address
ESM0	52D0 0048h

Figure 5-457. ESM_PIN_CNTR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R							
0h							
15	14	13	12	11	10	9	8
COUNT							
R							
0h							
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 5-916. ESM_PIN_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R	0h	Current Counter Value

5.2.2.17 ESM_PIN_CNTR_PRE Register

5.2.2.17.1 ESM_PIN_CNTR_PRE Register (Offset = 4Ch) [reset = 0h]

This register contains the value that is loaded in to the Error Counter.

Return to [Summary Table](#)

Table 5-917. Instance Table

Instance Name	Physical Address
ESM0	52D0 004Ch

Figure 5-458. ESM_PIN_CNTR_PRE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-918. ESM_PIN_CNTR_PRE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R/W	0h	Counter Pre-Load Value

5.2.2.18 ESM_PWMH_PIN_CNTR Register

5.2.2.18.1 ESM_PWMH_PIN_CNTR Register (Offset = 50h) [reset = 0h]

This register shows the current value of the error pin PWM high counter.

Return to [Summary Table](#)

Table 5-919. Instance Table

Instance Name	Physical Address
ESM0	52D0 0050h

Figure 5-459. ESM_PWMH_PIN_CNTR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R							
0h							
15	14	13	12	11	10	9	8
COUNT							
R							
0h							
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 5-920. ESM_PWMH_PIN_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R	0h	Current Counter Value

5.2.2.19 ESM_PWMH_PIN_CNTR_PRE Register

5.2.2.19.1 ESM_PWMH_PIN_CNTR_PRE Register (Offset = 54h) [reset = 0h]

This register contains the value that is loaded in to the Error PWM High Counter.

Return to [Summary Table](#)

Table 5-921. Instance Table

Instance Name	Physical Address
ESM0	52D0 0054h

Figure 5-460. ESM_PWMH_PIN_CNTR_PRE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-922. ESM_PWMH_PIN_CNTR_PRE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R/W	0h	Counter Pre-Load Value

5.2.2.20 ESM_PWML_PIN_CNTR Register

5.2.2.20.1 ESM_PWML_PIN_CNTR Register (Offset = 58h) [reset = 0h]

This register shows the current value of the error pin PWM low counter.

Return to [Summary Table](#)

Table 5-923. Instance Table

Instance Name	Physical Address
ESM0	52D0 0058h

Figure 5-461. ESM_PWML_PIN_CNTR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R							
0h							
15	14	13	12	11	10	9	8
COUNT							
R							
0h							
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 5-924. ESM_PWML_PIN_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R	0h	Current Counter Value

5.2.2.21 ESM_PWML_PIN_CNTR_PRE Register

5.2.2.21.1 ESM_PWML_PIN_CNTR_PRE Register (Offset = 5Ch) [reset = 0h]

This register contains the value that is loaded in to the Error PWM Low Counter.

Return to [Summary Table](#)

Table 5-925. Instance Table

Instance Name	Physical Address
ESM0	52D0 005Ch

Figure 5-462. ESM_PWML_PIN_CNTR_PRE Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-926. ESM_PWML_PIN_CNTR_PRE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:0	COUNT	R/W	0h	Counter Pre-Load Value

5.2.2.22 ESM_CRIT_DELAY_CNTR Register
5.2.2.22.1 ESM_CRIT_DELAY_CNTR Register (Offset = 60h) [reset = 0h]

This register shows the current value of the Critical Priority Interrupt Delay Counter.

Return to [Summary Table](#)

Table 5-927. Instance Table

Instance Name	Physical Address
ESM0	52D0 0060h

Figure 5-463. ESM_CRIT_DELAY_CNTR Name Register

31	30	29	28	27	26	25	24
COUNT							
R							
0h							
23	22	21	20	19	18	17	16
COUNT							
R							
0h							
15	14	13	12	11	10	9	8
COUNT							
R							
0h							
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 5-928. ESM_CRIT_DELAY_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R	0h	Current Counter Value

5.2.2.23 ESM_CRIT_DELAY_CNTR_PRE Register

5.2.2.23.1 ESM_CRIT_DELAY_CNTR_PRE Register (Offset = 64h) [reset = 0h]

This register contains the value that is loaded into the Critical Priority Interrupt Delay Counter.

Return to [Summary Table](#)

Table 5-929. Instance Table

Instance Name	Physical Address
ESM0	52D0 0064h

Figure 5-464. ESM_CRIT_DELAY_CNTR_PRE Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-930. ESM_CRIT_DELAY_CNTR_PRE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Counter Pre-Load Value

5.2.2.24 ESM_HI_PRI_WD_CFG Register

5.2.2.24.1 ESM_HI_PRI_WD_CFG Register (Offset = 80h) [reset = 0h]

The High Priority Watchdog Config Register is used to enable or disable the High Priority Watchdog and its associated interrupt.

Return to [Summary Table](#)

Table 5-931. Instance Table

Instance Name	Physical Address
ESM0	52D0 0080h

Figure 5-465. ESM_HI_PRI_WD_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				WD_EN			
NONE				R/W			
0h				0h			

Table 5-932. ESM_HI_PRI_WD_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	WD_EN	R/W	0h	Enable field for the High Priority Watchdog. 0xA Enables the watchdog. All other values disable the watchdog

5.2.2.25 ESM_HI_PRI_WD_CNTR Register

5.2.2.25.1 ESM_HI_PRI_WD_CNTR Register (Offset = 84h) [reset = 0h]

The High Priority Watchdog Counter Register reflects the current value of the High Priority Watchdog Counter. When enabled, this counter will start decrementing (from the High Priority Pre-Load value) as soon as any of the enabled Errors associated with the High Priority Interrupt is active. This counter is reset by the warm reset.

Return to [Summary Table](#)

Table 5-933. Instance Table

Instance Name	Physical Address
ESM0	52D0 0084h

Figure 5-466. ESM_HI_PRI_WD_CNTR Name Register

31	30	29	28	27	26	25	24
COUNT							
R							
0h							
23	22	21	20	19	18	17	16
COUNT							
R							
0h							
15	14	13	12	11	10	9	8
COUNT							
R							
0h							
7	6	5	4	3	2	1	0
COUNT							
R							
0h							

Table 5-934. ESM_HI_PRI_WD_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R	0h	Current Counter Value

5.2.2.26 ESM_HI_PRI_WD_CNTR_PRE Register

5.2.2.26.1 ESM_HI_PRI_WD_CNTR_PRE Register (Offset = 88h) [reset = 0h]

The High Priority Watchdog Pre-Load Register reflects the value that is loaded into the High Priority Watchdog Counter Register.

Return to [Summary Table](#)

Table 5-935. Instance Table

Instance Name	Physical Address
ESM0	52D0 0088h

Figure 5-467. ESM_HI_PRI_WD_CNTR_PRE Name Register

31	30	29	28	27	26	25	24
COUNT							
R/W							
0h							
23	22	21	20	19	18	17	16
COUNT							
R/W							
0h							
15	14	13	12	11	10	9	8
COUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNT							
R/W							
0h							

Table 5-936. ESM_HI_PRI_WD_CNTR_PRE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COUNT	R/W	0h	Counter Pre-Load Value

5.2.2.27 ESM_HI_PRI_WD_INTR_SET Register

5.2.2.27.1 ESM_HI_PRI_WD_INTR_SET Register (Offset = 8Ch) [reset = 0h]

The High Priority Watchdog Status/Set Register indicates the status of the High Priority Watchdog Interrupt. This register is reset by the Power On Reset. A write to this register may allow software to set the interrupt output.

Return to [Summary Table](#)

Table 5-937. Instance Table

Instance Name	Physical Address
ESM0	52D0 008Ch

Figure 5-468. ESM_HI_PRI_WD_INTR_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							VAL
NONE							R/W1TS
0h							0h

Table 5-938. ESM_HI_PRI_WD_INTR_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	VAL	R/W1TS	0h	Read the current interrupt status. Write 1 to set the interrupt output

5.2.2.28 ESM_HI_PRI_WD_INTR_CLR Register

5.2.2.28.1 ESM_HI_PRI_WD_INTR_CLR Register (Offset = 90h) [reset = 0h]

The High Priority Watchdog Status/Clear Register indicates the status of the High Priority Watchdog Interrupt. This register is reset by the Power On Reset. A write to this register may allow software to temporarily clear the interrupt.

Return to [Summary Table](#)

Table 5-939. Instance Table

Instance Name	Physical Address
ESM0	52D0 0090h

Figure 5-469. ESM_HI_PRI_WD_INTR_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							VAL
NONE							R/W1TC
0h							0h

Table 5-940. ESM_HI_PRI_WD_INTR_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	VAL	R/W1TC	0h	Read the current interrupt status. Write 1 to clear the interrupt output. The interrupt will reassert if the conditions that triggered it persist

5.2.2.29 ESM_ERRPIN_MON_CFG Register

5.2.2.29.1 ESM_ERRPIN_MON_CFG Register (Offset = A0h) [reset = 0h]

The Error Pin Monitor Config Register is used to enable or disable the Error Pin Monitor and its associated interrupt.

Return to [Summary Table](#)

Table 5-941. Instance Table

Instance Name	Physical Address
ESM0	52D0 00A0h

Figure 5-470. ESM_ERRPIN_MON_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MON_EN			
NONE				R/W			
0h				0h			

Table 5-942. ESM_ERRPIN_MON_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	MON_EN	R/W	0h	Enable field for the Error Pin Monitor. 0xA Enables the monitor. All other values disable the monitor

5.2.2.30 ESM_ERRPIN_MON_INTR_SET Register

5.2.2.30.1 ESM_ERRPIN_MON_INTR_SET Register (Offset = A4h) [reset = 0h]

The Error Pin Monitor Interrupt Status/Set Register indicates the status of the Error Pin Monitor Interrupt. This register is reset by the Power On Reset. A write to this register may allow software to set the interrupt output.

Return to [Summary Table](#)

Table 5-943. Instance Table

Instance Name	Physical Address
ESM0	52D0 00A4h

Figure 5-471. ESM_ERRPIN_MON_INTR_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							VAL
NONE							R/W1TS
0h							0h

Table 5-944. ESM_ERRPIN_MON_INTR_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	VAL	R/W1TS	0h	Read the current interrupt status. Write 1 to set the interrupt output

5.2.2.31 ESM_ERRPIN_MON_INTR_CLR Register

5.2.2.31.1 ESM_ERRPIN_MON_INTR_CLR Register (Offset = A8h) [reset = 0h]

The Error Pin Monitor Status/Clear Register indicates the status of the Error Pin Monitor Interrupt. This register is reset by the Power On Reset. A write to this register may allow software to temporarily clear the interrupt.

Return to [Summary Table](#)

Table 5-945. Instance Table

Instance Name	Physical Address
ESM0	52D0 00A8h

Figure 5-472. ESM_ERRPIN_MON_INTR_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							VAL
NONE							R/W1TC
0h							0h

Table 5-946. ESM_ERRPIN_MON_INTR_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	VAL	R/W1TC	0h	Read the current interrupt status. Write 1 to clear the interrupt output. The interrupt will reassert if the conditions that triggered it persist

5.2.2.32 ESM_GROUP_N_LOCK Register

5.2.2.32.1 ESM_GROUP_N_LOCK Register (Offset = 100h) [reset = 0h]

The fields of the Group N Interrupt Lock Register lock the configuration for the associated Error Group N Interrupt Enable Set/Clear Registers and the Error Group N Interrupt Priority Register. This locks the associated enable and priority bits for each Group for Low and High Priority Interrupts. Locks may be written until the associated Commit MMR fields are set to 1. Once Lock is 1 and Commit is 1, the associated configuration may not be changed until reset.

Return to [Summary Table](#)

Table 5-947. Instance Table

Instance Name	Physical Address
ESM0	52D0 0100h

Figure 5-473. ESM_GROUP_N_LOCK Name Register

31	30	29	28	27	26	25	24
LOCK							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK							
R/W							
0h							

Table 5-948. ESM_GROUP_N_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK	R/W	0h	Each bit lock[N] bit will lock the associated masking MMRs associated with Group N. These are: Error Group N Interrupt Enabled Set Register, Error Group N Interrupt Enabled Clear Register, Error Group N Interrupt Priority Register

5.2.2.33 ESM_GROUP_N_COMMIT Register

5.2.2.33.1 ESM_GROUP_N_COMMIT Register (Offset = 104h) [reset = 0h]

The fields of the Group N Interrupt Commit Register commit the lock configuration for the associated Group N Interrupt Lock Register. This prevents the Locks in the Group N Interrupt Lock Register from changing. Once Commit is 1, the associated Lock and Commit may not be changed until reset.

Return to [Summary Table](#)

Table 5-949. Instance Table

Instance Name	Physical Address
ESM0	52D0 0104h

Figure 5-474. ESM_GROUP_N_COMMIT Name Register

31	30	29	28	27	26	25	24
COMMIT							
R/W							
0h							
23	22	21	20	19	18	17	16
COMMIT							
R/W							
0h							
15	14	13	12	11	10	9	8
COMMIT							
R/W							
0h							
7	6	5	4	3	2	1	0
COMMIT							
R/W							
0h							

Table 5-950. ESM_GROUP_N_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMMIT	R/W	0h	Each bit commit[N] bit will commit the lock configuration for the corresponding bit in the Group N Interrupt Lock Register.

5.2.2.34 ESM_ERR_PIN_INFLUENCE_LOCK Register

5.2.2.34.1 ESM_ERR_PIN_INFLUENCE_LOCK Register (Offset = 110h) [reset = 0h]

The fields of the Error Pin Influence Lock Register lock the Error Pin Influence configuration for the associated Error Groups. Locks may be written until the associated Commit MMR fields are set to 1. Once Lock is 1 and Commit is 1, the associated configuration may not be changed until reset.

Return to [Summary Table](#)

Table 5-951. Instance Table

Instance Name	Physical Address
ESM0	52D0 0110h

Figure 5-475. ESM_ERR_PIN_INFLUENCE_LOCK Name Register

31	30	29	28	27	26	25	24
LOCK							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK							
R/W							
0h							

Table 5-952. ESM_ERR_PIN_INFLUENCE_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK	R/W	0h	Each bit lock[N] bit will lock the associated masking MMRs associated with Group N. These are: Error Group N Error Pin Influence Set Register, Error Group N Error Pin Influence Clear Register

5.2.2.35 ESM_ERR_PIN_INFLUENCE_COMMIT Register

5.2.2.35.1 ESM_ERR_PIN_INFLUENCE_COMMIT Register (Offset = 114h) [reset = 0h]

The fields of the Error Pin Influence Commit Register commit the lock configuration for the associated Error Groups. This prevents the Locks in the Error Pin Influence Lock Register from changing. Once Commit is 1, the associated Lock and Commit may not be changed until reset.

Return to [Summary Table](#)

Table 5-953. Instance Table

Instance Name	Physical Address
ESM0	52D0 0114h

Figure 5-476. ESM_ERR_PIN_INFLUENCE_COMMIT Name Register

31	30	29	28	27	26	25	24
COMMIT							
R/W							
0h							
23	22	21	20	19	18	17	16
COMMIT							
R/W							
0h							
15	14	13	12	11	10	9	8
COMMIT							
R/W							
0h							
7	6	5	4	3	2	1	0
COMMIT							
R/W							
0h							

Table 5-954. ESM_ERR_PIN_INFLUENCE_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMMIT	R/W	0h	Each bit commit[N] bit will commit the lock configuration for the corresponding bit in the Error Pin Influence Lock Register.

5.2.2.36 ESM_CRI_PRI_INFLUENCE_LOCK Register

5.2.2.36.1 ESM_CRI_PRI_INFLUENCE_LOCK Register (Offset = 118h) [reset = 0h]

The fields of the Critical Priority Interrupt Influence Lock Register lock the Critical Priority Interrupt Influence configuration for the associated Error Groups. Locks may be written until the associated Commit MMR fields are set to 1. Once Lock is 1 and Commit is 1, the associated configuration may not be changed until reset.

Return to [Summary Table](#)

Table 5-955. Instance Table

Instance Name	Physical Address
ESM0	52D0 0118h

Figure 5-477. ESM_CRI_PRI_INFLUENCE_LOCK Name Register

31	30	29	28	27	26	25	24
LOCK							
R/W							
0h							
23	22	21	20	19	18	17	16
LOCK							
R/W							
0h							
15	14	13	12	11	10	9	8
LOCK							
R/W							
0h							
7	6	5	4	3	2	1	0
LOCK							
R/W							
0h							

Table 5-956. ESM_CRI_PRI_INFLUENCE_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LOCK	R/W	0h	Each bit lock[N] bit will lock the associated masking MMRs associated with Group N. These are: Error Group N Critical Priority Interrupt Influence Set Register, Error Group N Critical Priority Interrupt Influence Clear Register

5.2.2.37 ESM_CRI_PRI_INFLUENCE_COMMIT Register

5.2.2.37.1 ESM_CRI_PRI_INFLUENCE_COMMIT Register (Offset = 11Ch) [reset = 0h]

The fields of the Critical Priority Interrupt Influence Commit Register commit the lock configuration for the associated Error Groups. This prevents the Locks in the Critical Priority Interrupt Influence Lock Register from changing. Once Commit is 1, the associated Lock and Commit may not be changed until reset.

Return to [Summary Table](#)

Table 5-957. Instance Table

Instance Name	Physical Address
ESM0	52D0 011Ch

Figure 5-478. ESM_CRI_PRI_INFLUENCE_COMMIT Name Register

31	30	29	28	27	26	25	24
COMMIT							
R/W							
0h							
23	22	21	20	19	18	17	16
COMMIT							
R/W							
0h							
15	14	13	12	11	10	9	8
COMMIT							
R/W							
0h							
7	6	5	4	3	2	1	0
COMMIT							
R/W							
0h							

Table 5-958. ESM_CRI_PRI_INFLUENCE_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMMIT	R/W	0h	Each bit commit[N] bit will commit the lock configuration for the corresponding bit in the Critical Priority Interrupt Influence Lock Register.

5.2.2.38 ESM_MMR_CONFIG_LOCK Register

5.2.2.38.1 ESM_MMR_CONFIG_LOCK Register (Offset = 120h) [reset = 0h]

The fields of the MMR Config Lock Register lock the configuration for the associated MMRs. This prevents changes once the lock configuration is committed with the MMR Config Commit Register. Locks may be written until the associated Commit MMR fields are set to 1. Once Lock is 1 and Commit is 1, the associated configuration may not be changed until reset.

Return to [Summary Table](#)

Table 5-959. Instance Table

Instance Name	Physical Address
ESM0	52D0 0120h

Figure 5-479. ESM_MMR_CONFIG_LOCK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							GLOBEL_EN_L OCK
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED		GLOBAL_SOFT RST_LOCK	CFG_INTR_LO CK	CRIPRI_DELAY _LOCK	ERRPIN_LOCK	ERRPIN_MON_ LOCK	HI_PRI_WD_L OCK
NONE		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 5-960. ESM_MMR_CONFIG_LOCK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	GLOBEL_EN_LOCK	R/W	0h	Locks the Global Enable Register.
7:6	RESERVED	NONE	0h	Reserved
5	GLOBAL_SOFT_RST_LO CK	R/W	0h	Locks the Global Soft Reset Register.
4	CFG_INTR_LOCK	R/W	0h	Locks the Config Error Interrupt registers. These are: Config Error Interrupt Enabled Set Register, Config Error Interrupt Enabled Clear Register
3	CRIPRI_DELAY_LOCK	R/W	0h	Locks the Critical Priority Interrupt Delay Counter Pre-Load Register.
2	ERRPIN_LOCK	R/W	0h	Locks the Error Pin configuration registers. These are: Error Pin Control Register, Error Pin Counter Pre-Load Register, Error Pin PWM High Counter Pre-Load Register, Error Pin PWM Low Counter Pre-Load Register
1	ERRPIN_MON_LOCK	R/W	0h	Locks the Error Pin Monitor Config Register.
0	HI_PRI_WD_LOCK	R/W	0h	Locks the High Priority Watchdog configuration registers. These are: High Priority Watchdog Config Register, High Priority Watchdog Pre-Load Register.

5.2.2.39 ESM_MMR_CONFIG_COMMIT Register

5.2.2.39.1 ESM_MMR_CONFIG_COMMIT Register (Offset = 124h) [reset = 0h]

The fields of the MMR Config Commit Register commit the lock configuration for the associated MMR Config Lock MMR bits. This prevents the Locks in the MMR Config Lock Register from changing. Once Commit is 1, the associated Lock and Commit may not be changed until reset.

Return to [Summary Table](#)

Table 5-961. Instance Table

Instance Name	Physical Address
ESM0	52D0 0124h

Figure 5-480. ESM_MMR_CONFIG_COMMIT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							GLOBEL_EN_C OMMIT
NONE							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED		GLOBAL_SOFT _RST_COMMIT	CFG_INTR_CO MMIT	CRIPRI_DELAY _COMMIT	ERRPIN_COM MIT	ERRPIN_MON_ COMMIT	HI_PRI_WD_C OMMIT
NONE		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 5-962. ESM_MMR_CONFIG_COMMIT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	GLOBEL_EN_COMMIT	R/W	0h	Commits the lock for the Global Enable Register.
7:6	RESERVED	NONE	0h	Reserved
5	GLOBAL_SOFT_RST_COMMIT	R/W	0h	Commits the lock for the Global Soft Reset Register.
4	CFG_INTR_COMMIT	R/W	0h	Commits the lock for the Config Error Interrupt registers. These are: Config Error Interrupt Enabled Set Register, Config Error Interrupt Enabled Clear Register
3	CRIPRI_DELAY_COMMIT	R/W	0h	Commits the lock for the Critical Priority Interrupt Delay Counter Pre-Load Register.
2	ERRPIN_COMMIT	R/W	0h	Commits the lock for the Error Pin configuration registers. These are: Error Pin Control Register, Error Pin Counter Pre-Load Register, Error Pin PWM High Counter Pre-Load Register, Error Pin PWM Low Counter Pre-Load Register
1	ERRPIN_MON_COMMIT	R/W	0h	Commits the lock for the Error Pin Monitor Config Register.
0	HI_PRI_WD_COMMIT	R/W	0h	Commits the lock for the High Priority Watchdog configuration registers. These are: High Priority Watchdog Config Register, High Priority Watchdog Pre-Load Register.

5.2.2.40 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_RAW_J Register
5.2.2.40.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_RAW_J Register (Offset = 0h) [reset = 0h]

Raw Status/Set Register for Group A Errors

 Return to [Summary Table](#)
Table 5-963. Instance Table

Instance Name	Physical Address
ESM0	52D0 0000h + formula

Figure 5-481. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_RAW_J Name Register

31	30	29	28	27	26	25	24
STS							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
STS							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
STS							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
STS							
R/W1TS							
0h							

Table 5-964. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_RAW_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	STS	R/W1TS	0h	This is the raw status/set for errors Group A

5.2.2.41 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_STS_J Register

5.2.2.41.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_STS_J Register (Offset = 4h) [reset = 0h]

Error Enable and Clear Register

Return to [Summary Table](#)

Table 5-965. Instance Table

Instance Name	Physical Address
ESM0	52D0 0004h + formula

Figure 5-482. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_STS_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W1TC							
0h							

Table 5-966. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_STS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W1TC	0h	This is the masked status/clear for errors in Group A

5.2.2.42 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_SET_J Register
**5.2.2.42.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_SET_J Register (Offset = 8h)
[reset = 0h]**

Level Error Enable Set Register

 Return to [Summary Table](#)
Table 5-967. Instance Table

Instance Name	Physical Address
ESM0	52D0 0008h + formula

Figure 5-483. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_SET_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W1TS							
0h							

Table 5-968. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_SET_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W1TS	0h	This is the mask enable set for errors in Group A

5.2.2.43 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_CLR_J Register

5.2.2.43.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_CLR_J Register (Offset = Ch) [reset = 0h]

Level Error Interrupt Enabled Clear register

Return to [Summary Table](#)

Table 5-969. Instance Table

Instance Name	Physical Address
ESM0	52D0 000Ch + formula

Figure 5-484. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_CLR_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W1TC							
0h							

Table 5-970. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INTR_EN_CLR_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W1TC	0h	This is the mask enable clear for errors in Group A

5.2.2.44 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INT_PRIO_J Register

5.2.2.44.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INT_PRIO_J Register (Offset = 10h) [reset = 0h]

Level Error Interrupt Priority register

Return to [Summary Table](#)

Table 5-971. Instance Table

Instance Name	Physical Address
ESM0	52D0 0010h + formula

Figure 5-485. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INT_PRIO_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W							
0h							

Table 5-972. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_INT_PRIO_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W	0h	This is interrupt priority for errors in Group A

5.2.2.45 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_SET_J Register

5.2.2.45.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_SET_J Register (Offset = 14h) [reset = 0h]

Error Pin Enabled Set register

Return to [Summary Table](#)

Table 5-973. Instance Table

Instance Name	Physical Address
ESM0	52D0 0014h + formula

Figure 5-486. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_SET_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W1TS							
0h							

Table 5-974. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_SET_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W1TS	0h	This is the error pin influence enable set for errors in Group A

5.2.2.46 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_CLR_J Register

5.2.2.46.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_CLR_J Register (Offset = 18h) [reset = 0h]

Error Pin Enabled Clear register

Return to [Summary Table](#)

Table 5-975. Instance Table

Instance Name	Physical Address
ESM0	52D0 0018h + formula

Figure 5-487. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_CLR_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W1TC							
0h							

Table 5-976. ESM_PCR_GENERATED_MEMORY_MAP_ERR_GRP_PIN_EN_CLR_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W1TC	0h	This is the error pin influence enable clear for errors in Group A

5.2.2.47 ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_SET_J Register

5.2.2.47.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_SET_J Register (Offset = 0h) [reset = 0h]

Level Critical Priority Interrupt Enabled Clear register

Return to [Summary Table](#)

Table 5-977. Instance Table

Instance Name	Physical Address
ESM0	52D0 0000h + formula

Figure 5-488. ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_SET_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W1TS							
0h							

Table 5-978. ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_SET_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W1TS	0h	This is the critical priority interrupt influence enable set for errors in Group A

5.2.2.48 ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_CLR_J Register
5.2.2.48.1 ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_CLR_J Register (Offset = 4h) [reset = 0h]

Level Critical Priority Interrupt Enabled Clear register

 Return to [Summary Table](#)
Table 5-979. Instance Table

Instance Name	Physical Address
ESM0	52D0 0004h + formula

Figure 5-489. ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_CLR_J Name Register

31	30	29	28	27	26	25	24
MSK							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
MSK							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
MSK							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
MSK							
R/W1TC							
0h							

Table 5-980. ESM_PCR_GENERATED_MEMORY_MAP_ERR_EXT_GRP_CRIT_EN_CLR_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MSK	R/W1TC	0h	This is the critical priority interrupt influence enable clear for errors in Group A

5.3 OTTOCAL

OTTOCAL

5.3.1 OTTOCAL Summaries

OTTOCAL Summaries

Table 5-981. OTTOCAL Registers, Base Address=502E 0000h, Length=4096

Offset	Length	Register Name	OTTOCAL0 Physical Address	OTTOCAL1 Physical Address
42h	16	OTTOCAL_HRPWR	502E 0042h	502E 1042h
44h	16	OTTOCAL_HRCAL	502E 0044h	502E 1044h
46h	16	OTTOCAL_HRPRD	502E 0046h	502E 1046h
48h	16	OTTOCAL_HRCNT0	502E 0048h	502E 1048h
4Ah	16	OTTOCAL_HRCNT1	502E 004Ah	502E 104Ah
4Ch	16	OTTOCAL_HRMSTEP	502E 004Ch	502E 104Ch

5.3.2 OTTOCAL Registers

OTTOCAL Registers

5.3.2.1 OTTOCAL_HRPWR Register

5.3.2.1.1 OTTOCAL_HRPWR Register (Offset = 42h) [reset = 0h]

HRPWM Power Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Return to [Summary Table](#)

Table 5-982. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0042h
OTTOCAL1	502E 1042h

Figure 5-490. OTTOCAL_HRPWR Name Register

15	14	13	12	11	10	9	8
CALPWRON	RESERVED_1					CALSEL	
R/W	R					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
CALSEL		TESTSEL	CALSTS	CNTSEL	CALSTART	CALMODE	
R/W		R/W	R	R/W	R/W	R/W	
0h		0h	0h	0h	0h	0h	

Table 5-983. OTTOCAL_HRPWR Register Field Descriptions

Bit	Field	Type	Reset	Description
15	CALPWRON	R/W	0h	MEP Calibration Power Bits [only available on ePWM1] 0:Disables MEP calibration logic in the HRPWM and reduces power consumption. 1:Enables MEP calibration logic
14:10	RESERVED_1	R	0h	Reserved
9:6	CALSEL	R/W	0h	EPWM Delay Line Selection for Calibration:
5	TESTSEL	R/W	0h	Test Mode Select Bit: This bit selects if a dummy delay is added in Oscillator Calibration mode to help reducing frequency when small delays are used:
4	CALSTS	R	0h	Calibration Status Bit: This bit, when set to 1, indicates that calibration is in progress. It is set to 0 when:
3	CNTSEL	R/W	0h	Counter Select Bit: Functionality of this bit has changed. When HRCNT0 or HRCNT1 reaches 0xFFFF, both counters are frozen. This bit will have an effect on when calibration starts:
2	CALSTART	R/W	0h	Calibration Start/Stop Bit:
1:0	CALMODE	R/W	0h	Note: CALMODE bits in HRPWM Module. Not used here.

5.3.2.2 OTTOCAL_HRCAL Register

5.3.2.2.1 OTTOCAL_HRCAL Register (Offset = 44h) [reset = 0h]

HRPWM Calibration Register.

Return to [Summary Table](#)

Table 5-984. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0044h
OTTOCAL1	502E 1044h

Figure 5-491. OTTOCAL_HRCAL Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
HRCAL							
R/W							
0h							

Table 5-985. OTTOCAL_HRCAL Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:0	HRCAL	R/W	0h	These 8-bits are used to select the number of delay elements during oscillator calibration for the calibration delay line [DCAL] only. The user configures the desired delay and then initiates a calibration run. Based on the calibration run result, the delay is increased/decreased for the next calibration run.

5.3.2.3 OTTOCAL_HRPRD Register

5.3.2.3.1 OTTOCAL_HRPRD Register (Offset = 46h) [reset = 0h]

HRPWM Period Register.

Return to [Summary Table](#)

Table 5-986. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0046h
OTTOCAL1	502E 1046h

Figure 5-492. OTTOCAL_HRPRD Name Register

15	14	13	12	11	10	9	8
HRPRD							
R/W							
0h							
7	6	5	4	3	2	1	0
HRPRD							
R/W							
0h							

Table 5-987. OTTOCAL_HRPRD Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	HRPRD	R/W	0h	These 8-bits are used to select the number of delay elements during oscillator calibration for the calibration delay line [DCAL] only.

5.3.2.4 OTTOCAL_HRCNT0 Register

5.3.2.4.1 OTTOCAL_HRCNT0 Register (Offset = 48h) [reset = 0h]

HRPWM Counter 0 Register.

Return to [Summary Table](#)

Table 5-988. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 0048h
OTTOCAL1	502E 1048h

Figure 5-493. OTTOCAL_HRCNT0 Name Register

15	14	13	12	11	10	9	8
HRCNT0							
R/W							
0h							
7	6	5	4	3	2	1	0
HRCNT0							
R/W							
0h							

Table 5-989. OTTOCAL_HRCNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	HRCNT0	R/W	0h	The HRCNT0 counter increments on every ring oscillator clock pulse.

5.3.2.5 OTTOCAL_HRCNT1 Register

5.3.2.5.1 OTTOCAL_HRCNT1 Register (Offset = 4Ah) [reset = 0h]

HRPWM Counter 1 Register.

Return to [Summary Table](#)

Table 5-990. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 004Ah
OTTOCAL1	502E 104Ah

Figure 5-494. OTTOCAL_HRCNT1 Name Register

15	14	13	12	11	10	9	8
HRCNT1							
R/W							
0h							
7	6	5	4	3	2	1	0
HRCNT1							
R/W							
0h							

Table 5-991. OTTOCAL_HRCNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	HRCNT1	R/W	0h	The HRCNT1 counter increments on every system clock pulse.

5.3.2.6 OTTOCAL_HRMSTEP Register

5.3.2.6.1 OTTOCAL_HRMSTEP Register (Offset = 4Ch) [reset = 0h]

HRPWM MEP Step Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

Return to [Summary Table](#)

Table 5-992. Instance Table

Instance Name	Physical Address
OTTOCAL0	502E 004Ch
OTTOCAL1	502E 104Ch

Figure 5-495. OTTOCAL_HRMSTEP Name Register

15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
HRMSTEP							
R/W							
0h							

Table 5-993. OTTOCAL_HRMSTEP Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	RESERVED_1	R	0h	Reserved
7:0	HRMSTEP	R/W	0h	High Resolution MEP Step When auto-conversion is enabled [HRCNFG[AUTOCONV] = 1], This 8-bit field contains the MEP_ScaleFactor [number of MEP steps per coarse steps] used by the hardware to automatically convert the value in the CMPAHR, CMPBHR, DBFEDHR, DBREDHR, TBPHSHR, or TBPRDHR register to a scaled micro-edge delay on the high-resolution ePWM output. The value in this register is written by the SFO calibration software at the end of each calibration run.

5.4 DCC

DCC

5.4.1 DCC Summaries

DCC Summaries

Table 5-994. MSS_DCC Registers, Base Address=52B0 0000h, Length=64

Offset	Length	Register Name	DCC0 Physical Address	DCC1 Physical Address	DCC2 Physical Address
0h	32	MSS_DCC_DCCGCTRL	52B0 0000h	52B0 1000h	52B0 2000h
4h	32	MSS_DCC_DCCREV	52B0 0004h	52B0 1004h	52B0 2004h
8h	32	MSS_DCC_DCCCNTSEED0	52B0 0008h	52B0 1008h	52B0 2008h
Ch	32	MSS_DCC_DCCVALIDSEED0	52B0 000Ch	52B0 100Ch	52B0 200Ch
10h	32	MSS_DCC_DCCCNTSEED1	52B0 0010h	52B0 1010h	52B0 2010h
14h	32	MSS_DCC_DCCSTATUS	52B0 0014h	52B0 1014h	52B0 2014h
18h	32	MSS_DCC_DCCCNT0	52B0 0018h	52B0 1018h	52B0 2018h
1Ch	32	MSS_DCC_DCCVALID0	52B0 001Ch	52B0 101Ch	52B0 201Ch
20h	32	MSS_DCC_DCCCNT1	52B0 0020h	52B0 1020h	52B0 2020h
24h	32	MSS_DCC_DCCCLKSRC1	52B0 0024h	52B0 1024h	52B0 2024h
28h	32	MSS_DCC_DCCCLKSRC0	52B0 0028h	52B0 1028h	52B0 2028h
2Ch	32	MSS_DCC_DCCGCTRL2	52B0 002Ch	52B0 102Ch	52B0 202Ch
30h	32	MSS_DCC_DCCSTATUS2	52B0 0030h	52B0 1030h	52B0 2030h
34h	32	MSS_DCC_DCCERRCNT	52B0 0034h	52B0 1034h	52B0 2034h

Table 5-995. MSS_DCC Registers, Base Address=52B0 0000h, Length=64

Offset	Length	Register Name	DCC3 Physical Address
0h	32	MSS_DCC_DCCGCTRL	52B0 3000h
4h	32	MSS_DCC_DCCREV	52B0 3004h
8h	32	MSS_DCC_DCCCNTSEED0	52B0 3008h
Ch	32	MSS_DCC_DCCVALIDSEED0	52B0 300Ch
10h	32	MSS_DCC_DCCCNTSEED1	52B0 3010h
14h	32	MSS_DCC_DCCSTATUS	52B0 3014h
18h	32	MSS_DCC_DCCCNT0	52B0 3018h
1Ch	32	MSS_DCC_DCCVALID0	52B0 301Ch
20h	32	MSS_DCC_DCCCNT1	52B0 3020h
24h	32	MSS_DCC_DCCCLKSRC1	52B0 3024h
28h	32	MSS_DCC_DCCCLKSRC0	52B0 3028h
2Ch	32	MSS_DCC_DCCGCTRL2	52B0 302Ch
30h	32	MSS_DCC_DCCSTATUS2	52B0 3030h
34h	32	MSS_DCC_DCCERRCNT	52B0 3034h

5.4.2 DCC Registers

DCC Registers

5.4.2.1 MSS_DCC_DCCGCTRL Register

5.4.2.1.1 MSS_DCC_DCCGCTRL Register (Offset = 0h) [reset = 5555h]

Starts / stops the counters. Clears the error signal.

Return to [Summary Table](#)

Table 5-996. Instance Table

Instance Name	Physical Address
DCC0	52B0 0000h
DCC1	52B0 1000h
DCC2	52B0 2000h
DCC3	52B0 3000h

Figure 5-496. MSS_DCC_DCCGCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
DONEENA				SINGLESHOT			
R/W				R/W			
5h				5h			
7	6	5	4	3	2	1	0
ERRENA				DCCENA			
R/W				R/W			
5h				5h			

Table 5-997. MSS_DCC_DCCGCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	DONEENA	R/W	5h	The DONEENA bit enables/disables the done interrupt signal, but has no effect on the done status flag in DCCSTAT register. User, privilege, and debug mode (read): 0101= the done signal is disabled others = the done signal is enabled Privilege and debug mode (write): 0101= Disable done signal generation others 1010 = Enable done signal generation. It is recommended to write 1010 to enable each feature to avoid single soft errors.
11:8	SINGLESHOT	R/W	5h	The SINGLESHOT bit enables/disables repetitive operation of the DCC. User, privilege, and debug mode (read): 1010= stop counting when counter0 and valid0 both reach zero 1011= stop counting when counter1 reaches zero others = continuously repeat (until error) Privilege and debug mode (write): 1010= stop counting when counter0 and valid0 both reach zero 1011= stop counting when counter1 reaches zero others = continuously repeat (until error)

Table 5-997. MSS_DCC_DCCGCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:4	ERRENA	R/W	5h	The ERRENA bit enables/disables the error signal. User, privilege, and debug mode (read): 0101= the error signal is disabled others = the error signal is enabled Privilege and debug mode (write): 0101= disable error signal generation others 1010 = enable error signal generation. It is recommended to write 1010 to enable each feature to avoid single soft errors.
3:0	DCCENA	R/W	5h	The DCCENA bit starts and stops the operation of the dcc. User, privilege, and debug mode (read): 0101= counters are stopped others = counters are running Privilege and debug mode (write): 0101= stop counters and error-checking others 1010 = load the counters with their seed values and begin counting. It is recommended to write 1010 to enable each feature to avoid single soft errors.

5.4.2.2 MSS_DCC_DCCREV Register

5.4.2.2.1 MSS_DCC_DCCREV Register (Offset = 4h) [reset = 40010B00h]

Specifies the module version.

Return to [Summary Table](#)

Table 5-998. Instance Table

Instance Name	Physical Address
DCC0	52B0 0004h
DCC1	52B0 1004h
DCC2	52B0 2004h
DCC3	52B0 3004h

Figure 5-497. MSS_DCC_DCCREV Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED			FUNC		
R		NONE			R		
1h		0h			1h		
23	22	21	20	19	18	17	16
FUNC							
R							
1h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
1h				3h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 5-999. MSS_DCC_DCCREV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	User, privilege, and debug mode (read): Returns 01. Privilege and debug mode (write): Writes have no effect.
29:28	RESERVED	NONE	0h	Reserved
27:16	FUNC	R	1h	Reflects software-compatibility. If there is no level of software compatibility, a unique func number is assigned; for compatible modules, the same number is maintained. User, privilege, and debug mode (read): 0x0 Privilege and debug mode (write): Writes have no effect.
15:11	RTL	R	1h	Incremented for releases due to spec changes or post-release design changes. Reset to 0 when either MAJOR or MINOR is incremented. User, privilege, and debug mode (read): 0x1 Privilege and debug mode (write): Writes have no effect.
10:8	MAJOR	R	3h	Represents major changes to the module (e.g. entirely new features are added/changed). The major revision number for this module. User, privilege, and debug mode (read): 0x2 Privilege and debug mode (write): Writes have no effect.
7:6	CUSTOM	R	0h	Indicates a special version of the module. May not be supported by standard software. User, privilege, and debug mode (read): 0x0 Privilege and debug mode (write): Writes have no effect.

Table 5-999. MSS_DCC_DCCREV Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	MINOR	R	0h	Represents minor changes to the module (e.g. enhancements to existing features). The minor revision number for this module. User, privilege, and debug mode (read): 0x4 Privilege and debug mode (write): Writes have no effect.

5.4.2.3 MSS_DCC_DCCNTSEED0 Register

5.4.2.3.1 MSS_DCC_DCCNTSEED0 Register (Offset = 8h) [reset = 0h]

Seed value for the counter attached to clock source 0

Return to [Summary Table](#)

Table 5-1000. Instance Table

Instance Name	Physical Address
DCC0	52B0 0008h
DCC1	52B0 1008h
DCC2	52B0 2008h
DCC3	52B0 3008h

Figure 5-498. MSS_DCC_DCCNTSEED0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				COUNTSEED0			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
COUNTSEED0							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNTSEED0							
R/W							
0h							

Table 5-1001. MSS_DCC_DCCNTSEED0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	COUNTSEED0	R/W	0h	<p>This field contains the seed value that gets loaded into counter 0 (clock source 0).</p> <p>User, privilege, and debug mode (read): Returns the current seed value for counter 0.</p> <p>Privilege and debug mode (write): Sets the current seed value for counter 0.</p> <p>NOTE - Operating the DCC with 0 in the COUNTSEED0 register will result in undefined operation.</p> <p>NOTE: Operating the DCC with 0 in the COUNTSEED0 register will result in undefined operation.</p>

5.4.2.4 MSS_DCC_DCCVALIDSEED0 Register

5.4.2.4.1 MSS_DCC_DCCVALIDSEED0 Register (Offset = Ch) [reset = 0h]

Seed value for the timeout counter attached to clock source 0.

Return to [Summary Table](#)

Table 5-1002. Instance Table

Instance Name	Physical Address
DCC0	52B0 000Ch
DCC1	52B0 100Ch
DCC2	52B0 200Ch
DCC3	52B0 300Ch

Figure 5-499. MSS_DCC_DCCVALIDSEED0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
VALIDSEED0							
R/W							
0h							
7	6	5	4	3	2	1	0
VALIDSEED0							
R/W							
0h							

Table 5-1003. MSS_DCC_DCCVALIDSEED0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	VALIDSEED0	R/W	0h	<p>This field contains the seed value that gets loaded into the valid duration counter for clock source 0.</p> <p>User, privilege, and debug mode (read): Returns the current seed value for VALID0.</p> <p>Privilege and debug mode (write): Sets the current seed value for VALID0.</p> <p>NOTE - Operating the DCC with 0 in the VALIDSEED0 register will result in undefined operation. VALID0 defines a window in which COUNT1 expires. This window is meant to be at least four cycles wide. Do not program a value less than 4 into the VALID0 register.</p> <p>NOTE: Operating the DCC with 0 in the VALIDSEED0 register will result in undefined operation. VALID0 defines a window in which COUNT1 expires. This window is meant to be at least four cycles wide. Do not program a value less than 4 into the VALID0 register.</p>

5.4.2.5 MSS_DCC_DCCNTSEED1 Register

5.4.2.5.1 MSS_DCC_DCCNTSEED1 Register (Offset = 10h) [reset = 0h]

Seed value for the counter attached to clock source 1.

Return to [Summary Table](#)

Table 5-1004. Instance Table

Instance Name	Physical Address
DCC0	52B0 0010h
DCC1	52B0 1010h
DCC2	52B0 2010h
DCC3	52B0 3010h

Figure 5-500. MSS_DCC_DCCNTSEED1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				COUNTSEED1			
NONE				R/W			
0h				0h			
15	14	13	12	11	10	9	8
COUNTSEED1							
R/W							
0h							
7	6	5	4	3	2	1	0
COUNTSEED1							
R/W							
0h							

Table 5-1005. MSS_DCC_DCCNTSEED1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	COUNTSEED1	R/W	0h	<p>This field contains the seed value that gets loaded into counter 1 (clock source 1).</p> <p>User, privilege, and debug mode (read): Returns the current seed value for counter 1.</p> <p>Privilege and debug mode (write): Sets the current seed value for counter 1.</p> <p>NOTE - Operating the DCC with 0 in the COUNTSEED1 register will result in undefined operation.</p> <p>NOTE: Operating the DCC with 0 in the COUNTSEED1 register will result in undefined operation.</p>

5.4.2.6 MSS_DCC_DCCSTATUS Register

5.4.2.6.1 MSS_DCC_DCCSTATUS Register (Offset = 14h) [reset = 0h]

Specifies the status of the DCC Module.

Return to [Summary Table](#)

Table 5-1006. Instance Table

Instance Name	Physical Address
DCC0	52B0 0014h
DCC1	52B0 1014h
DCC2	52B0 2014h
DCC3	52B0 3014h

Figure 5-501. MSS_DCC_DCCSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						DONEFLG	ERRFLG
NONE						R/W1TC	R/W1TC
0h						0h	0h

Table 5-1007. MSS_DCC_DCCSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	DONEFLG	R/W1TC	0h	Indicates when single-shot mode is complete without error. Writing a 1 to this bit clears the flag. User, privilege, and debug mode (read): 0 = single-shot mode is not done 1 = single-shot mode is done Privilege and debug mode (write): 0 = no effect 1 = clear the done flag
0	ERRFLG	R/W1TC	0h	Indicates whether or not an error has occurred. Writing a 1 to this bit clears the flag. User, privilege, and debug mode (read): 0 = an error has not occurred 1 = an error has occurred Privilege and debug mode (write): 0 = no effect 1 = clear the error flag

5.4.2.7 MSS_DCC_DCCCNT0 Register

5.4.2.7.1 MSS_DCC_DCCCNT0 Register (Offset = 18h) [reset = 0h]

Value of the counter attached to clock source 0.

Return to [Summary Table](#)

Table 5-1008. Instance Table

Instance Name	Physical Address
DCC0	52B0 0018h
DCC1	52B0 1018h
DCC2	52B0 2018h
DCC3	52B0 3018h

Figure 5-502. MSS_DCC_DCCCNT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				COUNT0			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
COUNT0							
R							
0h							
7	6	5	4	3	2	1	0
COUNT0							
R							
0h							

Table 5-1009. MSS_DCC_DCCCNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	COUNT0	R	0h	This field contains the current value of counter 0. User, privilege, and debug mode (read): Returns either the current value of Count 0 or the Count 0 FIFO location, depending upon DCCGCTRL2.FIFO_READ. Privilege and debug mode (write): Writes have no effect. NOTE - Reads of the counter value may not be exact since the read operation is synchronized to the vbus clock.

5.4.2.8 MSS_DCC_DCCVALID0 Register

5.4.2.8.1 MSS_DCC_DCCVALID0 Register (Offset = 1Ch) [reset = 0h]

Value of the valid counter attached to clock source 0.

Return to [Summary Table](#)

Table 5-1010. Instance Table

Instance Name	Physical Address
DCC0	52B0 001Ch
DCC1	52B0 101Ch
DCC2	52B0 201Ch
DCC3	52B0 301Ch

Figure 5-503. MSS_DCC_DCCVALID0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
VALID0							
R							
0h							
7	6	5	4	3	2	1	0
VALID0							
R							
0h							

Table 5-1011. MSS_DCC_DCCVALID0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	VALID0	R	0h	This field contains the current value of valid counter 0. User, privilege, and debug mode (read): Returns either the current value of Valid 0 or the Valid 0 FIFO location depending upon DCCGCTRL2.FIFO_READ. Privilege and debug mode (write): writes have no effect. NOTE - Reads of the counter value may not be exact since the read operation is synchronized to the vbus clock.

5.4.2.9 MSS_DCC_DCCCNT1 Register

5.4.2.9.1 MSS_DCC_DCCCNT1 Register (Offset = 20h) [reset = 0h]

Value of the counter attached to clock source 1.

Return to [Summary Table](#)

Table 5-1012. Instance Table

Instance Name	Physical Address
DCC0	52B0 0020h
DCC1	52B0 1020h
DCC2	52B0 2020h
DCC3	52B0 3020h

Figure 5-504. MSS_DCC_DCCCNT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED				COUNT1			
NONE				R			
0h				0h			
15	14	13	12	11	10	9	8
COUNT1							
R							
0h							
7	6	5	4	3	2	1	0
COUNT1							
R							
0h							

Table 5-1013. MSS_DCC_DCCCNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	NONE	0h	Reserved
19:0	COUNT1	R	0h	This field contains the current value of counter 1. User, privilege, and debug mode (read): Returns either the current value of Count 1 or the Count 1 FIFO location depending upon DCCGCTRL2.FIFO_READ 1. Privilege and debug mode (write): writes have no effect. NOTE - Reads of the counter value may not be exact since the read operation is synchronized to the vbus clock.

5.4.2.10 MSS_DCC_DCCCLKSRC1 Register

5.4.2.10.1 MSS_DCC_DCCCLKSRC1 Register (Offset = 24h) [reset = 0h]

Selects the clock source for counter 1.

Return to [Summary Table](#)

Table 5-1014. Instance Table

Instance Name	Physical Address
DCC0	52B0 0024h
DCC1	52B0 1024h
DCC2	52B0 2024h
DCC3	52B0 3024h

Figure 5-505. MSS_DCC_DCCCLKSRC1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
KEY				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CLKSRC1			
NONE				R/W			
0h				0h			

Table 5-1015. MSS_DCC_DCCCLKSRC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	KEY	R/W	0h	This field enables or disables clock source selection for counter 1. User, privilege, and debug mode (read): Returns the current value of the key. Privilege and debug mode (write): Sets the key value. Key values: 1010 The CLKSRC field selects the clock source for counter 1. others: Clock source selection is disabled.
11:5	RESERVED	NONE	0h	Reserved
4:0	CLKSRC1	R/W	0h	This field specifies the clock source for counter 1, when the KEY field enables this feature. User, privilege, and debug mode (read): Returns the current value of CLKSRC1. Privilege and debug mode (write): Sets the value of CLKSRC1.

5.4.2.11 MSS_DCC_DCCCLKSRC0 Register

5.4.2.11.1 MSS_DCC_DCCCLKSRC0 Register (Offset = 28h) [reset = 0h]

Selects the clock source for counter 0.

Return to [Summary Table](#)

Table 5-1016. Instance Table

Instance Name	Physical Address
DCC0	52B0 0028h
DCC1	52B0 1028h
DCC2	52B0 2028h
DCC3	52B0 3028h

Figure 5-506. MSS_DCC_DCCCLKSRC0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
KEY				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED				CLKSRC0			
NONE				R/W			
0h				0h			

Table 5-1017. MSS_DCC_DCCCLKSRC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:12	KEY	R/W	0h	This field enables or disables clock source selection for counter 0. User, privilege, and debug mode (read): Returns the current value of the key. Privilege and debug mode (write): Sets the key value. Key values: 1010 The CLKSRC field selects the clock source for counter 0. others: Clock source selection is disabled.
11:4	RESERVED	NONE	0h	Reserved
3:0	CLKSRC0	R/W	0h	This field specifies the clock source for counter 0, when the KEY field enables this feature. User, privilege, and debug mode (read): Returns the current value of CLKSRC0. Privilege and debug mode (write): Sets the value of CLKSRC0.

5.4.2.12 MSS_DCC_DCCGCTRL2 Register
5.4.2.12.1 MSS_DCC_DCCGCTRL2 Register (Offset = 2Ch) [reset = 555h]

Allows configuring different modes of operation for DCC.

 Return to [Summary Table](#)
Table 5-1018. Instance Table

Instance Name	Physical Address
DCC0	52B0 002Ch
DCC1	52B0 102Ch
DCC2	52B0 202Ch
DCC3	52B0 302Ch

Figure 5-507. MSS_DCC_DCCGCTRL2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				FIFO_NONERR			
NONE				R/W			
0h				5h			
7	6	5	4	3	2	1	0
FIFO_READ				CONT_ON_ERR			
R/W				R/W			
5h				5h			

Table 5-1019. MSS_DCC_DCCGCTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED	NONE	0h	Reserved
11:8	FIFO_NONERR	R/W	5h	Enables/disables FIFO writes without the error event on completion of comparison window. User, privilege, and debug mode (read): Returns the current field value. Privilege and debug mode (write): Sets the value of field value. Source values: 0101 Counter values are captured to non-full FIFO only upon Error event. Others 1010 : Write counter values to non-full FIFO upon completion of comparison window regardless of error or not. It is recommended to write 1010 to avoid single soft errors.

Table 5-1019. MSS_DCC_DCCGCTRL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:4	FIFO_READ	R/W	5h	<p>Enables the counter read registers reflect FIFO output instead of the live counter value.</p> <p>User, privilege, and debug mode (read): Returns the current field value.</p> <p>Privilege and debug mode (write): Sets the value of field value.</p> <p>Source values: 0101 Counter value is read directly. Others 1010 : Counters FIFO output is read. It is recommended to write 1010 to avoid single soft errors.</p>
3:0	CONT_ON_ERR	R/W	5h	<p>Continues to next window of comparison despite the error condition.</p> <p>User, privilege, and debug mode (read): Returns the current field value.</p> <p>Privilege and debug mode (write): Sets the value of field value.</p> <p>Enable values: 0101 Comparison and counter reload is stopped from advancing if error is detected. Others 1010: Counters get reloaded with seed and continue counting despite the error condition. It is recommended to write 1010 to avoid single soft errors.</p>

5.4.2.13 MSS_DCC_DCCSTATUS2 Register

5.4.2.13.1 MSS_DCC_DCCSTATUS2 Register (Offset = 30h) [reset = 7h]

Specifies the status of the DCC FIFOs.

Return to [Summary Table](#)

Table 5-1020. Instance Table

Instance Name	Physical Address
DCC0	52B0 0030h
DCC1	52B0 1030h
DCC2	52B0 2030h
DCC3	52B0 3030h

Figure 5-508. MSS_DCC_DCCSTATUS2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	COUNT1_FIFO_FULL	VALID0_FIFO_FULL	COUNT0_FIFO_FULL	COUNT1_FIFO_EMPTY	VALID0_FIFO_EMPTY	COUNT0_FIFO_EMPTY	
NONE	R	R	R	R	R	R	R
0h	0h	0h	0h	1h	1h	1h	

Table 5-1021. MSS_DCC_DCCSTATUS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5	COUNT1_FIFO_FULL	R	0h	Count1 FIFO Full. Indicates whether Count1 FIFO is full. User, privilege, and debug mode (read): 0:Count1 FIFO is not full 1:Count1 FIFO is full. Privilege and debug mode (write): Writes have no effect.
4	VALID0_FIFO_FULL	R	0h	Valid0 FIFO Full. Indicates whether Valid0 FIFO is full. User, privilege, and debug mode (read): 0:Valid0 FIFO is not full 1:Valid0 FIFO is full. Privilege and debug mode (write): Writes have no effect.
3	COUNT0_FIFO_FULL	R	0h	Count0 FIFO Full. Indicates whether Count0 FIFO is full. User, privilege, and debug mode (read): 0:Count0 FIFO is not full 1:Count0 FIFO is full. Privilege and debug mode (write): Writes have no effect.
2	COUNT1_FIFO_EMPTY	R	1h	Count1 FIFO Empty. Indicates whether Count1 FIFO is empty. User, privilege, and debug mode (read): 0:Count1 FIFO is not empty 1:Count1 FIFO is empty. Privilege and debug mode (write): Writes have no effect.

Table 5-1021. MSS_DCC_DCCSTATUS2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	VALID0_FIFO_EMPTY	R	1h	Valid0 FIFO Empty. Indicates whether Valid0 FIFO is empty. User, privilege, and debug mode (read): 0:Valid0 FIFO is not empty 1:Valid0 FIFO is empty. Privilege and debug mode (write): Writes have no effect.
0	COUNT0_FIFO_EMPTY	R	1h	Count0 FIFO Empty. Indicates whether Count0 FIFO is empty. User, privilege, and debug mode (read): 0:Count0 FIFO is not empty 1:Count0 FIFO is empty. Privilege and debug mode (write): Writes have no effect.

5.4.2.14 MSS_DCC_DCCERRCNT Register

5.4.2.14.1 MSS_DCC_DCCERRCNT Register (Offset = 34h) [reset = 0h]

Counts number of errors since last clear.

Return to [Summary Table](#)

Table 5-1022. Instance Table

Instance Name	Physical Address
DCC0	52B0 0034h
DCC1	52B0 1034h
DCC2	52B0 2034h
DCC3	52B0 3034h

Figure 5-509. MSS_DCC_DCCERRCNT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						ERRCNT	
NONE						R/W	
0h						0h	
7	6	5	4	3	2	1	0
ERRCNT							
R/W							
0h							

Table 5-1023. MSS_DCC_DCCERRCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9:0	ERRCNT	R/W	0h	Counts the number of errors after the last write to this register or reset. If reached terminal count the count freezes. User needs to clear it.

5.5 ECC_AGGR

ECC_AGGR

5.5.1 ECC_AGGR Summaries

ECC_AGGR Summaries

Table 5-1024. ECC_AGGR Registers, Base Address=5301 0000h, Length=1024

Offset	Length	Register Name	ECC_AGGR Physical Address
0h	32	ECC_AGGR_AGGR_REVISION	5301 0000h
8h	32	ECC_AGGR_ECC_VECTOR	5301 0008h
Ch	32	ECC_AGGR_MISC_STATUS	5301 000Ch
10h	32	ECC_AGGR_ECC_WRAP_REVISION	5301 0010h
14h	32	ECC_AGGR_CONTROL	5301 0014h
18h	32	ECC_AGGR_ERROR_CTRL1	5301 0018h
1Ch	32	ECC_AGGR_ERROR_CTRL2	5301 001Ch
20h	32	ECC_AGGR_ERROR_STATUS1	5301 0020h
24h	32	ECC_AGGR_ERROR_STATUS2	5301 0024h
28h	32	ECC_AGGR_ERROR_STATUS3	5301 0028h
3Ch	32	ECC_AGGR_SEC_EOI_REG	5301 003Ch
40h	32	ECC_AGGR_SEC_STATUS_REG0	5301 0040h
80h	32	ECC_AGGR_SEC_ENABLE_SET_REG0	5301 0080h
C0h	32	ECC_AGGR_SEC_ENABLE_CLR_REG0	5301 00C0h
13Ch	32	ECC_AGGR_DED_EOI_REG	5301 013Ch
140h	32	ECC_AGGR_DED_STATUS_REG0	5301 0140h
180h	32	ECC_AGGR_DED_ENABLE_SET_REG0	5301 0180h
1C0h	32	ECC_AGGR_DED_ENABLE_CLR_REG0	5301 01C0h
200h	32	ECC_AGGR_AGGR_ENABLE_SET	5301 0200h
204h	32	ECC_AGGR_AGGR_ENABLE_CLR	5301 0204h
208h	32	ECC_AGGR_AGGR_STATUS_SET	5301 0208h
20Ch	32	ECC_AGGR_AGGR_STATUS_CLR	5301 020Ch

5.5.2 ECC_AGGR Registers

ECC_AGGR Registers

5.5.2.1 ECC_AGGR_AGGR_REVISION Register

5.5.2.1.1 ECC_AGGR_AGGR_REVISION Register (Offset = 0h) [reset = 66A0C200h]

The Revision Register contains the major and minor revisions for the ECC aggregator module. It does not support byte accesses.

Return to [Summary Table](#)

Table 5-1025. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0000h

Figure 5-510. ECC_AGGR_AGGR_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A0h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
18h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		0h					

Table 5-1026. ECC_AGGR_AGGR_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	Business unit
27:16	MODULE_ID	R	6A0h	Module ID
15:11	REVRTL	R	18h	RTL version
10:8	REVMAJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	0h	Minor version

5.5.2.2 ECC_AGGR_ECC_VECTOR Register

5.5.2.2.1 ECC_AGGR_ECC_VECTOR Register (Offset = 8h) [reset = 0h]

ECC RAM ID to select which ECC RAM to control or read status from.

Return to [Summary Table](#)

Table 5-1027. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0008h

Figure 5-511. ECC_AGGR_ECC_VECTOR Name Register

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_DONE
NONE							R
0h							0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED					ECC_VECTOR	
R/W1TS	NONE					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W							
0h							

Table 5-1028. ECC_AGGR_ECC_VECTOR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	RD_SVBUS_DONE	R	0h	Status to indicate if read on serial bus is complete
23:16	RD_SVBUS_ADDRESS	R/W	0h	Read address
15	RD_SVBUS	R/W1TS	0h	Trigger a read operation to the specified read address that requires a serial bus access. In normal operation, the trigger bit is only '1' for a single cycle and thus can not be read back.
14:11	RESERVED	NONE	0h	Reserved
10:0	ECC_VECTOR	R/W	0h	Value written to select the corresponding ECC RAM for control or status

5.5.2.3 ECC_AGGR_MISC_STATUS Register

5.5.2.3.1 ECC_AGGR_MISC_STATUS Register (Offset = Ch) [reset = 1Ch]

Contains misc status such as number of ECC RAMs serviced by the ECC aggregator.

Return to [Summary Table](#)

Table 5-1029. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 000Ch

Figure 5-512. ECC_AGGR_MISC_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED				NUM_RAMs			
NONE				R			
0h				1Ch			
7	6	5	4	3	2	1	0
NUM_RAMs							
R							
1Ch							

Table 5-1030. ECC_AGGR_MISC_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	NUM_RAMs	R	1Ch	Indicates the number of RAMs serviced by the ECC aggregator

5.5.2.4 ECC_AGGR_ECC_WRAP_REVISION Register

5.5.2.4.1 ECC_AGGR_ECC_WRAP_REVISION Register (Offset = 10h) [reset = 66A40202h]

Revision parameters.

Return to [Summary Table](#)

Table 5-1031. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0010h

Figure 5-513. ECC_AGGR_ECC_WRAP_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A4h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A4h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
0h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		2h					

Table 5-1032. ECC_AGGR_ECC_WRAP_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	Business unit
27:16	MODULE_ID	R	6A4h	Module ID
15:11	REVRTL	R	0h	RTL version
10:8	REVMAJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	2h	Minor version

5.5.2.5 ECC_AGGR_CONTROL Register

5.5.2.5.1 ECC_AGGR_CONTROL Register (Offset = 14h) [reset = 187h]

ECC Control Register.

Return to [Summary Table](#)

Table 5-1033. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0014h

Figure 5-514. ECC_AGGR_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							CHECK_SVBU S_TIMEOUT
NONE							R/W
0h							1h
7	6	5	4	3	2	1	0
CHECK_PARIT Y	ERROR_ONCE	FORCE_N_ROW	FORCE_DED	FORCE_SEC	ENABLE_RMW	ECC_CHECK	ECC_ENABLE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	0h	1h	1h	1h

Table 5-1034. ECC_AGGR_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	NONE	0h	Reserved
8	CHECK_SVBUS_TIMEOUT	R/W	1h	check for svbus timeout errors
7	CHECK_PARITY	R/W	1h	check for parity errors
6	ERROR_ONCE	R/W	0h	Force Error only once
5	FORCE_N_ROW	R/W	0h	Force Error on any RAM read
4	FORCE_DED	R/W	0h	Force Double Bit Error
3	FORCE_SEC	R/W	0h	Force Single Bit Error
2	ENABLE_RMW	R/W	1h	Enable rmw
1	ECC_CHECK	R/W	1h	Enable ECC check
0	ECC_ENABLE	R/W	1h	Enable ECC

5.5.2.6 ECC_AGGR_ERROR_CTRL1 Register

5.5.2.6.1 ECC_AGGR_ERROR_CTRL1 Register (Offset = 18h) [reset = 0h]

ECC Error Control1 Register.

Return to [Summary Table](#)

Table 5-1035. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0018h

Figure 5-515. ECC_AGGR_ERROR_CTRL1 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R/W							
0h							

Table 5-1036. ECC_AGGR_ERROR_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R/W	0h	Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set

5.5.2.7 ECC_AGGR_ERROR_CTRL2 Register

5.5.2.7.1 ECC_AGGR_ERROR_CTRL2 Register (Offset = 1Ch) [reset = 0h]

ECC Error Control2 Register.

Return to [Summary Table](#)

Table 5-1037. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 001Ch

Figure 5-516. ECC_AGGR_ERROR_CTRL2 Name Register

31	30	29	28	27	26	25	24
ECC_BIT2							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_BIT2							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_BIT1							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_BIT1							
R/W							
0h							

Table 5-1038. ECC_AGGR_ERROR_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT2	R/W	0h	Data bit that needs to be flipped if double bit error needs to be forced
15:0	ECC_BIT1	R/W	0h	Data bit that needs to be flipped when force_sec is set

5.5.2.8 ECC_AGGR_ERROR_STATUS1 Register

5.5.2.8.1 ECC_AGGR_ERROR_STATUS1 Register (Offset = 20h) [reset = 0h]

ECC Error Status1 Register.

Return to [Summary Table](#)

Table 5-1039. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0020h

Figure 5-517. ECC_AGGR_ERROR_STATUS1 Name Register

31	30	29	28	27	26	25	24
ECC_BIT1							
R							
0h							
23	22	21	20	19	18	17	16
ECC_BIT1							
R							
0h							
15	14	13	12	11	10	9	8
CLR_CTRL_REG_ERR	CLR_PARITY_ERR		CLR_ECC_OTHER	CLR_ECC_DED		CLR_ECC_SEC	
R/W1TC	R/WD		R/W1TC	R/WD		R/WD	
0h	0h		0h	0h		0h	
7	6	5	4	3	2	1	0
CTR_REG_ERR	PARITY_ERR		ECC_OTHER	ECC_DED		ECC_SEC	
R/W1TS	R/W1TS		R/W1TS	R/WI		R/WI	
0h	0h		0h	0h		0h	

Table 5-1040. ECC_AGGR_ERROR_STATUS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT1	R	0h	Data bit that corresponds to the single-bit error
15	CLR_CTRL_REG_ERR	R/W1TC	0h	Clear control reg error Error Status, you must also re write the control register itself to clear this
14:13	CLR_PARITY_ERR	R/WD	0h	Clear parity Error Status
12	CLR_ECC_OTHER	R/W1TC	0h	Clear other Error Status
11:10	CLR_ECC_DED	R/WD	0h	Clear Double Bit Error Status
9:8	CLR_ECC_SEC	R/WD	0h	Clear Single Bit Error Status
7	CTR_REG_ERR	R/W1TS	0h	control register error pending, Level interrupt
6:5	PARITY_ERR	R/W1TS	0h	Level parity error Error Status
4	ECC_OTHER	R/W1TS	0h	Successive single-bit errors have occurred while a writeback is still pending, Level interrupt
3:2	ECC_DED	R/WI	0h	Level Double Bit Error Status
1:0	ECC_SEC	R/WI	0h	Level Single Bit Error Status

5.5.2.9 ECC_AGGR_ERROR_STATUS2 Register

5.5.2.9.1 ECC_AGGR_ERROR_STATUS2 Register (Offset = 24h) [reset = 0h]

ECC Error Status2 Register.

Return to [Summary Table](#)

Table 5-1041. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0024h

Figure 5-518. ECC_AGGR_ERROR_STATUS2 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R							
0h							

Table 5-1042. ECC_AGGR_ERROR_STATUS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R	0h	Row address where the single or double-bit error has occurred

5.5.2.10 ECC_AGGR_ERROR_STATUS3 Register

5.5.2.10.1 ECC_AGGR_ERROR_STATUS3 Register (Offset = 28h) [reset = 0h]

ECC Error Status3 Register.

Return to [Summary Table](#)

Table 5-1043. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0028h

Figure 5-519. ECC_AGGR_ERROR_STATUS3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED						CLR_SVBUS_T IMEOUT_ERR	RESERVED
NONE						R/W1TC	NONE
0h						0h	0h
7	6	5	4	3	2	1	0
RESERVED						SVBUS_TIMEO UT_ERR	WB_PEND
NONE						R/W1TS	R
0h						0h	0h

Table 5-1044. ECC_AGGR_ERROR_STATUS3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	NONE	0h	Reserved
9	CLR_SVBUS_TIMEOUT_ERR	R/W1TC	0h	Clear svbus timeout Error Status
8:2	RESERVED	NONE	0h	Reserved
1	SVBUS_TIMEOUT_ERR	R/W1TS	0h	Level svbus timeout error Error Status
0	WB_PEND	R	0h	delayed write back pending Status

5.5.2.11 ECC_AGGR_SEC_EOI_REG Register

5.5.2.11.1 ECC_AGGR_SEC_EOI_REG Register (Offset = 3Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 5-1045. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 003Ch

Figure 5-520. ECC_AGGR_SEC_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 5-1046. ECC_AGGR_SEC_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	Write of 1 to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. The bit is self clearing and will be read as a zero.

5.5.2.12 ECC_AGGR_SEC_STATUS_REG0 Register

5.5.2.12.1 ECC_AGGR_SEC_STATUS_REG0 Register (Offset = 40h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 5-1047. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0040h

Figure 5-521. ECC_AGGR_SEC_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TPTC_A1_PEN D	TPTC_A0_PEN D	MSS_MBOX_P END	MSS_L2SLV3_ PEND	MSS_L2SLV2_ PEND	MSS_L2SLV1_ PEND	MSS_L2SLV0_ PEND
NONE	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1048. ECC_AGGR_SEC_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TPTC_A1_PEND	R/W1TS	0h	Interrupt Pending Status for tptc_a1_pend
5	TPTC_A0_PEND	R/W1TS	0h	Interrupt Pending Status for tptc_a0_pend
4	MSS_MBOX_PEND	R/W1TS	0h	Interrupt Pending Status for mss_mbox_pend
3	MSS_L2SLV3_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv3_pend
2	MSS_L2SLV2_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv2_pend
1	MSS_L2SLV1_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv1_pend
0	MSS_L2SLV0_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv0_pend

5.5.2.13 ECC_AGGR_SEC_ENABLE_SET_REG0 Register

5.5.2.13.1 ECC_AGGR_SEC_ENABLE_SET_REG0 Register (Offset = 80h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 5-1049. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0080h

Figure 5-522. ECC_AGGR_SEC_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TPTC_A1_ENABLE_SETT	TPTC_A0_ENABLE_SET	MSS_MBOX_ENABLE_SET	MSS_L2SLV3_ENABLE_SET	MSS_L2SLV2_ENABLE_SET	MSS_L2SLV1_ENABLE_SET	MSS_L2SLV0_ENABLE_SET
NONE	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1050. ECC_AGGR_SEC_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TPTC_A1_ENABLE_SETT	R/W1TS	0h	Interrupt Enable Set Register for tptc_a1_pend
5	TPTC_A0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for tptc_a0_pend
4	MSS_MBOX_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_mbox_pend
3	MSS_L2SLV3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv3_pend
2	MSS_L2SLV2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv2_pend
1	MSS_L2SLV1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv1_pend
0	MSS_L2SLV0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv0_pend

5.5.2.14 ECC_AGGR_SEC_ENABLE_CLR_REG0 Register

5.5.2.14.1 ECC_AGGR_SEC_ENABLE_CLR_REG0 Register (Offset = C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 5-1051. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 00C0h

Figure 5-523. ECC_AGGR_SEC_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TPTC_A1_ENABLE_CLR	TPTC_A0_ENABLE_CLR	MSS_MBOX_ENABLE_CLR	MSS_L2SLV3_ENABLE_CLR	MSS_L2SLV2_ENABLE_CLR	MSS_L2SLV1_ENABLE_CLR	MSS_L2SLV0_ENABLE_CLR
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1052. ECC_AGGR_SEC_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TPTC_A1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for tptc_a1_pend
5	TPTC_A0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for tptc_a0_pend
4	MSS_MBOX_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_mbox_pend
3	MSS_L2SLV3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv3_pend
2	MSS_L2SLV2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv2_pend
1	MSS_L2SLV1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv1_pend
0	MSS_L2SLV0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv0_pend

5.5.2.15 ECC_AGGR_DED_EOI_REG Register

5.5.2.15.1 ECC_AGGR_DED_EOI_REG Register (Offset = 13Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 5-1053. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 013Ch

Figure 5-524. ECC_AGGR_DED_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 5-1054. ECC_AGGR_DED_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	Write of 1 to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. The bit is self clearing and will be read as a zero.

5.5.2.16 ECC_AGGR_DED_STATUS_REG0 Register

5.5.2.16.1 ECC_AGGR_DED_STATUS_REG0 Register (Offset = 140h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 5-1055. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0140h

Figure 5-525. ECC_AGGR_DED_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TPTC_A1_PEN D	TPTC_A0_PEN D	MSS_MBOX_P END	MSS_L2SLV3_ PEND	MSS_L2SLV2_ PEND	MSS_L2SLV1_ PEND	MSS_L2SLV0_ PEND
NONE	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1056. ECC_AGGR_DED_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TPTC_A1_PEND	R/W1TS	0h	Interrupt Pending Status for tptc_a1_pend
5	TPTC_A0_PEND	R/W1TS	0h	Interrupt Pending Status for tptc_a0_pend
4	MSS_MBOX_PEND	R/W1TS	0h	Interrupt Pending Status for mss_mbox_pend
3	MSS_L2SLV3_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv3_pend
2	MSS_L2SLV2_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv2_pend
1	MSS_L2SLV1_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv1_pend
0	MSS_L2SLV0_PEND	R/W1TS	0h	Interrupt Pending Status for mss_l2slv0_pend

5.5.2.17 ECC_AGGR_DED_ENABLE_SET_REG0 Register

5.5.2.17.1 ECC_AGGR_DED_ENABLE_SET_REG0 Register (Offset = 180h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)**Table 5-1057. Instance Table**

Instance Name	Physical Address
ECC_AGGR	5301 0180h

Figure 5-526. ECC_AGGR_DED_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TPTC_A1_ENABLE_SETT	TPTC_A0_ENABLE_SET	MSS_MBOX_ENABLE_SET	MSS_L2SLV3_ENABLE_SET	MSS_L2SLV2_ENABLE_SET	MSS_L2SLV1_ENABLE_SET	MSS_L2SLV0_ENABLE_SET
NONE	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1058. ECC_AGGR_DED_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TPTC_A1_ENABLE_SETT	R/W1TS	0h	Interrupt Enable Set Register for tptc_a1_pend
5	TPTC_A0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for tptc_a0_pend
4	MSS_MBOX_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_mbox_pend
3	MSS_L2SLV3_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv3_pend
2	MSS_L2SLV2_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv2_pend
1	MSS_L2SLV1_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv1_pend
0	MSS_L2SLV0_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for mss_l2slv0_pend

5.5.2.18 ECC_AGGR_DED_ENABLE_CLR_REG0 Register

5.5.2.18.1 ECC_AGGR_DED_ENABLE_CLR_REG0 Register (Offset = 1C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 5-1059. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 01C0h

Figure 5-527. ECC_AGGR_DED_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED	TPTC_A1_ENABLE_CLR	TPTC_A0_ENABLE_CLR	MSS_MBOX_ENABLE_CLR	MSS_L2SLV3_ENABLE_CLR	MSS_L2SLV2_ENABLE_CLR	MSS_L2SLV1_ENABLE_CLR	MSS_L2SLV0_ENABLE_CLR
NONE	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1060. ECC_AGGR_DED_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	NONE	0h	Reserved
6	TPTC_A1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for tptc_a1_pend
5	TPTC_A0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for tptc_a0_pend
4	MSS_MBOX_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_mbox_pend
3	MSS_L2SLV3_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv3_pend
2	MSS_L2SLV2_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv2_pend
1	MSS_L2SLV1_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv1_pend
0	MSS_L2SLV0_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for mss_l2slv0_pend

5.5.2.19 ECC_AGGR_AGGR_ENABLE_SET Register

5.5.2.19.1 ECC_AGGR_AGGR_ENABLE_SET Register (Offset = 200h) [reset = 0h]

Enable set register for aggregator interrupts.

Return to [Summary Table](#)

Table 5-1061. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0200h

Figure 5-528. ECC_AGGR_AGGR_ENABLE_SET Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TS	R/W1TS			
0h						0h	0h			

Table 5-1062. ECC_AGGR_AGGR_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TS	0h	Interrupt enable set for svbus timeout errors
0	PARITY	R/W1TS	0h	Interrupt enable set for parity errors

5.5.2.20 ECC_AGGR_AGGR_ENABLE_CLR Register

5.5.2.20.1 ECC_AGGR_AGGR_ENABLE_CLR Register (Offset = 204h) [reset = 0h]

Enable clear register for aggregator interrupts.

Return to [Summary Table](#)

Table 5-1063. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0204h

Figure 5-529. ECC_AGGR_AGGR_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TC	R/W1TC			
0h						0h	0h			

Table 5-1064. ECC_AGGR_AGGR_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TC	0h	Interrupt enable clear for svbus timeout errors
0	PARITY	R/W1TC	0h	Interrupt enable clear for parity errors

5.5.2.21 ECC_AGGR_AGGR_STATUS_SET Register

5.5.2.21.1 ECC_AGGR_AGGR_STATUS_SET Register (Offset = 208h) [reset = 0h]

Status set register for aggregator interrupts.

Return to [Summary Table](#)

Table 5-1065. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 0208h

Figure 5-530. ECC_AGGR_AGGR_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WI		R/WI	
0h				0h		0h	

Table 5-1066. ECC_AGGR_AGGR_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WI	0h	<p>2-bit saturating counter of the number of timeout errors that have occurred since last cleared.</p> <p>2'b00 - No timeout errors have occurred</p> <p>2'b01 - 1 timeout error has occurred</p> <p>2'b10 - 2 timeout error has occurred</p> <p>2'b11 - 3 or more timeout errors have occurred</p> <p>A write of a non-zero value to this register increments that many from the timeout fields. If the value written is less than the current value of the counter, then the pending level interrupt stays asserted. . If this register goes from 0 or non zero a level interrupt will be asserted as well as a pulse interrupt. If the value was non zero to non zero then the level interrupt would remain asserted, but no new pulse interrupt would be asserted. You must write the eoi register to get a new pulse interrupt.</p>

Table 5-1066. ECC_AGGR_AGGR_STATUS_SET Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	PARITY	R/WI	0h	2-bit saturating counter of the number of parity errors that have occurred since last cleared. 2'b00 - No parity errors have occurred 2'b01 - 1 parity error has occurred 2'b10 - 2 parity error has occurred 2'b11 - 3 or more parity error have occurred A write of a non-zero value to this register increments that many from the parity fields. If the value written is less than the current value of the counter, then the pending level interrupt stays asserted. If this register goes from 0 to non zero a level interrupt will be asserted as well as a pulse interrupt. If the value was non zero to non zero then the level interrupt would remain asserted, but no new pulse interrupt would be asserted. You must write the eoi register to get a new pulse interrupt.

5.5.2.22 ECC_AGGR_AGGR_STATUS_CLR Register

5.5.2.22.1 ECC_AGGR_AGGR_STATUS_CLR Register (Offset = 20Ch) [reset = 0h]

Status clear register for aggregator interrupts.

Return to [Summary Table](#)

Table 5-1067. Instance Table

Instance Name	Physical Address
ECC_AGGR	5301 020Ch

Figure 5-531. ECC_AGGR_AGGR_STATUS_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WD		R/WD	
0h				0h		0h	

Table 5-1068. ECC_AGGR_AGGR_STATUS_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WD	0h	2'b00 - No timeout errors have occurred 2'b01 - 1 timeout error has occurred 2'b10 - 2 timeout error has occurred 2'b11 - 3 or more timeout errors have occurred A write of a non-zero value to this register decrements that many from the timeout fields. If the resulting written value is non zero, then the pending level interrupt stays asserted. A new pulse interrupt will nto be asserted, you must write the eoi register for that to occur. If you write a value more than the counter value the result will be zero.
1:0	PARITY	R/WD	0h	2'b00 - No parity errors have occurred 2'b01 - 1 parity error has occurred 2'b10 - 2 parity error has occurred 2'b11 - 3 or more parity error have occurred A write of a non-zero value to this register decrements that many from the parity fields. If the resulting written value is non zero, then the pending level interrupt stays asserted. A new pulse interrupt will nto be asserted, you must write the eoi register for that to occur. If you write a value more than the counter value the result will be zero.

5.6 GPIO

GPIO

5.6.1 GPIO Summaries

GPIO Summaries

Table 5-1069. GPIO Registers, Base Address=5200 0000h, Length=256

Offset	Length	Register Name	GPIO0 Physical Address	GPIO1 Physical Address
0h	32	GPIO_PID	5200 0000h	5200 1000h
4h	32	GPIO_PCR	5200 0004h	5200 1004h
8h	32	GPIO_BINTEN	5200 0008h	5200 1008h
10h	32	GPIO_DIR01	5200 0010h	5200 1010h
14h	32	GPIO_OUT_DATA01	5200 0014h	5200 1014h
18h	32	GPIO_SET_DATA01	5200 0018h	5200 1018h
1Ch	32	GPIO_CLR_DATA01	5200 001Ch	5200 101Ch
20h	32	GPIO_IN_DATA01	5200 0020h	5200 1020h
24h	32	GPIO_SET_RIS_TRIG01	5200 0024h	5200 1024h
28h	32	GPIO_CLR_RIS_TRIG01	5200 0028h	5200 1028h
2Ch	32	GPIO_SET_FAL_TRIG01	5200 002Ch	5200 102Ch
30h	32	GPIO_CLR_FAL_TRIG01	5200 0030h	5200 1030h
34h	32	GPIO_INTSTAT01	5200 0034h	5200 1034h
38h	32	GPIO_DIR23	5200 0038h	5200 1038h
3Ch	32	GPIO_OUT_DATA23	5200 003Ch	5200 103Ch
40h	32	GPIO_SET_DATA23	5200 0040h	5200 1040h
44h	32	GPIO_CLR_DATA23	5200 0044h	5200 1044h
48h	32	GPIO_IN_DATA23	5200 0048h	5200 1048h
4Ch	32	GPIO_SET_RIS_TRIG23	5200 004Ch	5200 104Ch
50h	32	GPIO_CLR_RIS_TRIG23	5200 0050h	5200 1050h
54h	32	GPIO_SET_FAL_TRIG23	5200 0054h	5200 1054h
58h	32	GPIO_CLR_FAL_TRIG23	5200 0058h	5200 1058h
5Ch	32	GPIO_INTSTAT23	5200 005Ch	5200 105Ch
60h	32	GPIO_DIR45	5200 0060h	5200 1060h
64h	32	GPIO_OUT_DATA45	5200 0064h	5200 1064h
68h	32	GPIO_SET_DATA45	5200 0068h	5200 1068h
6Ch	32	GPIO_CLR_DATA45	5200 006Ch	5200 106Ch
70h	32	GPIO_IN_DATA45	5200 0070h	5200 1070h
74h	32	GPIO_SET_RIS_TRIG45	5200 0074h	5200 1074h
78h	32	GPIO_CLR_RIS_TRIG45	5200 0078h	5200 1078h
7Ch	32	GPIO_SET_FAL_TRIG45	5200 007Ch	5200 107Ch
80h	32	GPIO_CLR_FAL_TRIG45	5200 0080h	5200 1080h
84h	32	GPIO_INTSTAT45	5200 0084h	5200 1084h
88h	32	GPIO_DIR67	5200 0088h	5200 1088h
8Ch	32	GPIO_OUT_DATA67	5200 008Ch	5200 108Ch
90h	32	GPIO_SET_DATA67	5200 0090h	5200 1090h
94h	32	GPIO_CLR_DATA67	5200 0094h	5200 1094h
98h	32	GPIO_IN_DATA67	5200 0098h	5200 1098h
9Ch	32	GPIO_SET_RIS_TRIG67	5200 009Ch	5200 109Ch
A0h	32	GPIO_CLR_RIS_TRIG67	5200 00A0h	5200 10A0h

Table 5-1069. GPIO Registers, Base Address=5200 0000h, Length=256 (continued)

Offset	Length	Register Name	GPIO0 Physical Address	GPIO1 Physical Address
A4h	32	GPIO_SET_FAL_TRIG67	5200 00A4h	5200 10A4h
A8h	32	GPIO_CLR_FAL_TRIG67	5200 00A8h	5200 10A8h
ACh	32	GPIO_INTSTAT67	5200 00ACh	5200 10ACh
B0h	32	GPIO_DIR8	5200 00B0h	5200 10B0h
B4h	32	GPIO_OUT_DATA8	5200 00B4h	5200 10B4h
B8h	32	GPIO_SET_DATA8	5200 00B8h	5200 10B8h
BCh	32	GPIO_CLR_DATA8	5200 00BCh	5200 10BCh
C0h	32	GPIO_IN_DATA8	5200 00C0h	5200 10C0h
C4h	32	GPIO_SET_RIS_TRIG8	5200 00C4h	5200 10C4h
C8h	32	GPIO_CLR_RIS_TRIG8	5200 00C8h	5200 10C8h
CCh	32	GPIO_SET_FAL_TRIG8	5200 00CCh	5200 10CCh
D0h	32	GPIO_CLR_FAL_TRIG8	5200 00D0h	5200 10D0h
D4h	32	GPIO_INTSTAT8	5200 00D4h	5200 10D4h

5.6.2 GPIO Registers

GPIO Registers

5.6.2.1 GPIO_PID Register

5.6.2.1.1 GPIO_PID Register (Offset = 0h) [reset = 44832905h]

GPIO Peripheral ID Register.

Return to [Summary Table](#)

Table 5-1070. Instance Table

Instance Name	Physical Address
GPIO0	5200 0000h
GPIO1	5200 1000h

Figure 5-532. GPIO_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED			FUNC		
R		R			R		
1h		0h			483h		
23	22	21	20	19	18	17	16
FUNC							
R							
483h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
5h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		5h					

Table 5-1071. GPIO_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Current scheme
29:28	RESERVED	R	0h	RESERVED
27:16	FUNC	R	483h	Function code assigned to TCP3
15:11	RTL	R	5h	RTL Version R code
10:8	MAJOR	R	1h	Major revision X code
7:6	CUSTOM	R	0h	Custom version code
5:0	MINOR	R	5h	Minor revision Y code

5.6.2.2 GPIO_PCR Register

5.6.2.2.1 GPIO_PCR Register (Offset = 4h) [reset = 1h]

Peripheral Control Register.

Return to [Summary Table](#)

Table 5-1072. Instance Table

Instance Name	Physical Address
GPIO0	5200 0004h
GPIO1	5200 1004h

Figure 5-533. GPIO_PCR Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	SOFT	FREE
RESERVED							R	R	
NONE							0h	1h	
0h									

Table 5-1073. GPIO_PCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SOFT	R	0h	Used in conjunction with FREE bit to determine the emulation suspend mode.
0	FREE	R	1h	For GPIO, the FREE bit is fixed at 1, which means GPIO runs free in emulation suspend.

5.6.2.3 GPIO_BINTEN Register

5.6.2.3.1 GPIO_BINTEN Register (Offset = 8h) [reset = 0h]

Bit Interrupt Enable Register.

Return to [Summary Table](#)

Table 5-1074. Instance Table

Instance Name	Physical Address
GPIO0	5200 0008h
GPIO1	5200 1008h

Figure 5-534. GPIO_BINTEN Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EN							
R/W							
0h							
7	6	5	4	3	2	1	0
EN							
R/W							
0h							

Table 5-1075. GPIO_BINTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	EN	R/W	0h	Per bank interrupt enable. 0 = disable, 1 = enable.

5.6.2.4 GPIO_DIR01 Register

5.6.2.4.1 GPIO_DIR01 Register (Offset = 10h) [reset = FFFFFFFFh]

Direction Register.

Return to [Summary Table](#)

Table 5-1076. Instance Table

Instance Name	Physical Address
GPIO0	5200 0010h
GPIO1	5200 1010h

Figure 5-535. GPIO_DIR01 Name Register

31	30	29	28	27	26	25	24
DIR1							
R/W							
FFFFFFh							
23	22	21	20	19	18	17	16
DIR1							
R/W							
FFFFFFh							
15	14	13	12	11	10	9	8
DIR0							
R/W							
FFFFFFh							
7	6	5	4	3	2	1	0
DIR0							
R/W							
FFFFFFh							

Table 5-1077. GPIO_DIR01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DIR1	R/W	FFFFFFh	Direction of GPIO bank 1 bits, 0 = output, 1 = input.
15:0	DIR0	R/W	FFFFFFh	Direction of GPIO bank 0 bits, 0 = output, 1 = input.

5.6.2.5 GPIO_OUT_DATA01 Register

5.6.2.5.1 GPIO_OUT_DATA01 Register (Offset = 14h) [reset = 0h]

Output Drive State Register.

Return to [Summary Table](#)

Table 5-1078. Instance Table

Instance Name	Physical Address
GPIO0	5200 0014h
GPIO1	5200 1014h

Figure 5-536. GPIO_OUT_DATA01 Name Register

31	30	29	28	27	26	25	24
OUT1							
R/W							
0h							
23	22	21	20	19	18	17	16
OUT1							
R/W							
0h							
15	14	13	12	11	10	9	8
OUT0							
R/W							
0h							
7	6	5	4	3	2	1	0
OUT0							
R/W							
0h							

Table 5-1079. GPIO_OUT_DATA01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	OUT1	R/W	0h	Output drive state of GPIO bank 1 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.
15:0	OUT0	R/W	0h	Output drive state of GPIO bank 0 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.

5.6.2.6 GPIO_SET_DATA01 Register

5.6.2.6.1 GPIO_SET_DATA01 Register (Offset = 18h) [reset = 0h]

Set Output Drive State Register.

Return to [Summary Table](#)

Table 5-1080. Instance Table

Instance Name	Physical Address
GPIO0	5200 0018h
GPIO1	5200 1018h

Figure 5-537. GPIO_SET_DATA01 Name Register

31	30	29	28	27	26	25	24
SET1							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SET1							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SET0							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SET0							
R/W1TS							
0h							

Table 5-1081. GPIO_SET_DATA01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SET1	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 1 bits. Reading it returns the output drive state.
15:0	SET0	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 0 bits. Reading it returns the output drive state.

5.6.2.7 GPIO_CLR_DATA01 Register

5.6.2.7.1 GPIO_CLR_DATA01 Register (Offset = 1Ch) [reset = 0h]

Clear Output Drive State Register.

Return to [Summary Table](#)

Table 5-1082. Instance Table

Instance Name	Physical Address
GPIO0	5200 001Ch
GPIO1	5200 101Ch

Figure 5-538. GPIO_CLR_DATA01 Name Register

31	30	29	28	27	26	25	24
CLR1							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLR1							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLR0							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR0							
R/W1TC							
0h							

Table 5-1083. GPIO_CLR_DATA01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLR1	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.
15:0	CLR0	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.

5.6.2.8 GPIO_IN_DATA01 Register

5.6.2.8.1 GPIO_IN_DATA01 Register (Offset = 20h) [reset = 0h]

Bank Status Register.

Return to [Summary Table](#)

Table 5-1084. Instance Table

Instance Name	Physical Address
GPIO0	5200 0020h
GPIO1	5200 1020h

Figure 5-539. GPIO_IN_DATA01 Name Register

31	30	29	28	27	26	25	24
IN1							
R							
0h							
23	22	21	20	19	18	17	16
IN1							
R							
0h							
15	14	13	12	11	10	9	8
IN0							
R							
0h							
7	6	5	4	3	2	1	0
IN0							
R							
0h							

Table 5-1085. GPIO_IN_DATA01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IN1	R	0h	Status of GPIO bank 1 bits.
15:0	IN0	R	0h	Status of GPIO bank 0 bits.

5.6.2.9 GPIO_SET_RIS_TRIG01 Register

5.6.2.9.1 GPIO_SET_RIS_TRIG01 Register (Offset = 24h) [reset = 0h]

Set Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1086. Instance Table

Instance Name	Physical Address
GPIO0	5200 0024h
GPIO1	5200 1024h

Figure 5-540. GPIO_SET_RIS_TRIG01 Name Register

31	30	29	28	27	26	25	24
SETRIS1							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETRIS1							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETRIS0							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETRIS0							
R/W1TS							
0h							

Table 5-1087. GPIO_SET_RIS_TRIG01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETRIS1	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 1 bits.
15:0	SETRIS0	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 0 bits.

5.6.2.10 GPIO_CLR_RIS_TRIG01 Register

5.6.2.10.1 GPIO_CLR_RIS_TRIG01 Register (Offset = 28h) [reset = 0h]

Clear Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1088. Instance Table

Instance Name	Physical Address
GPIO0	5200 0028h
GPIO1	5200 1028h

Figure 5-541. GPIO_CLR_RIS_TRIG01 Name Register

31	30	29	28	27	26	25	24
CLRRIS1							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLRRIS1							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLRRIS0							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLRRIS0							
R/W1TC							
0h							

Table 5-1089. GPIO_CLR_RIS_TRIG01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLRRIS1	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 1 bits.
15:0	CLRRIS0	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 0 bits.

5.6.2.11 GPIO_SET_FAL_TRIG01 Register

5.6.2.11.1 GPIO_SET_FAL_TRIG01 Register (Offset = 2Ch) [reset = 0h]

Set Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1090. Instance Table

Instance Name	Physical Address
GPIO0	5200 002Ch
GPIO1	5200 102Ch

Figure 5-542. GPIO_SET_FAL_TRIG01 Name Register

31	30	29	28	27	26	25	24
SETFAL1							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETFAL1							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETFAL0							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETFAL0							
R/W1TS							
0h							

Table 5-1091. GPIO_SET_FAL_TRIG01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETFAL1	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 1 bits.
15:0	SETFAL0	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 0 bits.

5.6.2.12 GPIO_CLR_FAL_TRIG01 Register

5.6.2.12.1 GPIO_CLR_FAL_TRIG01 Register (Offset = 30h) [reset = 0h]

Clear Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1092. Instance Table

Instance Name	Physical Address
GPIO0	5200 0030h
GPIO1	5200 1030h

Figure 5-543. GPIO_CLR_FAL_TRIG01 Name Register

31	30	29	28	27	26	25	24
CLRFBAL1							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLRFBAL1							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLRFBAL0							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLRFBAL0							
R/W1TC							
0h							

Table 5-1093. GPIO_CLR_FAL_TRIG01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLRFBAL1	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 1 bits.
15:0	CLRFBAL0	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 0 bits.

5.6.2.13 GPIO_INTSTAT01 Register

5.6.2.13.1 GPIO_INTSTAT01 Register (Offset = 34h) [reset = 0h]

Bank Interrupt Status Register.

Return to [Summary Table](#)

Table 5-1094. Instance Table

Instance Name	Physical Address
GPIO0	5200 0034h
GPIO1	5200 1034h

Figure 5-544. GPIO_INTSTAT01 Name Register

31	30	29	28	27	26	25	24
STAT1							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
STAT1							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
STAT0							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
STAT0							
R/W1TC							
0h							

Table 5-1095. GPIO_INTSTAT01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	STAT1	R/W1TC	0h	Status of GPIO bank 0 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.
15:0	STAT0	R/W1TC	0h	Status of GPIO bank 0 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.

5.6.2.14 GPIO_DIR23 Register

5.6.2.14.1 GPIO_DIR23 Register (Offset = 38h) [reset = FFFFFFFFh]

Direction Register.

Return to [Summary Table](#)

Table 5-1096. Instance Table

Instance Name	Physical Address
GPIO0	5200 0038h
GPIO1	5200 1038h

Figure 5-545. GPIO_DIR23 Name Register

31	30	29	28	27	26	25	24
DIR3							
R/W							
FFFFFFh							
23	22	21	20	19	18	17	16
DIR3							
R/W							
FFFFFFh							
15	14	13	12	11	10	9	8
DIR2							
R/W							
FFFFFFh							
7	6	5	4	3	2	1	0
DIR2							
R/W							
FFFFFFh							

Table 5-1097. GPIO_DIR23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DIR3	R/W	FFFFFFh	Direction of GPIO bank 3 bits, 0 = output, 1 = input.
15:0	DIR2	R/W	FFFFFFh	Direction of GPIO bank 2 bits, 0 = output, 1 = input.

5.6.2.15 GPIO_OUT_DATA23 Register

5.6.2.15.1 GPIO_OUT_DATA23 Register (Offset = 3Ch) [reset = 0h]

Output Drive State Register.

Return to [Summary Table](#)

Table 5-1098. Instance Table

Instance Name	Physical Address
GPIO0	5200 003Ch
GPIO1	5200 103Ch

Figure 5-546. GPIO_OUT_DATA23 Name Register

31	30	29	28	27	26	25	24
OUT3							
R/W							
0h							
23	22	21	20	19	18	17	16
OUT3							
R/W							
0h							
15	14	13	12	11	10	9	8
OUT2							
R/W							
0h							
7	6	5	4	3	2	1	0
OUT2							
R/W							
0h							

Table 5-1099. GPIO_OUT_DATA23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	OUT3	R/W	0h	Output drive state of GPIO bank 3 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.
15:0	OUT2	R/W	0h	Output drive state of GPIO bank 2 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.

5.6.2.16 GPIO_SET_DATA23 Register

5.6.2.16.1 GPIO_SET_DATA23 Register (Offset = 40h) [reset = 0h]

Set Output Drive State Register.

Return to [Summary Table](#)

Table 5-1100. Instance Table

Instance Name	Physical Address
GPIO0	5200 0040h
GPIO1	5200 1040h

Figure 5-547. GPIO_SET_DATA23 Name Register

31	30	29	28	27	26	25	24
SET3							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SET3							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SET2							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SET2							
R/W1TS							
0h							

Table 5-1101. GPIO_SET_DATA23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SET3	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 3 bits. Reading it returns the output drive state.
15:0	SET2	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 2 bits. Reading it returns the output drive state.

5.6.2.17 GPIO_CLR_DATA23 Register

5.6.2.17.1 GPIO_CLR_DATA23 Register (Offset = 44h) [reset = 0h]

Clear Output Drive State Register.

Return to [Summary Table](#)

Table 5-1102. Instance Table

Instance Name	Physical Address
GPIO0	5200 0044h
GPIO1	5200 1044h

Figure 5-548. GPIO_CLR_DATA23 Name Register

31	30	29	28	27	26	25	24
CLR3							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLR3							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLR2							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR2							
R/W1TC							
0h							

Table 5-1103. GPIO_CLR_DATA23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLR3	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.
15:0	CLR2	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.

5.6.2.18 GPIO_IN_DATA23 Register

5.6.2.18.1 GPIO_IN_DATA23 Register (Offset = 48h) [reset = 0h]

Bank Status Register.

Return to [Summary Table](#)

Table 5-1104. Instance Table

Instance Name	Physical Address
GPIO0	5200 0048h
GPIO1	5200 1048h

Figure 5-549. GPIO_IN_DATA23 Name Register

31	30	29	28	27	26	25	24
IN3							
R							
0h							
23	22	21	20	19	18	17	16
IN3							
R							
0h							
15	14	13	12	11	10	9	8
IN2							
R							
0h							
7	6	5	4	3	2	1	0
IN2							
R							
0h							

Table 5-1105. GPIO_IN_DATA23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IN3	R	0h	Status of GPIO bank 3 bits.
15:0	IN2	R	0h	Status of GPIO bank 2 bits.

5.6.2.19 GPIO_SET_RIS_TRIG23 Register

5.6.2.19.1 GPIO_SET_RIS_TRIG23 Register (Offset = 4Ch) [reset = 0h]

Set Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1106. Instance Table

Instance Name	Physical Address
GPIO0	5200 004Ch
GPIO1	5200 104Ch

Figure 5-550. GPIO_SET_RIS_TRIG23 Name Register

31	30	29	28	27	26	25	24
SETRIS3							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETRIS3							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETRIS2							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETRIS2							
R/W1TS							
0h							

Table 5-1107. GPIO_SET_RIS_TRIG23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETRIS3	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 3 bits.
15:0	SETRIS2	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 2 bits.

5.6.2.20 GPIO_CLR_RIS_TRIG23 Register

5.6.2.20.1 GPIO_CLR_RIS_TRIG23 Register (Offset = 50h) [reset = 0h]

Clear Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1108. Instance Table

Instance Name	Physical Address
GPIO0	5200 0050h
GPIO1	5200 1050h

Figure 5-551. GPIO_CLR_RIS_TRIG23 Name Register

31	30	29	28	27	26	25	24
CLRRIS3							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLRRIS3							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLRRIS2							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLRRIS2							
R/W1TC							
0h							

Table 5-1109. GPIO_CLR_RIS_TRIG23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLRRIS3	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 3 bits.
15:0	CLRRIS2	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 2 bits.

5.6.2.21 GPIO_SET_FAL_TRIG23 Register

5.6.2.21.1 GPIO_SET_FAL_TRIG23 Register (Offset = 54h) [reset = 0h]

Set Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1110. Instance Table

Instance Name	Physical Address
GPIO0	5200 0054h
GPIO1	5200 1054h

Figure 5-552. GPIO_SET_FAL_TRIG23 Name Register

31	30	29	28	27	26	25	24
SETFAL3							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETFAL3							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETFAL2							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETFAL2							
R/W1TS							
0h							

Table 5-1111. GPIO_SET_FAL_TRIG23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETFAL3	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 3 bits.
15:0	SETFAL2	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 2 bits.

5.6.2.22 GPIO_CLR_FAL_TRIG23 Register

5.6.2.22.1 GPIO_CLR_FAL_TRIG23 Register (Offset = 58h) [reset = 0h]

Clear Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1112. Instance Table

Instance Name	Physical Address
GPIO0	5200 0058h
GPIO1	5200 1058h

Figure 5-553. GPIO_CLR_FAL_TRIG23 Name Register

31	30	29	28	27	26	25	24
CLR_FAL3							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLR_FAL3							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLR_FAL2							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR_FAL2							
R/W1TC							
0h							

Table 5-1113. GPIO_CLR_FAL_TRIG23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLR_FAL3	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 3 bits.
15:0	CLR_FAL2	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 2 bits.

5.6.2.23 GPIO_INTSTAT23 Register

5.6.2.23.1 GPIO_INTSTAT23 Register (Offset = 5Ch) [reset = 0h]

Bank Interrupt Status Register.

Return to [Summary Table](#)

Table 5-1114. Instance Table

Instance Name	Physical Address
GPIO0	5200 005Ch
GPIO1	5200 105Ch

Figure 5-554. GPIO_INTSTAT23 Name Register

31	30	29	28	27	26	25	24
STAT3							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
STAT3							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
STAT2							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
STAT2							
R/W1TC							
0h							

Table 5-1115. GPIO_INTSTAT23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	STAT3	R/W1TC	0h	Status of GPIO bank 2 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.
15:0	STAT2	R/W1TC	0h	Status of GPIO bank 2 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.

5.6.2.24 GPIO_DIR45 Register

5.6.2.24.1 GPIO_DIR45 Register (Offset = 60h) [reset = FFFFFFFFh]

Direction Register.

Return to [Summary Table](#)

Table 5-1116. Instance Table

Instance Name	Physical Address
GPIO0	5200 0060h
GPIO1	5200 1060h

Figure 5-555. GPIO_DIR45 Name Register

31	30	29	28	27	26	25	24
DIR5							
R/W							
FFFFFFh							
23	22	21	20	19	18	17	16
DIR5							
R/W							
FFFFFFh							
15	14	13	12	11	10	9	8
DIR4							
R/W							
FFFFFFh							
7	6	5	4	3	2	1	0
DIR4							
R/W							
FFFFFFh							

Table 5-1117. GPIO_DIR45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DIR5	R/W	FFFFFFh	Direction of GPIO bank 5 bits, 0 = output, 1 = input.
15:0	DIR4	R/W	FFFFFFh	Direction of GPIO bank 4 bits, 0 = output, 1 = input.

5.6.2.25 GPIO_OUT_DATA45 Register

5.6.2.25.1 GPIO_OUT_DATA45 Register (Offset = 64h) [reset = 0h]

Output Drive State Register.

Return to [Summary Table](#)

Table 5-1118. Instance Table

Instance Name	Physical Address
GPIO0	5200 0064h
GPIO1	5200 1064h

Figure 5-556. GPIO_OUT_DATA45 Name Register

31	30	29	28	27	26	25	24
OUT5							
R/W							
0h							
23	22	21	20	19	18	17	16
OUT5							
R/W							
0h							
15	14	13	12	11	10	9	8
OUT4							
R/W							
0h							
7	6	5	4	3	2	1	0
OUT4							
R/W							
0h							

Table 5-1119. GPIO_OUT_DATA45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	OUT5	R/W	0h	Output drive state of GPIO bank 5 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.
15:0	OUT4	R/W	0h	Output drive state of GPIO bank 4 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.

5.6.2.26 GPIO_SET_DATA45 Register

5.6.2.26.1 GPIO_SET_DATA45 Register (Offset = 68h) [reset = 0h]

Set Output Drive State Register.

Return to [Summary Table](#)

Table 5-1120. Instance Table

Instance Name	Physical Address
GPIO0	5200 0068h
GPIO1	5200 1068h

Figure 5-557. GPIO_SET_DATA45 Name Register

31	30	29	28	27	26	25	24
SET5							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SET5							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SET4							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SET4							
R/W1TS							
0h							

Table 5-1121. GPIO_SET_DATA45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SET5	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 5 bits. Reading it returns the output drive state.
15:0	SET4	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 4 bits. Reading it returns the output drive state.

5.6.2.27 GPIO_CLR_DATA45 Register

5.6.2.27.1 GPIO_CLR_DATA45 Register (Offset = 6Ch) [reset = 0h]

Clear Output Drive State Register.

Return to [Summary Table](#)

Table 5-1122. Instance Table

Instance Name	Physical Address
GPIO0	5200 006Ch
GPIO1	5200 106Ch

Figure 5-558. GPIO_CLR_DATA45 Name Register

31	30	29	28	27	26	25	24
CLR5							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLR5							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLR4							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR4							
R/W1TC							
0h							

Table 5-1123. GPIO_CLR_DATA45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLR5	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.
15:0	CLR4	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.

5.6.2.28 GPIO_IN_DATA45 Register

5.6.2.28.1 GPIO_IN_DATA45 Register (Offset = 70h) [reset = 0h]

Bank Status Register.

Return to [Summary Table](#)

Table 5-1124. Instance Table

Instance Name	Physical Address
GPIO0	5200 0070h
GPIO1	5200 1070h

Figure 5-559. GPIO_IN_DATA45 Name Register

31	30	29	28	27	26	25	24
IN5							
R							
0h							
23	22	21	20	19	18	17	16
IN5							
R							
0h							
15	14	13	12	11	10	9	8
IN4							
R							
0h							
7	6	5	4	3	2	1	0
IN4							
R							
0h							

Table 5-1125. GPIO_IN_DATA45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IN5	R	0h	Status of GPIO bank 5 bits.
15:0	IN4	R	0h	Status of GPIO bank 4 bits.

5.6.2.29 GPIO_SET_RIS_TRIG45 Register

5.6.2.29.1 GPIO_SET_RIS_TRIG45 Register (Offset = 74h) [reset = 0h]

Set Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1126. Instance Table

Instance Name	Physical Address
GPIO0	5200 0074h
GPIO1	5200 1074h

Figure 5-560. GPIO_SET_RIS_TRIG45 Name Register

31	30	29	28	27	26	25	24
SETRIS5							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETRIS5							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETRIS4							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETRIS4							
R/W1TS							
0h							

Table 5-1127. GPIO_SET_RIS_TRIG45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETRIS5	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 5 bits.
15:0	SETRIS4	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 4 bits.

5.6.2.30 GPIO_CLR_RIS_TRIG45 Register

5.6.2.30.1 GPIO_CLR_RIS_TRIG45 Register (Offset = 78h) [reset = 0h]

Clear Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1128. Instance Table

Instance Name	Physical Address
GPIO0	5200 0078h
GPIO1	5200 1078h

Figure 5-561. GPIO_CLR_RIS_TRIG45 Name Register

31	30	29	28	27	26	25	24
CLRRIS5							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLRRIS5							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLRRIS4							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLRRIS4							
R/W1TC							
0h							

Table 5-1129. GPIO_CLR_RIS_TRIG45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLRRIS5	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 5 bits.
15:0	CLRRIS4	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 4 bits.

5.6.2.31 GPIO_SET_FAL_TRIG45 Register

5.6.2.31.1 GPIO_SET_FAL_TRIG45 Register (Offset = 7Ch) [reset = 0h]

Set Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1130. Instance Table

Instance Name	Physical Address
GPIO0	5200 007Ch
GPIO1	5200 107Ch

Figure 5-562. GPIO_SET_FAL_TRIG45 Name Register

31	30	29	28	27	26	25	24
SETFAL5							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETFAL5							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETFAL4							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETFAL4							
R/W1TS							
0h							

Table 5-1131. GPIO_SET_FAL_TRIG45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETFAL5	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 5 bits.
15:0	SETFAL4	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 4 bits.

5.6.2.32 GPIO_CLR_FAL_TRIG45 Register

5.6.2.32.1 GPIO_CLR_FAL_TRIG45 Register (Offset = 80h) [reset = 0h]

Clear Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1132. Instance Table

Instance Name	Physical Address
GPIO0	5200 0080h
GPIO1	5200 1080h

Figure 5-563. GPIO_CLR_FAL_TRIG45 Name Register

31	30	29	28	27	26	25	24
CLR5FAL5							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLR5FAL5							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLR4FAL4							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR4FAL4							
R/W1TC							
0h							

Table 5-1133. GPIO_CLR_FAL_TRIG45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLR5FAL5	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 5 bits.
15:0	CLR4FAL4	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 4 bits.

5.6.2.33 GPIO_INTSTAT45 Register

5.6.2.33.1 GPIO_INTSTAT45 Register (Offset = 84h) [reset = 0h]

Bank Interrupt Status Register.

Return to [Summary Table](#)

Table 5-1134. Instance Table

Instance Name	Physical Address
GPIO0	5200 0084h
GPIO1	5200 1084h

Figure 5-564. GPIO_INTSTAT45 Name Register

31	30	29	28	27	26	25	24
STAT5							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
STAT5							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
STAT4							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
STAT4							
R/W1TC							
0h							

Table 5-1135. GPIO_INTSTAT45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	STAT5	R/W1TC	0h	Status of GPIO bank 4 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.
15:0	STAT4	R/W1TC	0h	Status of GPIO bank 4 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.

5.6.2.34 GPIO_DIR67 Register

5.6.2.34.1 GPIO_DIR67 Register (Offset = 88h) [reset = FFFFFFFFh]

Direction Register.

Return to [Summary Table](#)

Table 5-1136. Instance Table

Instance Name	Physical Address
GPIO0	5200 0088h
GPIO1	5200 1088h

Figure 5-565. GPIO_DIR67 Name Register

31	30	29	28	27	26	25	24
DIR7							
R/W							
FFFFFFh							
23	22	21	20	19	18	17	16
DIR7							
R/W							
FFFFFFh							
15	14	13	12	11	10	9	8
DIR6							
R/W							
FFFFFFh							
7	6	5	4	3	2	1	0
DIR6							
R/W							
FFFFFFh							

Table 5-1137. GPIO_DIR67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DIR7	R/W	FFFFFFh	Direction of GPIO bank 7 bits, 0 = output, 1 = input.
15:0	DIR6	R/W	FFFFFFh	Direction of GPIO bank 6 bits, 0 = output, 1 = input.

5.6.2.35 GPIO_OUT_DATA67 Register

5.6.2.35.1 GPIO_OUT_DATA67 Register (Offset = 8Ch) [reset = 0h]

Output Drive State Register.

Return to [Summary Table](#)

Table 5-1138. Instance Table

Instance Name	Physical Address
GPIO0	5200 008Ch
GPIO1	5200 108Ch

Figure 5-566. GPIO_OUT_DATA67 Name Register

31	30	29	28	27	26	25	24
OUT7							
R/W							
0h							
23	22	21	20	19	18	17	16
OUT7							
R/W							
0h							
15	14	13	12	11	10	9	8
OUT6							
R/W							
0h							
7	6	5	4	3	2	1	0
OUT6							
R/W							
0h							

Table 5-1139. GPIO_OUT_DATA67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	OUT7	R/W	0h	Output drive state of GPIO bank 7 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.
15:0	OUT6	R/W	0h	Output drive state of GPIO bank 6 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.

5.6.2.36 GPIO_SET_DATA67 Register

5.6.2.36.1 GPIO_SET_DATA67 Register (Offset = 90h) [reset = 0h]

Set Output Drive State Register.

Return to [Summary Table](#)

Table 5-1140. Instance Table

Instance Name	Physical Address
GPIO0	5200 0090h
GPIO1	5200 1090h

Figure 5-567. GPIO_SET_DATA67 Name Register

31	30	29	28	27	26	25	24
SET7							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SET7							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SET6							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SET6							
R/W1TS							
0h							

Table 5-1141. GPIO_SET_DATA67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SET7	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 7 bits. Reading it returns the output drive state.
15:0	SET6	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 6 bits. Reading it returns the output drive state.

5.6.2.37 GPIO_CLR_DATA67 Register

5.6.2.37.1 GPIO_CLR_DATA67 Register (Offset = 94h) [reset = 0h]

Clear Output Drive State Register.

Return to [Summary Table](#)

Table 5-1142. Instance Table

Instance Name	Physical Address
GPIO0	5200 0094h
GPIO1	5200 1094h

Figure 5-568. GPIO_CLR_DATA67 Name Register

31	30	29	28	27	26	25	24
CLR7							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLR7							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLR6							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR6							
R/W1TC							
0h							

Table 5-1143. GPIO_CLR_DATA67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLR7	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.
15:0	CLR6	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.

5.6.2.38 GPIO_IN_DATA67 Register
5.6.2.38.1 GPIO_IN_DATA67 Register (Offset = 98h) [reset = 0h]

Bank Status Register.

 Return to [Summary Table](#)
Table 5-1144. Instance Table

Instance Name	Physical Address
GPIO0	5200 0098h
GPIO1	5200 1098h

Figure 5-569. GPIO_IN_DATA67 Name Register

31	30	29	28	27	26	25	24
IN7							
R							
0h							
23	22	21	20	19	18	17	16
IN7							
R							
0h							
15	14	13	12	11	10	9	8
IN6							
R							
0h							
7	6	5	4	3	2	1	0
IN6							
R							
0h							

Table 5-1145. GPIO_IN_DATA67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IN7	R	0h	Status of GPIO bank 7 bits.
15:0	IN6	R	0h	Status of GPIO bank 6 bits.

5.6.2.39 GPIO_SET_RIS_TRIG67 Register

5.6.2.39.1 GPIO_SET_RIS_TRIG67 Register (Offset = 9Ch) [reset = 0h]

Set Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1146. Instance Table

Instance Name	Physical Address
GPIO0	5200 009Ch
GPIO1	5200 109Ch

Figure 5-570. GPIO_SET_RIS_TRIG67 Name Register

31	30	29	28	27	26	25	24
SETRIS7							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETRIS7							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETRIS6							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETRIS6							
R/W1TS							
0h							

Table 5-1147. GPIO_SET_RIS_TRIG67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETRIS7	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 7 bits.
15:0	SETRIS6	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 6 bits.

5.6.2.40 GPIO_CLR_RIS_TRIG67 Register

5.6.2.40.1 GPIO_CLR_RIS_TRIG67 Register (Offset = A0h) [reset = 0h]

Clear Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1148. Instance Table

Instance Name	Physical Address
GPIO0	5200 00A0h
GPIO1	5200 10A0h

Figure 5-571. GPIO_CLR_RIS_TRIG67 Name Register

31	30	29	28	27	26	25	24
CLRRIS7							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLRRIS7							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLRRIS6							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLRRIS6							
R/W1TC							
0h							

Table 5-1149. GPIO_CLR_RIS_TRIG67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLRRIS7	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 7 bits.
15:0	CLRRIS6	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 6 bits.

5.6.2.41 GPIO_SET_FAL_TRIG67 Register

5.6.2.41.1 GPIO_SET_FAL_TRIG67 Register (Offset = A4h) [reset = 0h]

Set Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1150. Instance Table

Instance Name	Physical Address
GPIO0	5200 00A4h
GPIO1	5200 10A4h

Figure 5-572. GPIO_SET_FAL_TRIG67 Name Register

31	30	29	28	27	26	25	24
SETFAL7							
R/W1TS							
0h							
23	22	21	20	19	18	17	16
SETFAL7							
R/W1TS							
0h							
15	14	13	12	11	10	9	8
SETFAL6							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETFAL6							
R/W1TS							
0h							

Table 5-1151. GPIO_SET_FAL_TRIG67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SETFAL7	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 7 bits.
15:0	SETFAL6	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 6 bits.

5.6.2.42 GPIO_CLR_FAL_TRIG67 Register

5.6.2.42.1 GPIO_CLR_FAL_TRIG67 Register (Offset = A8h) [reset = 0h]

Clear Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1152. Instance Table

Instance Name	Physical Address
GPIO0	5200 00A8h
GPIO1	5200 10A8h

Figure 5-573. GPIO_CLR_FAL_TRIG67 Name Register

31	30	29	28	27	26	25	24
CLR_FAL7							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
CLR_FAL7							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
CLR_FAL6							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR_FAL6							
R/W1TC							
0h							

Table 5-1153. GPIO_CLR_FAL_TRIG67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CLR_FAL7	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 7 bits.
15:0	CLR_FAL6	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 6 bits.

5.6.2.43 GPIO_INTSTAT67 Register

5.6.2.43.1 GPIO_INTSTAT67 Register (Offset = ACh) [reset = 0h]

Bank Interrupt Status Register.

Return to [Summary Table](#)

Table 5-1154. Instance Table

Instance Name	Physical Address
GPIO0	5200 00ACh
GPIO1	5200 10ACh

Figure 5-574. GPIO_INTSTAT67 Name Register

31	30	29	28	27	26	25	24
STAT7							
R/W1TC							
0h							
23	22	21	20	19	18	17	16
STAT7							
R/W1TC							
0h							
15	14	13	12	11	10	9	8
STAT6							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
STAT6							
R/W1TC							
0h							

Table 5-1155. GPIO_INTSTAT67 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	STAT7	R/W1TC	0h	Status of GPIO bank 6 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.
15:0	STAT6	R/W1TC	0h	Status of GPIO bank 6 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.

5.6.2.44 GPIO_DIR8 Register

5.6.2.44.1 GPIO_DIR8 Register (Offset = B0h) [reset = FFFFFFFh]

Direction Register.

Return to [Summary Table](#)

Table 5-1156. Instance Table

Instance Name	Physical Address
GPIO0	5200 00B0h
GPIO1	5200 10B0h

Figure 5-575. GPIO_DIR8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
FFFFFFh							
23	22	21	20	19	18	17	16
RESERVED							
R							
FFFFFFh							
15	14	13	12	11	10	9	8
DIR8							
R/W							
FFFFFFh							
7	6	5	4	3	2	1	0
DIR8							
R/W							
FFFFFFh							

Table 5-1157. GPIO_DIR8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	FFFFFFh	RESERVED
15:0	DIR8	R/W	FFFFFFh	Direction of GPIO bank 8 bits, 0 = output, 1 = input.

5.6.2.45 GPIO_OUT_DATA8 Register

5.6.2.45.1 GPIO_OUT_DATA8 Register (Offset = B4h) [reset = 0h]

Output Drive State Register.

Return to [Summary Table](#)

Table 5-1158. Instance Table

Instance Name	Physical Address
GPIO0	5200 00B4h
GPIO1	5200 10B4h

Figure 5-576. GPIO_OUT_DATA8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
OUT8							
R/W							
0h							
7	6	5	4	3	2	1	0
OUT8							
R/W							
0h							

Table 5-1159. GPIO_OUT_DATA8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	OUT8	R/W	0h	Output drive state of GPIO bank 8 bits, does not effect operation when it is configured as input. Reading it returns the output drive state.

5.6.2.46 GPIO_SET_DATA8 Register

5.6.2.46.1 GPIO_SET_DATA8 Register (Offset = B8h) [reset = 0h]

Set Output Drive State Register.

Return to [Summary Table](#)

Table 5-1160. Instance Table

Instance Name	Physical Address
GPIO0	5200 00B8h
GPIO1	5200 10B8h

Figure 5-577. GPIO_SET_DATA8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
SET8							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SET8							
R/W1TS							
0h							

Table 5-1161. GPIO_SET_DATA8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	SET8	R/W1TS	0h	Writing 1 sets the output drive state of GPIO bank 8 bits. Reading it returns the output drive state.

5.6.2.47 GPIO_CLR_DATA8 Register

5.6.2.47.1 GPIO_CLR_DATA8 Register (Offset = BCh) [reset = 0h]

Clear Output Drive State Register.

Return to [Summary Table](#)

Table 5-1162. Instance Table

Instance Name	Physical Address
GPIO0	5200 00BCh
GPIO1	5200 10BCh

Figure 5-578. GPIO_CLR_DATA8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
CLR8							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLR8							
R/W1TC							
0h							

Table 5-1163. GPIO_CLR_DATA8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	CLR8	R/W1TC	0h	Writing 1 clears the output drive state of GPIO. Reading it returns the output drive state.

5.6.2.48 GPIO_IN_DATA8 Register

5.6.2.48.1 GPIO_IN_DATA8 Register (Offset = C0h) [reset = 0h]

Bank Status Register.

Return to [Summary Table](#)

Table 5-1164. Instance Table

Instance Name	Physical Address
GPIO0	5200 00C0h
GPIO1	5200 10C0h

Figure 5-579. GPIO_IN_DATA8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
IN8							
R							
0h							
7	6	5	4	3	2	1	0
IN8							
R							
0h							

Table 5-1165. GPIO_IN_DATA8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	IN8	R	0h	Status of GPIO bank 8 bits.

5.6.2.49 GPIO_SET_RIS_TRIG8 Register

5.6.2.49.1 GPIO_SET_RIS_TRIG8 Register (Offset = C4h) [reset = 0h]

Set Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1166. Instance Table

Instance Name	Physical Address
GPIO0	5200 00C4h
GPIO1	5200 10C4h

Figure 5-580. GPIO_SET_RIS_TRIG8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
SETRIS8							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETRIS8							
R/W1TS							
0h							

Table 5-1167. GPIO_SET_RIS_TRIG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	SETRIS8	R/W1TS	0h	Writing 1 enables rising edge detection for GPIO bank 8 bits.

5.6.2.50 GPIO_CLR_RIS_TRIG8 Register

5.6.2.50.1 GPIO_CLR_RIS_TRIG8 Register (Offset = C8h) [reset = 0h]

Clear Rising Edge Detection Register.

Return to [Summary Table](#)

Table 5-1168. Instance Table

Instance Name	Physical Address
GPIO0	5200 00C8h
GPIO1	5200 10C8h

Figure 5-581. GPIO_CLR_RIS_TRIG8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CLRRIS8							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLRRIS8							
R/W1TC							
0h							

Table 5-1169. GPIO_CLR_RIS_TRIG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	CLRRIS8	R/W1TC	0h	Writing 1 clears rising edge detection for GPIO bank 8 bits.

5.6.2.51 GPIO_SET_FAL_TRIG8 Register

5.6.2.51.1 GPIO_SET_FAL_TRIG8 Register (Offset = CCh) [reset = 0h]

Set Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1170. Instance Table

Instance Name	Physical Address
GPIO0	5200 00CCh
GPIO1	5200 10CCh

Figure 5-582. GPIO_SET_FAL_TRIG8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
SETFAL8							
R/W1TS							
0h							
7	6	5	4	3	2	1	0
SETFAL8							
R/W1TS							
0h							

Table 5-1171. GPIO_SET_FAL_TRIG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	SETFAL8	R/W1TS	0h	Writing 1 enables falling edge detection for for GPIO bank 8 bits.

5.6.2.52 GPIO_CLR_FAL_TRIG8 Register

5.6.2.52.1 GPIO_CLR_FAL_TRIG8 Register (Offset = D0h) [reset = 0h]

Clear Falling Edge Detection Register.

Return to [Summary Table](#)

Table 5-1172. Instance Table

Instance Name	Physical Address
GPIO0	5200 00D0h
GPIO1	5200 10D0h

Figure 5-583. GPIO_CLR_FAL_TRIG8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
CLRFAL8							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
CLRFAL8							
R/W1TC							
0h							

Table 5-1173. GPIO_CLR_FAL_TRIG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	NONE	0h	Reserved
15:0	CLRFAL8	R/W1TC	0h	Writing 1 clears falling edge detection for for GPIO bank 8 bits.

5.6.2.53 GPIO_INTSTAT8 Register

5.6.2.53.1 GPIO_INTSTAT8 Register (Offset = D4h) [reset = 0h]

Bank Interrupt Status Register.

Return to [Summary Table](#)

Table 5-1174. Instance Table

Instance Name	Physical Address
GPIO0	5200 00D4h
GPIO1	5200 10D4h

Figure 5-584. GPIO_INTSTAT8 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
STAT8							
R/W1TC							
0h							
7	6	5	4	3	2	1	0
STAT8							
R/W1TC							
0h							

Table 5-1175. GPIO_INTSTAT8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	STAT8	R/W1TC	0h	Status of GPIO bank 8 bits interrupt. Reading back 1 = interrupt occurred. 0 = interrupt hasnt occurred since last cleared. Writing 1 clears the corresponding interrupt status.

5.7 GPIO_XBAR_INTR

GPIO_XBAR_INTR

5.7.1 GPIO_XBAR_INTR Summaries

GPIO_XBAR_INTR Summaries

Table 5-1176. GPIO_XBAR_INTR Registers, Base Address=52E0 2000h, Length=256

Offset	Length	Register Name	GPIO_XBAR_INTR Physical Address
0h	32	GPIO_XBAR_INTR_PID	52E0 2000h
4h	32	GPIO_XBAR_INTR_MUXCNTL_J	52E0 2004h + formula

5.7.2 GPIO_XBAR_INTR Registers

GPIO_XBAR_INTR Registers

5.7.2.1 GPIO_XBAR_INTR_PID Register

5.7.2.1.1 GPIO_XBAR_INTR_PID Register (Offset = 0h) [reset = 66948100h]

Identification register.

Return to [Summary Table](#)

Table 5-1177. Instance Table

Instance Name	Physical Address
GPIO_XBAR_INTR	52E0 2000h

Figure 5-585. GPIO_XBAR_INTR_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNCTION			
R		R		R			
1h		2h		694h			
23	22	21	20	19	18	17	16
FUNCTION							
R							
694h							
15	14	13	12	11	10	9	8
RTLVER				MAJREV			
R				R			
10h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINREV					
R		R					
0h		0h					

Table 5-1178. GPIO_XBAR_INTR_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	FUNCTION	R	694h	function
15:11	RTLVER	R	10h	Rtl version
10:8	MAJREV	R	1h	major version
7:6	CUSTOM	R	0h	custom id
5:0	MINREV	R	0h	minor version

5.7.2.2 GPIO_XBAR_INTR_MUXCNTL_J Register

5.7.2.2.1 GPIO_XBAR_INTR_MUXCNTL_J Register (Offset = 4h) [reset = 0h]

Interrupt mux control register.

Return to [Summary Table](#)

Table 5-1179. Instance Table

Instance Name	Physical Address
GPIO_XBAR_INTR	52E0 2004h + formula

Figure 5-586. GPIO_XBAR_INTR_MUXCNTL_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							INT_ENABLE
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
MUX_CNTL							
R/W							
0h							

Table 5-1180. GPIO_XBAR_INTR_MUXCNTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	INT_ENABLE	R/W	0h	Interrupt <i>j</i> Output Enable.
15:8	RESERVED	NONE	0h	Reserved
7:0	MUX_CNTL	R/W	0h	Mux Control for Interrupt <i>j</i> .

5.8 OSPI1

OSPI1

5.8.1 OSPI1 Summaries

OSPI1 Summaries

Table 5-1181. OSPI_CFG Registers, Base Address=53A0 0000h, Length=512

Offset	Length	Register Name	OSPI1 Physical Address
0h	32	OSPI_CFG_PID	53A0 0000h
4h	32	OSPI_CFG_CTRL	53A0 0004h
8h	32	OSPI_CFG_STAT	53A0 0008h
20h	32	OSPI_CFG_EOI	53A0 0020h

Table 5-1182. OSPI0_ECC_AGGR Registers, Base Address=53A0 1000h, Length=1024

Offset	Length	Register Name	OSPI1 Physical Address
0h	32	OSPI0_ECC_AGGR_REV	53A0 1000h
8h	32	OSPI0_ECC_AGGR_VECTOR	53A0 1008h
Ch	32	OSPI0_ECC_AGGR_STAT	53A0 100Ch
10h	32	OSPI0_ECC_AGGR_RESERVED_SVBUS_J	53A0 1010h + formula
3Ch	32	OSPI0_ECC_AGGR_SEC_EOI_REG	53A0 103Ch
40h	32	OSPI0_ECC_AGGR_SEC_STATUS_REG0	53A0 1040h
80h	32	OSPI0_ECC_AGGR_SEC_ENABLE_SET_REG0	53A0 1080h
C0h	32	OSPI0_ECC_AGGR_SEC_ENABLE_CLR_REG0	53A0 10C0h
13Ch	32	OSPI0_ECC_AGGR_DED_EOI_REG	53A0 113Ch
140h	32	OSPI0_ECC_AGGR_DED_STATUS_REG0	53A0 1140h
180h	32	OSPI0_ECC_AGGR_DED_ENABLE_SET_REG0	53A0 1180h
1C0h	32	OSPI0_ECC_AGGR_DED_ENABLE_CLR_REG0	53A0 11C0h
200h	32	OSPI0_ECC_AGGR_AGGR_ENABLE_SET	53A0 1200h
204h	32	OSPI0_ECC_AGGR_AGGR_ENABLE_CLR	53A0 1204h
208h	32	OSPI0_ECC_AGGR_AGGR_STATUS_SET	53A0 1208h
20Ch	32	OSPI0_ECC_AGGR_AGGR_STATUS_CLR	53A0 120Ch

Table 5-1183. OSPI_FLASH_CFG Registers, Base Address=53A0 2000h, Length=256

Offset	Length	Register Name	OSPI1 Physical Address
0h	32	OSPI_FLASH_CFG_CONFIG_REG	53A0 2000h
4h	32	OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG	53A0 2004h
8h	32	OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG	53A0 2008h
Ch	32	OSPI_FLASH_CFG_DEV_DELAY_REG	53A0 200Ch
10h	32	OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG	53A0 2010h
14h	32	OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG	53A0 2014h
18h	32	OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG	53A0 2018h
1Ch	32	OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG	53A0 201Ch
20h	32	OSPI_FLASH_CFG_DMA_PERIPH_CONFIG_REG	53A0 2020h
24h	32	OSPI_FLASH_CFG_REMAP_ADDR_REG	53A0 2024h
28h	32	OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG	53A0 2028h
2Ch	32	OSPI_FLASH_CFG_SRAM_FILL_REG	53A0 202Ch
30h	32	OSPI_FLASH_CFG_TX_THRESH_REG	53A0 2030h

Table 5-1183. OSPI_FLASH_CFG Registers, Base Address=53A0 2000h, Length=256 (continued)

Offset	Length	Register Name	OSPI1 Physical Address
34h	32	OSPI_FLASH_CFG_RX_THRESH_REG	53A0 2034h
38h	32	OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG	53A0 2038h
3Ch	32	OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG	53A0 203Ch
40h	32	OSPI_FLASH_CFG_IRQ_STATUS_REG	53A0 2040h
44h	32	OSPI_FLASH_CFG_IRQ_MASK_REG	53A0 2044h
50h	32	OSPI_FLASH_CFG_LOWER_WR_PROT_REG	53A0 2050h
54h	32	OSPI_FLASH_CFG_UPPER_WR_PROT_REG	53A0 2054h
58h	32	OSPI_FLASH_CFG_WR_PROT_CTRL_REG	53A0 2058h
60h	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG	53A0 2060h
64h	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG	53A0 2064h
68h	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG	53A0 2068h
6Ch	32	OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG	53A0 206Ch
70h	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG	53A0 2070h
74h	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG	53A0 2074h
78h	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG	53A0 2078h
7Ch	32	OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG	53A0 207Ch
80h	32	OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG	53A0 2080h
8Ch	32	OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG	53A0 208Ch
90h	32	OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG	53A0 2090h
94h	32	OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG	53A0 2094h
A0h	32	OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG	53A0 20A0h
A4h	32	OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG	53A0 20A4h
A8h	32	OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG	53A0 20A8h
ACh	32	OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG	53A0 20ACh
B0h	32	OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG	53A0 20B0h
B4h	32	OSPI_FLASH_CFG_PHY_CONFIGURATION_REG	53A0 20B4h
B8h	32	OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG	53A0 20B8h
BCh	32	OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG	53A0 20BCh
C0h	32	OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG	53A0 20C0h
E0h	32	OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG	53A0 20E0h
E4h	32	OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG	53A0 20E4h
FCh	32	OSPI_FLASH_CFG_MODULE_ID_REG	53A0 20FCh

Table 5-1184. DATA_REG0 Registers, Base Address=A000 0000h, Length=134217728

Offset	Length	Register Name	OSPI1 Physical Address
0h	32	DATA_REG0_HPB_DATA_MEM_J	A000 0000h + formula

5.8.2 OSPI1 Registers

OSPI1 Registers

5.8.2.1 OSPI_CFG_PID Register

5.8.2.1.1 OSPI_CFG_PID Register (Offset = 0h) [reset = 68748100h]

The Revision Register contains the major and minor revisions for the module.

Return to [Summary Table](#)

Table 5-1185. Instance Table

Instance Name	Physical Address
OSPI1	53A0 0000h

Figure 5-587. OSPI_CFG_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		874h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
874h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
10h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		0h					

Table 5-1186. OSPI_CFG_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	MODULE_ID	R	874h	Module ID
15:11	RTL	R	10h	RTL revision. Will vary depending on release.
10:8	MAJOR	R	1h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	0h	Minor revision

5.8.2.2 OSPI_CFG_CTRL Register

5.8.2.2.1 OSPI_CFG_CTRL Register (Offset = 4h) [reset = 0h]

The Control Register contains general control bits for the ospi.

Return to [Summary Table](#)

Table 5-1187. Instance Table

Instance Name	Physical Address
OSPI1	53A0 0004h

Figure 5-588. OSPI_CFG_CTRL Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
RESERVED				PIPELINE_MODE_FLUSH	RESERVED			
NONE				R/W	NONE			
0h				0h	0h			

Table 5-1188. OSPI_CFG_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3	PIPELINE_MODE_FLUSH	R/W	0h	1 - Flush Cadence Flash Controller FIFO by forcin gAHB SEL low. 0 - AHB Sel to Cadence Controller is 1
2:0	RESERVED	NONE	0h	Reserved

5.8.2.3 OSPI_CFG_STAT Register

5.8.2.3.1 OSPI_CFG_STAT Register (Offset = 8h) [reset = 0h]

The Status register provide general status bits for the ospi.

Return to [Summary Table](#)

Table 5-1189. Instance Table

Instance Name	Physical Address
OSPI1	53A0 0008h

Figure 5-589. OSPI_CFG_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						MEM_INIT_DONE	RESERVED
NONE						R	NONE
0h						0h	0h

Table 5-1190. OSPI_CFG_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	MEM_INIT_DONE	R	0h	0:Memory Initialization is in progress, 1:Memory Initialization Done
0	RESERVED	NONE	0h	Reserved

5.8.2.4 OSPI_CFG_EOI Register

5.8.2.4.1 OSPI_CFG_EOI Register (Offset = 20h) [reset = 0h]

End of Interrupt Register.

Return to [Summary Table](#)

Table 5-1191. Instance Table

Instance Name	Physical Address
OSPI1	53A0 0020h

Figure 5-590. OSPI_CFG_EOI Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOI							
W							
0h							

Table 5-1192. OSPI_CFG_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	EOI	W	0h	Write with bit position of targetted interrupt. (E.g. Ext TS is bit 0). Upon write, level interrupt will clear and if unserviced interrupt counter > 1 will issue another pulse interrupt

5.8.2.5 OSPI0_ECC_AGGR_REV Register

5.8.2.5.1 OSPI0_ECC_AGGR_REV Register (Offset = 0h) [reset = 66A03A01h]

Revision parameters.

Return to [Summary Table](#)

Table 5-1193. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1000h

Figure 5-591. OSPI0_ECC_AGGR_REV Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A0h							
15	14	13	12	11	10	9	8
REVRTL				REVMAJ			
R				R			
7h				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVMIN					
R		R					
0h		1h					

Table 5-1194. OSPI0_ECC_AGGR_REV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	MODULE_ID	R	6A0h	Module ID
15:11	REVRTL	R	7h	RTL version
10:8	REVMAJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVMIN	R	1h	Minor version

5.8.2.6 OSPI0_ECC_AGGR_VECTOR Register

5.8.2.6.1 OSPI0_ECC_AGGR_VECTOR Register (Offset = 8h) [reset = 0h]

ECC Vector Register.

Return to [Summary Table](#)

Table 5-1195. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1008h

Figure 5-592. OSPI0_ECC_AGGR_VECTOR Name Register

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_DONE
NONE							R/W1TC
0h							0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED					ECC_VECTOR	
R/W1TS	NONE					R/W	
0h	0h					0h	
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W							
0h							

Table 5-1196. OSPI0_ECC_AGGR_VECTOR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED	NONE	0h	Reserved
24	RD_SVBUS_DONE	R/W1TC	0h	Status to indicate if read on serial VBUS is complete, write of any value will clear this bit.
23:16	RD_SVBUS_ADDRESS	R/W	0h	Read address
15	RD_SVBUS	R/W1TS	0h	Write 1 to trigger a read on the serial VBUS
14:11	RESERVED	NONE	0h	Reserved
10:0	ECC_VECTOR	R/W	0h	Value written to select the corresponding ECC RAM for control or status

5.8.2.7 OSPI0_ECC_AGGR_STAT Register

5.8.2.7.1 OSPI0_ECC_AGGR_STAT Register (Offset = Ch) [reset = 1h]

Misc Status.

Return to [Summary Table](#)

Table 5-1197. Instance Table

Instance Name	Physical Address
OSPI1	53A0 100Ch

Figure 5-593. OSPI0_ECC_AGGR_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED					NUM_RAMs		
NONE					R		
0h					1h		
7	6	5	4	3	2	1	0
NUM_RAMs							
R							
1h							

Table 5-1198. OSPI0_ECC_AGGR_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED	NONE	0h	Reserved
10:0	NUM_RAMs	R	1h	Indicates the number of RAMs serviced by the ECC aggregator

5.8.2.8 OSPI0_ECC_AGGR_RESERVED_SVBUS_J Register
5.8.2.8.1 OSPI0_ECC_AGGR_RESERVED_SVBUS_J Register (Offset = 10h) [reset = 0h]

Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets.

Return to [Summary Table](#)

Table 5-1199. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1010h + formula

Figure 5-594. OSPI0_ECC_AGGR_RESERVED_SVBUS_J Name Register

31	30	29	28	27	26	25	24
DATA							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA							
R/W							
0h							

Table 5-1200. OSPI0_ECC_AGGR_RESERVED_SVBUS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA	R/W	0h	Serial VBUS register data

5.8.2.9 OSPI0_ECC_AGGR_SEC_EOI_REG Register

5.8.2.9.1 OSPI0_ECC_AGGR_SEC_EOI_REG Register (Offset = 3Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 5-1201. Instance Table

Instance Name	Physical Address
OSPI1	53A0 103Ch

Figure 5-595. OSPI0_ECC_AGGR_SEC_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 5-1202. OSPI0_ECC_AGGR_SEC_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

5.8.2.10 OSPI0_ECC_AGGR_SEC_STATUS_REG0 Register
5.8.2.10.1 OSPI0_ECC_AGGR_SEC_STATUS_REG0 Register (Offset = 40h) [reset = 0h]

Interrupt Status Register 0

 Return to [Summary Table](#)
Table 5-1203. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1040h

Figure 5-596. OSPI0_ECC_AGGR_SEC_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SRAM_PEND
NONE							R/W1TS
0h							0h

Table 5-1204. OSPI0_ECC_AGGR_SEC_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SRAM_PEND	R/W1TS	0h	Interrupt Pending Status for sram_pend

5.8.2.11 OSPI0_ECC_AGGR_SEC_ENABLE_SET_REG0 Register

5.8.2.11.1 OSPI0_ECC_AGGR_SEC_ENABLE_SET_REG0 Register (Offset = 80h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 5-1205. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1080h

Figure 5-597. OSPI0_ECC_AGGR_SEC_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SRAM_ENABLE_SET
NONE							R/W1TS
0h							0h

Table 5-1206. OSPI0_ECC_AGGR_SEC_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SRAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for sram_pend

5.8.2.12 OSPI0_ECC_AGGR_SEC_ENABLE_CLR_REG0 Register

5.8.2.12.1 OSPI0_ECC_AGGR_SEC_ENABLE_CLR_REG0 Register (Offset = C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 5-1207. Instance Table

Instance Name	Physical Address
OSPI1	53A0 10C0h

Figure 5-598. OSPI0_ECC_AGGR_SEC_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24	RESERVED	
NONE									
0h									
23	22	21	20	19	18	17	16	RESERVED	
NONE									
0h									
15	14	13	12	11	10	9	8	RESERVED	
NONE									
0h									
7	6	5	4	3	2	1	0	RESERVED	
RESERVED								SRAM_ENABLE_CLR	
NONE								R/W1TC	
0h								0h	

Table 5-1208. OSPI0_ECC_AGGR_SEC_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SRAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for sram_pend

5.8.2.13 OSPI0_ECC_AGGR_DED_EOI_REG Register

5.8.2.13.1 OSPI0_ECC_AGGR_DED_EOI_REG Register (Offset = 13Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 5-1209. Instance Table

Instance Name	Physical Address
OSPI1	53A0 113Ch

Figure 5-599. OSPI0_ECC_AGGR_DED_EOI_REG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
NONE							R/W1TS
0h							0h

Table 5-1210. OSPI0_ECC_AGGR_DED_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	EOI_WR	R/W1TS	0h	EOI Register

5.8.2.14 OSPI0_ECC_AGGR_DED_STATUS_REG0 Register

5.8.2.14.1 OSPI0_ECC_AGGR_DED_STATUS_REG0 Register (Offset = 140h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 5-1211. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1140h

Figure 5-600. OSPI0_ECC_AGGR_DED_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SRAM_PEND
NONE							R/W1TS
0h							0h

Table 5-1212. OSPI0_ECC_AGGR_DED_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SRAM_PEND	R/W1TS	0h	Interrupt Pending Status for sram_pend

5.8.2.15 OSPI0_ECC_AGGR_DED_ENABLE_SET_REG0 Register

5.8.2.15.1 OSPI0_ECC_AGGR_DED_ENABLE_SET_REG0 Register (Offset = 180h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 5-1213. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1180h

Figure 5-601. OSPI0_ECC_AGGR_DED_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SRAM_ENABLE_SET
NONE							R/W1TS
0h							0h

Table 5-1214. OSPI0_ECC_AGGR_DED_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SRAM_ENABLE_SET	R/W1TS	0h	Interrupt Enable Set Register for sram_pend

5.8.2.16 OSPI0_ECC_AGGR_DED_ENABLE_CLR_REG0 Register

5.8.2.16.1 OSPI0_ECC_AGGR_DED_ENABLE_CLR_REG0 Register (Offset = 1C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 5-1215. Instance Table

Instance Name	Physical Address
OSPI1	53A0 11C0h

Figure 5-602. OSPI0_ECC_AGGR_DED_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							SRAM_ENABL E_CLR
NONE							R/W1TC
0h							0h

Table 5-1216. OSPI0_ECC_AGGR_DED_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	SRAM_ENABLE_CLR	R/W1TC	0h	Interrupt Enable Clear Register for sram_pend

5.8.2.17 OSPI0_ECC_AGGR_AGGR_ENABLE_SET Register

5.8.2.17.1 OSPI0_ECC_AGGR_AGGR_ENABLE_SET Register (Offset = 200h) [reset = 0h]

AGGR interrupt enable set Register.

Return to [Summary Table](#)

Table 5-1217. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1200h

Figure 5-603. OSPI0_ECC_AGGR_AGGR_ENABLE_SET Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TS	R/W1TS			
0h						0h	0h			

Table 5-1218. OSPI0_ECC_AGGR_AGGR_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TS	0h	Interrupt enable set for svbus timeout errors
0	PARITY	R/W1TS	0h	Interrupt enable set for parity errors

5.8.2.18 OSPI0_ECC_AGGR_AGGR_ENABLE_CLR Register

5.8.2.18.1 OSPI0_ECC_AGGR_AGGR_ENABLE_CLR Register (Offset = 204h) [reset = 0h]

AGGR interrupt enable clear Register.

Return to [Summary Table](#)

Table 5-1219. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1204h

Figure 5-604. OSPI0_ECC_AGGR_AGGR_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
NONE						TIMEOUT	PARITY			
0h						R/W1TC	R/W1TC			
0h						0h	0h			

Table 5-1220. OSPI0_ECC_AGGR_AGGR_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	TIMEOUT	R/W1TC	0h	Interrupt enable clear for svbus timeout errors
0	PARITY	R/W1TC	0h	Interrupt enable clear for parity errors

5.8.2.19 OSPI0_ECC_AGGR_AGGR_STATUS_SET Register

5.8.2.19.1 OSPI0_ECC_AGGR_AGGR_STATUS_SET Register (Offset = 208h) [reset = 0h]

AGGR interrupt status set Register.

Return to [Summary Table](#)

Table 5-1221. Instance Table

Instance Name	Physical Address
OSPI1	53A0 1208h

Figure 5-605. OSPI0_ECC_AGGR_AGGR_STATUS_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WI		R/WI	
0h				0h		0h	

Table 5-1222. OSPI0_ECC_AGGR_AGGR_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WI	0h	Interrupt status set for svbus timeout errors
1:0	PARITY	R/WI	0h	Interrupt status set for parity errors

5.8.2.20 OSPI0_ECC_AGGR_AGGR_STATUS_CLR Register
5.8.2.20.1 OSPI0_ECC_AGGR_AGGR_STATUS_CLR Register (Offset = 20Ch) [reset = 0h]

AGGR interrupt status clear Register.

 Return to [Summary Table](#)
Table 5-1223. Instance Table

Instance Name	Physical Address
OSPI1	53A0 120Ch

Figure 5-606. OSPI0_ECC_AGGR_AGGR_STATUS_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				TIMEOUT		PARITY	
NONE				R/WD		R/WD	
0h				0h		0h	

Table 5-1224. OSPI0_ECC_AGGR_AGGR_STATUS_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:2	TIMEOUT	R/WD	0h	Interrupt status clear for svbus timeout errors
1:0	PARITY	R/WD	0h	Interrupt status clear for parity errors

5.8.2.21 OSPI_FLASH_CFG_CONFIG_REG Register

5.8.2.21.1 OSPI_FLASH_CFG_CONFIG_REG Register (Offset = 0h) [reset = 80780081h]

Octal-SPI Configuration Register.

Return to [Summary Table](#)

Table 5-1225. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2000h

Figure 5-607. OSPI_FLASH_CFG_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
IDLE_FLD	DUAL_BYTE_OPCODE_EN_FLD	CRC_ENABLE_FLD	CONFIG_RESV2_FLD		PIPELINE_PHY_FLD	ENABLE_DTR_PROTOCOL_FLD	
R	R/W	R/W	R		R/W	R/W	
1h	0h	0h	0h		0h	0h	
23	22	21	20	19	18	17	16
ENABLE_AHB_DECODER_FLD	MSTR_BAUD_DIV_FLD			ENTER_XIP_MODE_IMM_FLD	ENTER_XIP_MODE_FLD	ENB_AHB_ADDR_REMAP_FLD	
R/W	R/W			R/W	R/W	R/W	
0h	Fh			0h	0h	0h	
15	14	13	12	11	10	9	8
ENB_DMA_IF_FLD	WR_PROT_FLASH_FLD	PERIPH_CS_LINES_FLD			PERIPH_SEL_DEC_FLD	ENB_LEGACY_IP_MODE_FLD	
R/W	R/W	R/W			R/W	R/W	
0h	0h	0h			0h	0h	
7	6	5	4	3	2	1	0
ENB_DIR_ACC_CTLR_FLD	RESET_CFG_FLD	RESET_PIN_FLD	HOLD_PIN_FLD	PHY_MODE_ENABLE_FLD	SEL_CLK_PHASE_FLD	SEL_CLK_POL_FLD	ENB_SPI_FLD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	0h	0h	0h	0h	0h	0h	1h

Table 5-1226. OSPI_FLASH_CFG_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	IDLE_FLD	R	1h	Serial interface and low level SPI pipeline is IDLE: This is a STATUS read-only bit. Note this is a retimed signal, so there will be some inherent delay on the generation of this status signal.
30	DUAL_BYTE_OPCODE_EN_FLD	R/W	0h	Dual-byte Opcode Mode enable bit This bit is to be set in case the target Flash Device supports dual byte opcode [i.e. Macronix MX25]. It is applicable for Octal I/O Mode or Protocol only so should be set back to low if the device is configured to work in another SPI Mode. If enabled, the supplementing bytes are taken from Opcode Extension Register [Lower] and from Opcode Extension Register [Upper].
29	CRC_ENABLE_FLD	R/W	0h	CRC enable bit This bit is to be set in case the target Flash Device supports CRC [Macronix MX25]. It is applicable for Octal DDR Protocol only so should be set back to low if the device is configured to work in another SPI Mode.
28:26	CONFIG_RESV2_FLD	R	0h	Reserved
25	PIPELINE_PHY_FLD	R/W	0h	Pipeline PHY Mode enable: This bit is relevant only for configuration with PHY Module. It should be asserted to 1 between consecutive PHY pipeline reads transfers and de-asserted to 0 otherwise.
24	ENABLE_DTR_PROTOCOL_FLD	R/W	0h	Enable DTR Protocol: This bit should be set if device is configured to work in DTR protocol.

Table 5-1226. OSPI_FLASH_CFG_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	ENABLE_AHB_DECODE R_FLD	R/W	0h	Enable AHB Decoder: Value 0 : Active target is selected based on Peripheral Chip Select Lines [bits [13:10]]. Value=1 Active target is selected based on actual AHB address [the partition for each device is calculated with respect to bits [28:21] of Device Size Configuration Register]
22:19	MSTR_BAUD_DIV_FLD	R/W	Fh	Master Mode Baud Rate Divisor: SPI baud rate = (master reference clock) baud_rate_divisor. Where BD is: 4b0000 = /2 4b0001 = /4 4b0010 = /6 4b0011 = /8 4b0100 = /10 4b0101 = /12 .. 4b1111 = /32 While the PHY Mode is enabled, clock from DLL is granted and consequently forwarded into external FLASH Device. Its frequency is equal to ref_clk i.e., value of /1 is used in PHY mode. Set this register up before enabling the Octal-SPI controller.
18	ENTER_XIP_MODE_IMM _FLD	R/W	0h	Enter XIP Mode immediately: Value 0 : If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction. Value 1 : Operate the device in XIP mode immediately Use this register when the external device wakes up in XIP mode [as per the contents of its non- volatile configuration register]. The controller will assume the next READ instruction will be passed to the device as an XIP instruction, and therefore will not require the READ opcode to be transferred. Note: To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only after the next READ instruction is executed. Software therefore should ensure that at least one READ instruction is requested after resetting this bit in order to be sure that XIP mode is exited.
17	ENTER_XIP_MODE_FLD	R/W	0h	Enter XIP Mode on next READ: Value 0 : If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction. Value 1 : If XIP is disabled, then setting to 1 will inform the controller that the device is ready to enter XIP on the next READ instruction. The controller will therefore send the appropriate command sequence, including mode bits to cause the device to enter XIP mode. Use this register after the controller has ensured the FLASH device has been configured to be ready to enter XIP mode. Note : To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only AFTER the next READ instruction is executed. Software should therefore ensure that at least one READ instruction is requested after resetting this bit before it can be sure XIP mode in the device is exited.
16	ENB_AHB_ADDR_REMA P_FLD	R/W	0h	Enable AHB Address Re-mapping: [Direct Access Mode Only] When set to 1, the incoming AHB address will be adapted and sent to the FLASH device as [address + N], where N is the value stored in the remap address register.
15	ENB_DMA_IF_FLD	R/W	0h	Enable DMA Peripheral Interface: Set to 1 to enable the DMA handshaking logic. When enabled the controller will trigger DMA transfer requests via the DMA peripheral interface. Set to 0 to disable
14	WR_PROT_FLASH_FLD	R/W	0h	Write Protect Flash Pin: Set to drive the Write Protect pin of the FLASH device. This is resynchronized to the generated memory clock as necessary.

Table 5-1226. OSPI_FLASH_CFG_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:10	PERIPH_CS_LINES_FLD	R/W	0h	Peripheral Chip Select Lines: Peripheral chip select lines If pdec = 0, ss[3:0] are output thus: ss[3:0] n_ss_out[3:0] xxx0 1110xx01 1101x011 10110111 01111111 1111[no peripheral selected] else ss[3:0] directly drives n_ss_out[3:0]
9	PERIPH_SEL_DEC_FLD	R/W	0h	Peripheral select decode: 0 : only 1 of 4 selects n_ss_out[3:0] is active 1 : allow external 4-to-16 decode [n_ss_out = ss]
8	ENB_LEGACY_IP_MODE_FLD	R/W	0h	Legacy IP Mode Enable: 0 : Use Direct Access Controller/Indirect Access Controller 1 : legacy Mode is enabled. In this mode, any write to the controller via the AHB interface is serialized and sent to the FLASH device. Any valid AHB read will pop the internal RX-FIFO, retrieving data that was forwarded by the external FLASH device on the SPI lines, 4, 2 or 1 byte transfers are permitted and controlled via the HSIZE input.
7	ENB_DIR_ACC_CTLR_FLD	R/W	1h	Enable Direct Access Controller: 0 : disable the Direct Access Controller once current transfer of the data word [FF_W] is complete. 1 : enable the Direct Access Controller When the Direct Access Controller and Indirect Access Controller are both disabled, all AHB requested are completed with an error response.
6	RESET_CFG_FLD	R/W	0h	RESET pin configuration: 0 = RESET feature on DQ3 pin of the device 1 = RESET feature on dedicated pin of the device [controlling of 5th bit influences on reset_out output]
5	RESET_PIN_FLD	R/W	0h	Set to drive the RESET pin of the FLASH device and reset for de-activation of the RESET pin feature
4	HOLD_PIN_FLD	R/W	0h	Set to drive the HOLD pin of the FLASH device and reset for de-activation of the HOLD pin feature
3	PHY_MODE_ENABLE_FLD	R/W	0h	PHY mode enable: When enabled, the controller is informed that PHY Module is to be used for handling SPI transfers. This bit is relevant only for configuration with PHY Module.
2	SEL_CLK_PHASE_FLD	R/W	0h	Select Clock Phase: Selects whether the clock is in an active or inactive phase outside the SPI word. 0 : the SPI clock is active outside the word 1 : the SPI clock is inactive outside the word
1	SEL_CLK_POL_FLD	R/W	0h	Clock polarity outside SPI word: 0 : the SPI clock is quiescent low 1 : the SPI clock is quiescent high
0	ENB_SPI_FLD	R/W	1h	Octal-SPI Enable: 0 : disable the Octal-SPI, once current transfer of the data word [FF_W] is complete. 1 : enable the Octal-SPI, when spi_enable = 0, all output enables are inactive and all pins are set to input mode.

5.8.2.22 OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register

5.8.2.22.1 OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register (Offset = 4h) [reset = 3h]

Device Read Instruction Configuration Register.

Return to [Summary Table](#)

Table 5-1227. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2004h

Figure 5-608. OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
RD_INSTR_RESV5_FLD			DUMMY_RD_CLK_CYCLES_FLD				
R			R/W				
0h			0h				
23	22	21	20	19	18	17	16
RD_INSTR_RESV4_FLD			MODE_BIT_EN ABLE_FLD	RD_INSTR_RESV3_FLD		DATA_XFER_TYPE_EXT_MODE _FLD	
R			R/W	R		R/W	
0h			0h	0h		0h	
15	14	13	12	11	10	9	8
RD_INSTR_RESV2_FLD		ADDR_XFER_TYPE_STD_MOD E_FLD		RD_INSTR_RE SV1_FLD	DDR_EN_FLD	INSTR_TYPE_FLD	
R		R/W		R	R/W	R/W	
0h		0h		0h	0h	0h	
7	6	5	4	3	2	1	0
RD_OPCODE_NON_XIP_FLD							
R/W							
3h							

Table 5-1228. OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RD_INSTR_RESV5_FLD	R	0h	Reserved
28:24	DUMMY_RD_CLK_CYCL ES_FLD	R/W	0h	Dummy Read Clock Cycles: Number of dummy clock cycles required by device for read instruction.
23:21	RD_INSTR_RESV4_FLD	R	0h	Reserved
20	MODE_BIT_ENABLE_FL D	R/W	0h	Mode Bit Enable: Set this field to 1 to ensure that the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes.
19:18	RD_INSTR_RESV3_FLD	R	0h	Reserved
17:16	DATA_XFER_TYPE_EXT _MODE_FLD	R/W	0h	Data Transfer Type for Standard SPI modes: 0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0,DQ1,DQ2 and DQ3 are used as both inputs and outputs. 3 : Used for Quad Input/Output instructions. For data transfers, DQ[7:0] are used as both inputs and outputs.
15:14	RD_INSTR_RESV2_FLD	R	0h	Reserved

Table 5-1228. OSPI_FLASH_CFG_DEV_INSTR_RD_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:12	ADDR_XFER_TYPE_STD_MODE_FLD	R/W	0h	Address Transfer Type for Standard SPI modes: 0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3 3 : Addresses can be shifted to the device on DQ[7:0]
11	RD_INSTR_RESV1_FLD	R	0h	Reserved
10	DDR_EN_FLD	R/W	0h	DDR Enable: This is to inform that opcode from rd_opcode_non_xip_fld is compliant with one of the DDR READ Commands
9:8	INSTR_TYPE_FLD	R/W	0h	Instruction Type: 0 : Use Standard SPI mode [instruction always shifted into the device on DQ0 only] 1 : Use DIO-SPI mode [Instructions, Address and Data always sent on DQ0 and DQ1] 2 : Use QIO-SPI mode [Instructions, Address and Data always sent on DQ0, DQ1, DQ2 and DQ3] 3 : Use Octal-IO-SPI mode [Instructions, Address and Data always sent on DQ[7:0]]
7:0	RD_OPCODE_NON_XIP_FLD	R/W	3h	Read Opcode in non-XIP mode: Read Opcode to use when not in XIP mode

5.8.2.23 OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register

5.8.2.23.1 OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register (Offset = 8h) [reset = 2h]

Device Write Instruction Configuration Register.

Return to [Summary Table](#)

Table 5-1229. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2008h

Figure 5-609. OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
WR_INSTR_RESV4_FLD				DUMMY_WR_CLK_CYCLES_FLD			
R				R/W			
0h				0h			
23	22	21	20	19	18	17	16
WR_INSTR_RESV3_FLD						DATA_XFER_TYPE_EXT_MODE_FLD	
R						R/W	
0h						0h	
15	14	13	12	11	10	9	8
WR_INSTR_RESV2_FLD		ADDR_XFER_TYPE_STD_MODE_FLD		WR_INSTR_RESV1_FLD			WEL_DIS_FLD
R		R/W		R			R/W
0h		0h		0h			0h
7	6	5	4	3	2	1	0
WR_OPCODE_FLD							
R/W							
2h							

Table 5-1230. OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	WR_INSTR_RESV4_FLD	R	0h	Reserved
28:24	DUMMY_WR_CLK_CYCLES_FLD	R/W	0h	Dummy Write Clock Cycles: Number of dummy clock cycles required by device for write instruction.
23:18	WR_INSTR_RESV3_FLD	R	0h	Reserved
17:16	DATA_XFER_TYPE_EXT_MODE_FLD	R/W	0h	Data Transfer Type for Standard SPI modes: 0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0,DQ1,DQ2 and DQ3 are used as both inputs and outputs. 3 : Used for Quad Input/Output instructions. For data transfers, DQ[7:0] are used as both inputs and outputs.
15:14	WR_INSTR_RESV2_FLD	R	0h	Reserved
13:12	ADDR_XFER_TYPE_STD_MODE_FLD	R/W	0h	Address Transfer Type for Standard SPI modes: 0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3 3 : Addresses can be shifted to the device on DQ[7:0]
11:9	WR_INSTR_RESV1_FLD	R	0h	Reserved
8	WEL_DIS_FLD	R/W	0h	WEL Disable: This is to turn off automatic issuing of WEL Command before write operation for DAC or INDAC

**Table 5-1230. OSPI_FLASH_CFG_DEV_INSTR_WR_CONFIG_REG Register Field Descriptions
(continued)**

Bit	Field	Type	Reset	Description
7:0	WR_OPCODE_FLD	R/W	2h	Write Opcode

5.8.2.24 OSPI_FLASH_CFG_DEV_DELAY_REG Register

5.8.2.24.1 OSPI_FLASH_CFG_DEV_DELAY_REG Register (Offset = Ch) [reset = 0h]

Octal-SPI Device Delay Register: This register is used to introduce relative delays into the generation of the master output signals. All timings are defined in cycles of the SPI REFERENCE CLOCK/ext_clk, defined in this table as SPI master ref clock.

Return to [Summary Table](#)

Table 5-1231. Instance Table

Instance Name	Physical Address
OSPI1	53A0 200Ch

Figure 5-610. OSPI_FLASH_CFG_DEV_DELAY_REG Name Register

31	30	29	28	27	26	25	24
D_NSS_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
D_BTWN_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
D_AFTER_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
D_INIT_FLD							
R/W							
0h							

Table 5-1232. OSPI_FLASH_CFG_DEV_DELAY_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	D_NSS_FLD	R/W	0h	Clock Delay for Chip Select Deassert: Delay in initiator reference clocks for the length that the initiator mode chip select outputs are de-asserted between transactions. The minimum delay is always SCLK period to ensure the chip select is never re-asserted within an SCLK period.
23:16	D_BTWN_FLD	R/W	0h	Clock Delay for Chip Select Deactivation: Delay in initiator reference clocks between one chip select being de-activated and the activation of another. This is used to ensure a quiet period between the selection of two different targets and requires the transmit FIFO to be empty.
15:8	D_AFTER_FLD	R/W	0h	Clock Delay for Last Transaction Bit: Delay in initiator reference clocks between last bit of current transaction and deasserting the device chip select [n_ss_out]. By default, the chip select will be deasserted on the cycle following the completion of the current transaction.
7:0	D_INIT_FLD	R/W	0h	Clock Delay with n_ss_out: Delay in initiator reference clocks between setting n_ss_out low and first bit transfer.

5.8.2.25 OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Register

5.8.2.25.1 OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Register (Offset = 10h) [reset = 1h]

Read Data Capture Register.

Return to [Summary Table](#)

Table 5-1233. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2010h

Figure 5-611. OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Name Register

31	30	29	28	27	26	25	24
RD_DATA_RESV3_FLD							
R							
0h							
23	22	21	20	19	18	17	16
RD_DATA_RESV3_FLD				DDR_READ_DELAY_FLD			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RD_DATA_RESV2_FLD							DQS_ENABLE_FLD
R							R/W
0h							0h
7	6	5	4	3	2	1	0
RD_DATA_RESV1_FLD		SAMPLE_EDGE_SEL_FLD	DELAY_FLD			BYPASS_FLD	
R		R/W	R/W			R/W	
0h		0h	0h			1h	

Table 5-1234. OSPI_FLASH_CFG_RD_DATA_CAPTURE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RD_DATA_RESV3_FLD	R	0h	Reserved
19:16	DDR_READ_DELAY_FLD	R/W	0h	DDR read delay: Delay the transmitted data by the programmed number of ref_clk cycles. This field is only relevant when DDR Read Command is executed. Otherwise can be ignored.
15:9	RD_DATA_RESV2_FLD	R	0h	Reserved
8	DQS_ENABLE_FLD	R/W	0h	DQS enable bit: If enabled, signal from DQS input is driven into RX DLL and is used for data capturing in PHY Mode rather than internally generated gated ref_clk..
7:6	RD_DATA_RESV1_FLD	R	0h	Reserved
5	SAMPLE_EDGE_SEL_FLD	R/W	0h	Sample edge selection: Choose edge on which data outputs from flash memory will be sampled
4:1	DELAY_FLD	R/W	0h	Read Delay: Delay the read data capturing logic by the programmed number of ref_clk cycles
0	BYPASS_FLD	R/W	1h	Bypass the adapted loopback clock circuit

5.8.2.26 OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register

5.8.2.26.1 OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register (Offset = 14h) [reset = 101002h]

Device Size Configuration Register.

Return to [Summary Table](#)

Table 5-1235. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2014h

Figure 5-612. OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
DEV_SIZE_RESV_FLD			MEM_SIZE_ON_CS3_FLD		MEM_SIZE_ON_CS2_FLD		MEM_SIZE_ON_CS1_FLD
R			R/W		R/W		R/W
0h			0h		0h		0h
23	22	21	20	19	18	17	16
MEM_SIZE_ON_CS1_FLD	MEM_SIZE_ON_CS0_FLD		BYTES_PER_SUBSECTOR_FLD				
R/W	R/W		R/W				
0h	0h		10h				
15	14	13	12	11	10	9	8
BYTES_PER_DEVICE_PAGE_FLD							
R/W							
100h							
7	6	5	4	3	2	1	0
BYTES_PER_DEVICE_PAGE_FLD				NUM_ADDR_BYTES_FLD			
R/W				R/W			
100h				2h			

Table 5-1236. OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	DEV_SIZE_RESV_FLD	R	0h	Reserved
28:27	MEM_SIZE_ON_CS3_FLD	R/W	0h	Size of Flash Device connected to CS[3] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
26:25	MEM_SIZE_ON_CS2_FLD	R/W	0h	Size of Flash Device connected to CS[2] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
24:23	MEM_SIZE_ON_CS1_FLD	R/W	0h	Size of Flash Device connected to CS[1] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
22:21	MEM_SIZE_ON_CS0_FLD	R/W	0h	Size of Flash Device connected to CS[0] pin: Value 00 : size of 512Mb. Value 01 : size of 1Gb. Value 10 : size of 2Gb. Value 11 : size of 4Gb.
20:16	BYTES_PER_SUBSECTOR_FLD	R/W	10h	Number of bytes per Block. This is required by the controller for performing the write protection logic. The number of bytes per block must be a power of 2 number.

Table 5-1236. OSPI_FLASH_CFG_DEV_SIZE_CONFIG_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:4	BYTES_PER_DEVICE_PAGE_FLD	R/W	100h	Number of bytes per device page. This is required by the controller for performing FLASH writes up to and across page boundaries.
3:0	NUM_ADDR_BYTES_FLASH	R/W	2h	Number of address bytes. A value of 0 indicates 1 byte.

5.8.2.27 OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Register

5.8.2.27.1 OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Register (Offset = 18h) [reset = 80h]

SRAM Partition Configuration Register.

Return to [Summary Table](#)

Table 5-1237. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2018h

Figure 5-613. OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Name Register

31	30	29	28	27	26	25	24
SRAM_PARTITION_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
SRAM_PARTITION_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
SRAM_PARTITION_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
80h							

Table 5-1238. OSPI_FLASH_CFG_SRAM_PARTITION_CFG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	SRAM_PARTITION_RESV_FLD	R	0h	Reserved
7:0	ADDR_FLD	R/W	80h	Indirect Read Partition Size: Defines the size of the indirect read partition in the SRAM, in units of SRAM locations. By default, half of the SRAM is reserved for indirect read operation, and half for indirect write. The size of this register will scale with the depth of the SRAM.

5.8.2.28 OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Register

5.8.2.28.1 OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Register (Offset = 1Ch) [reset = 0h]

Indirect AHB Address Trigger Register.

Return to [Summary Table](#)

Table 5-1239. Instance Table

Instance Name	Physical Address
OSPI1	53A0 201Ch

Figure 5-614. OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 5-1240. OSPI_FLASH_CFG_IND_AHB_ADDR_TRIGGER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	This is the base address that will be used by the AHB controller. When the incoming AHB read access address matches a range of addresses from this trigger address to the trigger address + 15, then the AHB request will be completed by fetching data from the Indirect Controllers SRAM.

5.8.2.29 OSPI_FLASH_CFG_DMA_PERIPH_CONFIG_REG Register

5.8.2.29.1 OSPI_FLASH_CFG_DMA_PERIPH_CONFIG_REG Register (Offset = 20h) [reset = 0h]

DMA Peripheral Configuration Register.

Return to [Summary Table](#)

Table 5-1241. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2020h

Figure 5-615. OSPI_FLASH_CFG_DMA_PERIPH_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
DMA_PERIPH_RESV2_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DMA_PERIPH_RESV2_FLD							
R							
0h							
15	14	13	12	11	10	9	8
DMA_PERIPH_RESV2_FLD				NUM_BURST_REQ_BYTES_FLD			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DMA_PERIPH_RESV1_FLD				NUM_SINGLE_REQ_BYTES_FLD			
R				R/W			
0h				0h			

Table 5-1242. OSPI_FLASH_CFG_DMA_PERIPH_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	DMA_PERIPH_RESV2_FLD	R	0h	Reserved
11:8	NUM_BURST_REQ_BYTES_FLD	R/W	0h	Number of Burst Bytes: Number of bytes in a burst type request on the DMA peripheral request. A programmed value of 0 represents a single byte. This should be setup before starting the indirect read or write operation. The actual number of bytes used is 2**[value in this register] which will simplify implementation.
7:4	DMA_PERIPH_RESV1_FLD	R	0h	Reserved
3:0	NUM_SINGLE_REQ_BYTES_FLD	R/W	0h	Number of Single Bytes: Number of bytes in a single type request on the DMA peripheral request. A programmed value of 0 represents a single byte. This should be setup before starting the indirect read or write operation. The actual number of bytes used is 2**[value in this register] which will simplify implementation.

5.8.2.30 OSPI_FLASH_CFG_REMAP_ADDR_REG Register

5.8.2.30.1 OSPI_FLASH_CFG_REMAP_ADDR_REG Register (Offset = 24h) [reset = 0h]

Remap Address Register.

Return to [Summary Table](#)

Table 5-1243. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2024h

Figure 5-616. OSPI_FLASH_CFG_REMAP_ADDR_REG Name Register

31	30	29	28	27	26	25	24
VALUE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE_FLD							
R/W							
0h							

Table 5-1244. OSPI_FLASH_CFG_REMAP_ADDR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE_FLD	R/W	0h	This register is used to remap an incoming AHB address to a different address used by the FLASH device.

5.8.2.31 OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Register
5.8.2.31.1 OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Register (Offset = 28h) [reset = 200h]

Mode Bit Configuration Register.

 Return to [Summary Table](#)
Table 5-1245. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2028h

Figure 5-617. OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Name Register

31	30	29	28	27	26	25	24
RX_CRC_DATA_LOW_FLD							
R							
0h							
23	22	21	20	19	18	17	16
RX_CRC_DATA_UP_FLD							
R							
0h							
15	14	13	12	11	10	9	8
CRC_OUT_ENABLE_FLD	MODE_BIT_RESV1_FLD				CHUNK_SIZE_FLD		
R/W	R				R/W		
0h	0h				2h		
7	6	5	4	3	2	1	0
MODE_FLD							
R/W							
0h							

Table 5-1246. OSPI_FLASH_CFG_MODE_BIT_CONFIG_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RX_CRC_DATA_LOW_FLD	R	0h	RX CRC data [lower] The first CRC byte returned after RX data chunk.
23:16	RX_CRC_DATA_UP_FLD	R	0h	RX CRC data [upper] The second CRC byte returned after RX data chunk.
15	CRC_OUT_ENABLE_FLD	R/W	0h	CRC# output enable bit When enabled, the controller expects the Flash Device to toggle CRC data on both SPI clock edges in CRC->CRC# sequence and calculates CRC compliance accordingly.
14:11	MODE_BIT_RESV1_FLD	R	0h	Reserved
10:8	CHUNK_SIZE_FLD	R/W	2h	It defines size of chunk after which CRC data is expected to show up on the SPI interface for write and read data transfers.
7:0	MODE_FLD	R/W	0h	These are the 8 mode bits that are sent to the device following the address bytes if mode bit transmission has been enabled.

5.8.2.32 OSPI_FLASH_CFG_SRAM_FILL_REG Register

5.8.2.32.1 OSPI_FLASH_CFG_SRAM_FILL_REG Register (Offset = 2Ch) [reset = 0h]

SRAM Fill Register.

Return to [Summary Table](#)

Table 5-1247. Instance Table

Instance Name	Physical Address
OSPI1	53A0 202Ch

Figure 5-618. OSPI_FLASH_CFG_SRAM_FILL_REG Name Register

31	30	29	28	27	26	25	24
SRAM_FILL_INDAC_WRITE_FLD							
R							
0h							
23	22	21	20	19	18	17	16
SRAM_FILL_INDAC_WRITE_FLD							
R							
0h							
15	14	13	12	11	10	9	8
SRAM_FILL_INDAC_READ_FLD							
R							
0h							
7	6	5	4	3	2	1	0
SRAM_FILL_INDAC_READ_FLD							
R							
0h							

Table 5-1248. OSPI_FLASH_CFG_SRAM_FILL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SRAM_FILL_INDAC_WRITE_FLD	R	0h	SRAM Fill Level [Indirect Write Partition]: Identifies the current fill level of the SRAM Indirect Write partition
15:0	SRAM_FILL_INDAC_READ_FLD	R	0h	SRAM Fill Level [Indirect Read Partition]: Identifies the current fill level of the SRAM Indirect Read partition

5.8.2.33 OSPI_FLASH_CFG_TX_THRESH_REG Register

5.8.2.33.1 OSPI_FLASH_CFG_TX_THRESH_REG Register (Offset = 30h) [reset = 1h]

TX Threshold Register.

Return to [Summary Table](#)

Table 5-1249. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2030h

Figure 5-619. OSPI_FLASH_CFG_TX_THRESH_REG Name Register

31	30	29	28	27	26	25	24
TX_THRESH_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
TX_THRESH_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
TX_THRESH_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
TX_THRESH_RESV_FLD				LEVEL_FLD			
R				R/W			
0h				1h			

Table 5-1250. OSPI_FLASH_CFG_TX_THRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	TX_THRESH_RESV_FLD	R	0h	Reserved
4:0	LEVEL_FLD	R/W	1h	Defines the level at which the small TX FIFO not full interrupt is generated

5.8.2.34 OSPI_FLASH_CFG_RX_THRESH_REG Register

5.8.2.34.1 OSPI_FLASH_CFG_RX_THRESH_REG Register (Offset = 34h) [reset = 1h]

RX Threshold Register.

Return to [Summary Table](#)

Table 5-1251. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2034h

Figure 5-620. OSPI_FLASH_CFG_RX_THRESH_REG Name Register

31	30	29	28	27	26	25	24
RX_THRESH_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
RX_THRESH_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
RX_THRESH_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
RX_THRESH_RESV_FLD				LEVEL_FLD			
R				R/W			
0h				1h			

Table 5-1252. OSPI_FLASH_CFG_RX_THRESH_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RX_THRESH_RESV_FLD	R	0h	Reserved
4:0	LEVEL_FLD	R/W	1h	Defines the level at which the small RX FIFO not empty interrupt is generated

5.8.2.35 OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Register

5.8.2.35.1 OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Register (Offset = 38h) [reset = 10005h]

Write Completion Control Register: This register defines how the controller will poll the device following a write transfer.

Return to [Summary Table](#)

Table 5-1253. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2038h

Figure 5-621. OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Name Register

31	30	29	28	27	26	25	24
POLL_REP_DELAY_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
POLL_COUNT_FLD							
R/W							
1h							
15	14	13	12	11	10	9	8
ENABLE_POLLING_EXP_FLD	DISABLE_POLLING_FLD	POLLING_POLARITY_FLD	WR_COMP_CTRL_RESV1_FLD		POLLING_BIT_INDEX_FLD		
R/W	R/W	R/W	R		R/W		
0h	0h	0h	0h		0h		
7	6	5	4	3	2	1	0
OPCODE_FLD							
R/W							
5h							

Table 5-1254. OSPI_FLASH_CFG_WRITE_COMPLETION_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	POLL_REP_DELAY_FLD	R/W	0h	Defines additional delay for maintain Chip Select de-asserted during auto-polling phase
23:16	POLL_COUNT_FLD	R/W	1h	Defines the number of times the controller should expect to see a true result from the polling in successive reads of the device register.
15	ENABLE_POLLING_EXP_FLD	R/W	0h	Set to '1' for enabling auto-polling expiration.
14	DISABLE_POLLING_FLD	R/W	0h	This switches off the automatic polling function
13	POLLING_POLARITY_FLD	R/W	0h	Defines the polling polarity. If '1', then the write transfer to the device will be complete if the polled bit is equal to '1'. If '0', then the write transfer to the device will be complete if the polled bit is equal to '0'.
12:11	WR_COMP_CTRL_RESV1_FLD	R	0h	Reserved
10:8	POLLING_BIT_INDEX_FLD	R/W	0h	Defines the bit index that should be polled. A value of 010 means that bit 2 of the returned data will be polled for. A value of 111 means that bit 7 of the returned data will be polled for.
7:0	OPCODE_FLD	R/W	5h	Defines the opcode that should be issued by the controller when it is automatically polling for device program completion. This command is issued followed all device write operations. By default, this will poll the standard device STATUS register using opcode 0x05

5.8.2.36 OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Register

5.8.2.36.1 OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Register (Offset = 3Ch) [reset = FFFFFFFFh]

Polling Expiration Register.

Return to [Summary Table](#)

Table 5-1255. Instance Table

Instance Name	Physical Address
OSPI1	53A0 203Ch

Figure 5-622. OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Name Register

31	30	29	28	27	26	25	24
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							
23	22	21	20	19	18	17	16
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							
15	14	13	12	11	10	9	8
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							
7	6	5	4	3	2	1	0
NO_OF_POLLS_BEF_EXP_FLD							
R/W							
FFFFFFFh							

Table 5-1256. OSPI_FLASH_CFG_NO_OF_POLLS_BEF_EXP_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	NO_OF_POLLS_BEF_EXP_FLD	R/W	FFFFFFFh	Number of polls cycles before expiration

5.8.2.37 OSPI_FLASH_CFG_IRQ_STATUS_REG Register

5.8.2.37.1 OSPI_FLASH_CFG_IRQ_STATUS_REG Register (Offset = 40h) [reset = 0h]

Interrupt Status Register: The status fields in this register are set when the described event occurs and the interrupt is enabled in the mask register. When any of these bit fields are set, the interrupt output is asserted high. The fields are each cleared by writing a 1 to the field. Note that bit fields 6 thru 10 are only valid when legacy SPI mode is active.

Return to [Summary Table](#)

Table 5-1257. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2040h

Figure 5-623. OSPI_FLASH_CFG_IRQ_STATUS_REG Name Register

31	30	29	28	27	26	25	24
IRQ_STAT_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
IRQ_STAT_RESV_FLD				ECC_FAIL_FLD	TX_CRC_CHUNK_BRK_FLD	RX_CRC_DATA_VAL_FLD	RX_CRC_DATA_ERR_FLD
R				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
IRQ_STAT_RESV1_FLD	STIG_REQ_INT_FLD	POLL_EXP_INT_FLD	INDRD_SRAM_FULL_FLD	RX_FIFO_FULL_FLD	RX_FIFO_NOT_EMPTY_FLD	TX_FIFO_FULL_FLD	TX_FIFO_NOT_FULL_FLD
R	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RECV_OVERFLOW_FLD	INDIRECT_XFER_LEVEL_BREACH_FLD	ILLEGAL_ACCESS_DET_FLD	PROT_WR_ATTEMPT_FLD	INDIRECT_READ_REJECT_FLD	INDIRECT_OPERATION_DONE_FLD	UNDERFLOW_DET_FLD	MODE_M_FAIL_FLD
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1258. OSPI_FLASH_CFG_IRQ_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	IRQ_STAT_RESV_FLD	R	0h	Reserved
19	ECC_FAIL_FLD	R/W1TC	0h	ECC failure This interrupt informs the system that Flash Device reported ECC error.
18	TX_CRC_CHUNK_BRK_FLD	R/W1TC	0h	TX CRC chunk was broken This interrupt informs the system that program page SPI transfer was discontinued somewhere inside the chunk.
17	RX_CRC_DATA_VAL_FLD	R/W1TC	0h	RX CRC data valid New RX CRC data was captured from Flash Device
16	RX_CRC_DATA_ERR_FLD	R/W1TC	0h	RX CRC data error CRC data from Flash Device does not correspond to the one dynamically calculated by the controller.
15	IRQ_STAT_RESV1_FLD	R	0h	Reserved
14	STIG_REQ_INT_FLD	R/W1TC	0h	The controller is ready for getting another STIG request.
13	POLL_EXP_INT_FLD	R/W1TC	0h	The maximum number of programmed polls cycles is expired
12	INDRD_SRAM_FULL_FLD	R/W1TC	0h	Indirect Read Partition overflow: Indirect Read Partition of SRAM is full and unable to immediately complete indirect operation

Table 5-1258. OSPI_FLASH_CFG_IRQ_STATUS_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11	RX_FIFO_FULL_FLD	R/W1TC	0h	Small RX FIFO full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO is not full 1 : FIFO is full
10	RX_FIFO_NOT_EMPTY_FLD	R/W1TC	0h	Small RX FIFO not empty: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO has less than RX THRESHOLD entries, 1 : FIFO has >= THRESHOLD entries
9	TX_FIFO_FULL_FLD	R/W1TC	0h	Small TX FIFO full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO is not full, 1 : FIFO is full
8	TX_FIFO_NOT_FULL_FLD	R/W1TC	0h	Small TX FIFO not full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO has >= THRESHOLD entries, 1 : FIFO has less than THRESHOLD entries
7	RECV_OVERFLOW_FLD	R/W1TC	0h	Receive Overflow: This should only occur in Legacy SPI mode. Set if an attempt is made to push the RX FIFO when it is full. This bit is reset only by a system reset and cleared only when this register is read. If a new push to the RX FIFO occurs coincident with a register read this flag will remain set. 0 : no overflow has been detected. 1 : an overflow has occurred.
6	INDIRECT_XFER_LEVEL_BREACH_FLD	R/W1TC	0h	Indirect Transfer Watermark Level Breached
5	ILLEGAL_ACCESS_DET_FLD	R/W1TC	0h	Illegal AHB access has been detected. AHB wrapping bursts and the use of SPLIT/RETRY accesses will cause this error interrupt to trigger.
4	PROT_WR_ATTEMPT_FLD	R/W1TC	0h	Write to protected area was attempted and rejected.
3	INDIRECT_READ_REJECT_FLD	R/W1TC	0h	Indirect operation was requested but could not be accepted. Two indirect operations already in storage.
2	INDIRECT_OP_DONE_FLD	R/W1TC	0h	Indirect Operation Complete: Controller has completed last triggered indirect operation
1	UNDERFLOW_DET_FLD	R/W1TC	0h	Underflow Detected: 0 : no underflow has been detected 1 : underflow is detected and an attempt to transfer data is made when the small TX FIFO is empty. This may occur when AHB write data is being supplied too slowly to keep up with the requested write operation This bit is reset only by a system reset and cleared only when the register is read.
0	MODE_M_FAIL_FLD	R/W1TC	0h	Mode M Failure: Mode M failure indicates the voltage on pin n_ss_in is inconsistent with the SPI mode. Set =1 if n_ss_in is low in initiator mode [multi-initiator contention]. These conditions will clear the spi_enable bit and disable the SPI. This bit is reset only by a system reset and cleared only when this register is read. 0 : no mode fault has been detected 1 : a mode fault has occurred

5.8.2.38 OSPI_FLASH_CFG_IRQ_MASK_REG Register

5.8.2.38.1 OSPI_FLASH_CFG_IRQ_MASK_REG Register (Offset = 44h) [reset = 0h]

Interrupt Mask: 0 : the interrupt for the corresponding interrupt status register bit is disabled.

1 : the interrupt for the corresponding interrupt status register bit is enabled.

Return to [Summary Table](#)

Table 5-1259. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2044h

Figure 5-624. OSPI_FLASH_CFG_IRQ_MASK_REG Name Register

31	30	29	28	27	26	25	24
IRQ_MASK_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
IRQ_MASK_RESV_FLD				ECC_FAIL_MA SK_FLD	TX_CRC_CHU NK_BRK_MAS K_FLD	RX_CRC_DATA _VAL_MASK_F LD	RX_CRC_DATA _ERR_MASK_F LD
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
IRQ_MASK_RE SV1_FLD	STIG_REQ_MA SK_FLD	POLL_EXP_IN T_MASK_FLD	INDRD_SRAM FULL_MASK_F LD	RX_FIFO_FULL _MASK_FLD	RX_FIFO_NOT _EMPTY_MAS K_FLD	TX_FIFO_FULL _MASK_FLD	TX_FIFO_NOT _FULL_MASK_ FLD
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RECV_OVERF LOW_MASK_F LD	INDIRECT_XFE R_LEVEL_BRE ACH_MASK_FL D	ILLEGAL_ACC ESS_DET_MA SK_FLD	PROT_WR_AT TEMPT_MASK _FLD	INDIRECT_RE AD_REJECT_M ASK_FLD	INDIRECT_OP _DONE_MASK _FLD	UNDERFLOW_ DET_MASK_FL D	MODE_M_FAIL _MASK_FLD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1260. OSPI_FLASH_CFG_IRQ_MASK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	IRQ_MASK_RESV_FLD	R	0h	Reserved
19	ECC_FAIL_MASK_FLD	R/W	0h	ECC failure Mask
18	TX_CRC_CHUNK_BRK_ MASK_FLD	R/W	0h	TX CRC chunk was broken Mask
17	RX_CRC_DATA_VAL_MA SK_FLD	R/W	0h	RX CRC data valid Mask
16	RX_CRC_DATA_ERR_MA SK_FLD	R/W	0h	RX CRC data error Mask
15	IRQ_MASK_RESV1_FLD	R	0h	Reserved
14	STIG_REQ_MASK_FLD	R/W	0h	STIG request completion Mask
13	POLL_EXP_INT_MASK_F LD	R/W	0h	Polling expiration detected Mask
12	INDRD_SRAM_FULL_MA SK_FLD	R/W	0h	Indirect Read Partition overflow mask
11	RX_FIFO_FULL_MASK_F LD	R/W	0h	Small RX FIFO full Mask

Table 5-1260. OSPI_FLASH_CFG_IRQ_MASK_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	RX_FIFO_NOT_EMPTY_MASK_FLD	R/W	0h	Small RX FIFO not empty Mask
9	TX_FIFO_FULL_MASK_FLD	R/W	0h	Small TX FIFO full Mask
8	TX_FIFO_NOT_FULL_MASK_FLD	R/W	0h	Small TX FIFO not full Mask
7	RECV_OVERFLOW_MASK_FLD	R/W	0h	Receive Overflow Mask
6	INDIRECT_XFER_LEVEL_BREACH_MASK_FLD	R/W	0h	Transfer Watermark Breach Mask
5	ILLEGAL_ACCESS_DETECTED_MASK_FLD	R/W	0h	Illegal Access Detected Mask
4	PROT_WR_ATTEMPT_MASK_FLD	R/W	0h	Protected Area Write Attempt Mask
3	INDIRECT_READ_REJECT_MASK_FLD	R/W	0h	Indirect Read Reject Mask
2	INDIRECT_OP_DONE_MASK_FLD	R/W	0h	Indirect Complete Mask
1	UNDERFLOW_DETECTED_MASK_FLD	R/W	0h	Underflow Detected Mask
0	MODE_M_FAIL_MASK_FLD	R/W	0h	Mode M Failure Mask

5.8.2.39 OSPI_FLASH_CFG_LOWER_WR_PROT_REG Register

5.8.2.39.1 OSPI_FLASH_CFG_LOWER_WR_PROT_REG Register (Offset = 50h) [reset = 0h]

Lower Write Protection Register.

Return to [Summary Table](#)

Table 5-1261. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2050h

Figure 5-625. OSPI_FLASH_CFG_LOWER_WR_PROT_REG Name Register

31	30	29	28	27	26	25	24
SUBSECTOR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
SUBSECTOR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
SUBSECTOR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
SUBSECTOR_FLD							
R/W							
0h							

Table 5-1262. OSPI_FLASH_CFG_LOWER_WR_PROT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SUBSECTOR_FLD	R/W	0h	The block number that defines the lower block in the range of blocks that is to be locked from Writing. The definition of a block in terms of number of bytes is programmable via the Device Size Configuration register.

5.8.2.40 OSPI_FLASH_CFG_UPPER_WR_PROT_REG Register

5.8.2.40.1 OSPI_FLASH_CFG_UPPER_WR_PROT_REG Register (Offset = 54h) [reset = 0h]

Upper Write Protection Register.

Return to [Summary Table](#)

Table 5-1263. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2054h

Figure 5-626. OSPI_FLASH_CFG_UPPER_WR_PROT_REG Name Register

31	30	29	28	27	26	25	24
SUBSECTOR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
SUBSECTOR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
SUBSECTOR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
SUBSECTOR_FLD							
R/W							
0h							

Table 5-1264. OSPI_FLASH_CFG_UPPER_WR_PROT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SUBSECTOR_FLD	R/W	0h	The block number that defines the upper block in the range of blocks that is to be locked from Writing. The definition of a block in terms of number of bytes is programmable via the Device Size Configuration register.

5.8.2.41 OSPI_FLASH_CFG_WR_PROT_CTRL_REG Register

5.8.2.41.1 OSPI_FLASH_CFG_WR_PROT_CTRL_REG Register (Offset = 58h) [reset = 0h]

Write Protection Control Register.

Return to [Summary Table](#)

Table 5-1265. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2058h

Figure 5-627. OSPI_FLASH_CFG_WR_PROT_CTRL_REG Name Register

31	30	29	28	27	26	25	24
WR_PROT_CTRL_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
WR_PROT_CTRL_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
WR_PROT_CTRL_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
WR_PROT_CTRL_RESV_FLD						ENB_FLD	INV_FLD
R						R/W	R/W
0h						0h	0h

Table 5-1266. OSPI_FLASH_CFG_WR_PROT_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	WR_PROT_CTRL_RESV_FLD	R	0h	Reserved
1	ENB_FLD	R/W	0h	Write Protection Enable Bit: When set to 1, any AHB write access with an address within the protection region defined in the lower and upper write protection registers is rejected. An AHB error response is generated and an interrupt source triggered. When set to 0, the protection region is disabled.
0	INV_FLD	R/W	0h	Write Protection Inversion Bit: When set to 1, the protection region defined in the lower and upper write protection registers is inverted meaning it is the region that the system is permitted to write to. When set to 0, the protection region defined in the lower and upper write protection registers is the region that the system is not permitted to write to.

5.8.2.42 OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Register

5.8.2.42.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Register (Offset = 60h) [reset = 0h]

Indirect Read Transfer Control Register.

Return to [Summary Table](#)

Table 5-1267. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2060h

Figure 5-628. OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Name Register

31	30	29	28	27	26	25	24
INDIR_RD_XFER_RESV_FLD							
R							
0h							
23	22	21	20	19	18	17	16
INDIR_RD_XFER_RESV_FLD							
R							
0h							
15	14	13	12	11	10	9	8
INDIR_RD_XFER_RESV_FLD							
R							
0h							
7	6	5	4	3	2	1	0
NUM_IND_OPS_DONE_FLD	IND_OPS_DON E_STATUS_FL D	RD_QUEUED_ FLD	SRAM_FULL_F LD	RD_STATUS_F LD	CANCEL_FLD	START_FLD	
R	R/W1TC	R	R/W1TC	R	W	W	
0h	0h	0h	0h	0h	0h	0h	

Table 5-1268. OSPI_FLASH_CFG_INDIRECT_READ_XFER_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	INDIR_RD_XFER_RESV_FLD	R	0h	Reserved
7:6	NUM_IND_OPS_DONE_FLD	R	0h	This field contains the number of indirect operations which have been completed. This is used in conjunction with the indirect completion status field [bit 5]. It is incremented by hardware when an indirect operation has completed. Write a 1 to bit 5 of this register to decrement it.
5	IND_OPS_DONE_STATUS_FLD	R/W1TC	0h	Indirect Completion Status: This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it.
4	RD_QUEUED_FLD	R	0h	Two indirect read operations have been queued
3	SRAM_FULL_FLD	R/W1TC	0h	SRAM Full: SRAM full and unable to immediately complete an indirect operation. Write a 1 to this field to clear it.; indirect operation [status]
2	RD_STATUS_FLD	R	0h	Indirect Read Status: Indirect read operation in progress [status]
1	CANCEL_FLD	W	0h	Cancel Indirect Read: Writing a 1 to this bit will cancel all ongoing indirect read operations.
0	START_FLD	W	0h	Start Indirect Read: Writing a 1 to this bit will trigger an indirect read operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect read operation.

5.8.2.43 OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Register

5.8.2.43.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Register (Offset = 64h) [reset = 0h]

Indirect Read Transfer Watermark Register.

Return to [Summary Table](#)

Table 5-1269. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2064h

Figure 5-629. OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Name Register

31	30	29	28	27	26	25	24
LEVEL_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
LEVEL_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
LEVEL_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
LEVEL_FLD							
R/W							
0h							

Table 5-1270. OSPI_FLASH_CFG_INDIRECT_READ_XFER_WATERMARK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LEVEL_FLD	R/W	0h	Watermark Value: This represents the minimum fill level of the SRAM before a DMA peripheral access is permitted. When the SRAM fill level passes the watermark, an interrupt is also generated. This field can be disabled by Writing a value of all zeroes.

5.8.2.44 OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Register

5.8.2.44.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Register (Offset = 68h) [reset = 0h]

Indirect Read Transfer Start Address Register.

Return to [Summary Table](#)

Table 5-1271. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2068h

Figure 5-630. OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 5-1272. OSPI_FLASH_CFG_INDIRECT_READ_XFER_START_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	This is the start address from which the indirect access will commence its READ operation.

5.8.2.45 OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Register

5.8.2.45.1 OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Register (Offset = 6Ch) [reset = 0h]

Indirect Read Transfer Number Bytes Register.

Return to [Summary Table](#)

Table 5-1273. Instance Table

Instance Name	Physical Address
OSPI1	53A0 206Ch

Figure 5-631. OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Name Register

31	30	29	28	27	26	25	24
VALUE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE_FLD							
R/W							
0h							

Table 5-1274. OSPI_FLASH_CFG_INDIRECT_READ_XFER_NUM_BYTES_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE_FLD	R/W	0h	This is the number of bytes that the indirect access will consume. This can be bigger than the configured size of SRAM.

5.8.2.46 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Register

5.8.2.46.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Register (Offset = 70h) [reset = 0h]

Indirect Write Transfer Control Register.

Return to [Summary Table](#)

Table 5-1275. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2070h

Figure 5-632. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Name Register

31	30	29	28	27	26	25	24
INDIR_WR_XFER_RESV2_FLD							
R							
0h							
23	22	21	20	19	18	17	16
INDIR_WR_XFER_RESV2_FLD							
R							
0h							
15	14	13	12	11	10	9	8
INDIR_WR_XFER_RESV2_FLD							
R							
0h							
7	6	5	4	3	2	1	0
NUM_IND_OPS_DONE_FLD	IND_OPS_DON E_STATUS_FL D	WR_QUEUED_ FLD	INDIR_WR_XF ER_RESV1_FL D	WR_STATUS_F LD	CANCEL_FLD	START_FLD	
R	R/W1TC	R	R	R	W	W	
0h	0h	0h	0h	0h	0h	0h	

Table 5-1276. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	INDIR_WR_XFER_RESV2_FLD	R	0h	Reserved
7:6	NUM_IND_OPS_DONE_FLD	R	0h	This field contains the number of indirect operations which have been completed. This is used in conjunction with the indirect completion status field [bit 5]. It is incremented by hardware when an indirect operation has completed. Write a 1 to bit 5 of this register to decrement it.
5	IND_OPS_DONE_STATUS_FLD	R/W1TC	0h	Indirect Completion Status: This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it.
4	WR_QUEUED_FLD	R	0h	Two indirect write operations have been queued
3	INDIR_WR_XFER_RESV1_FLD	R	0h	Reserved
2	WR_STATUS_FLD	R	0h	Indirect Write Status: Indirect write operation in progress [status]
1	CANCEL_FLD	W	0h	Cancel Indirect Write: Writing a 1 to this bit will cancel all ongoing indirect write operations.
0	START_FLD	W	0h	Start Indirect Write: Writing a 1 to this bit will trigger an indirect write operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect write operation.

5.8.2.47 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Register
5.8.2.47.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Register (Offset = 74h) [reset = FFFFFFFFh]

Indirect Write Transfer Watermark Register.

 Return to [Summary Table](#)
Table 5-1277. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2074h

Figure 5-633. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Name Register

31	30	29	28	27	26	25	24
LEVEL_FLD							
R/W							
FFFFFFFh							
23	22	21	20	19	18	17	16
LEVEL_FLD							
R/W							
FFFFFFFh							
15	14	13	12	11	10	9	8
LEVEL_FLD							
R/W							
FFFFFFFh							
7	6	5	4	3	2	1	0
LEVEL_FLD							
R/W							
FFFFFFFh							

Table 5-1278. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_WATERMARK_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	LEVEL_FLD	R/W	FFFFFFFh	Watermark Value: This represents the maximum fill level of the SRAM before a DMA peripheral access is permitted. When the SRAM fill level falls below the watermark, an interrupt is also generated. This field can be disabled by Writing a value of all ones.

5.8.2.48 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Register

5.8.2.48.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Register (Offset = 78h) [reset = 0h]

Indirect Write Transfer Start Address Register.

Return to [Summary Table](#)

Table 5-1279. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2078h

Figure 5-634. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 5-1280. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_START_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	Start of Indirect Access: This is the start address from which the indirect access will commence its READ operation.

5.8.2.49 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Register
5.8.2.49.1 OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Register (Offset = 7Ch) [reset = 0h]

Indirect Write Transfer Number Bytes Register.

 Return to [Summary Table](#)
Table 5-1281. Instance Table

Instance Name	Physical Address
OSPI1	53A0 207Ch

Figure 5-635. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Name Register

31	30	29	28	27	26	25	24
VALUE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
VALUE_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
VALUE_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
VALUE_FLD							
R/W							
0h							

Table 5-1282. OSPI_FLASH_CFG_INDIRECT_WRITE_XFER_NUM_BYTES_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	VALUE_FLD	R/W	0h	Indirect Number of Bytes: This is the number of bytes that the indirect access will consume. This can be bigger than the configured size of SRAM.

5.8.2.50 OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Register

5.8.2.50.1 OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Register (Offset = 80h) [reset = 4h]

Indirect Trigger Address Range Register.

Return to [Summary Table](#)

Table 5-1283. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2080h

Figure 5-636. OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Name Register

31	30	29	28	27	26	25	24
IND_RANGE_RESV1_FLD							
R							
0h							
23	22	21	20	19	18	17	16
IND_RANGE_RESV1_FLD							
R							
0h							
15	14	13	12	11	10	9	8
IND_RANGE_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
IND_RANGE_RESV1_FLD				IND_RANGE_WIDTH_FLD			
R				R/W			
0h				4h			

Table 5-1284. OSPI_FLASH_CFG_INDIRECT_TRIGGER_ADDR_RANGE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	IND_RANGE_RESV1_FLD	R	0h	Reserved
3:0	IND_RANGE_WIDTH_FLD	R/W	4h	This is the address offset of Indirect Trigger Address Register.

5.8.2.51 OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Register

5.8.2.51.1 OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Register (Offset = 8Ch) [reset = 0h]

Flash Command Control Memory Register.

Return to [Summary Table](#)

Table 5-1285. Instance Table

Instance Name	Physical Address
OSPI1	53A0 208Ch

Figure 5-637. OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Name Register

31	30	29	28	27	26	25	24
FLASH_COMMAND_CTRL_MEM_RESV1_FLD			MEM_BANK_ADDR_FLD				
R			R/W				
0h			0h				
23	22	21	20	19	18	17	16
MEM_BANK_ADDR_FLD			FLASH_COMMAND_CTRL_MEM_RESV2_FLD	NB_OF_STIG_READ_BYTES_FLD			
R/W			R	R/W			
0h			0h	0h			
15	14	13	12	11	10	9	8
MEM_BANK_READ_DATA_FLD							
R							
0h							
7	6	5	4	3	2	1	0
FLASH_COMMAND_CTRL_MEM_RESV3_FLD					MEM_BANK_REQ_IN_PROGRESS_FLD	TRIGGER_MEM_BANK_REQ_FLD	
R					R	W	
0h					0h	0h	

Table 5-1286. OSPI_FLASH_CFG_FLASH_COMMAND_CTRL_MEM_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	FLASH_COMMAND_CTRL_MEM_RESV1_FLD	R	0h	Reserved
28:20	MEM_BANK_ADDR_FLD	R/W	0h	The address of the Memory Bank which data will be read from.
19	FLASH_COMMAND_CTRL_MEM_RESV2_FLD	R	0h	Reserved
18:16	NB_OF_STIG_READ_BYTES_FLD	R/W	0h	It defines the number of read bytes for the extended STIG.
15:8	MEM_BANK_READ_DATA_FLD	R	0h	Last requested data from the STIG Memory Bank.
7:2	FLASH_COMMAND_CTRL_MEM_RESV3_FLD	R	0h	Reserved
1	MEM_BANK_REQ_IN_PROGRESS_FLD	R	0h	Memory Bank data request in progress.
0	TRIGGER_MEM_BANK_REQ_FLD	W	0h	Trigger the Memory Bank data request.

5.8.2.52 OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register

5.8.2.52.1 OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register (Offset = 90h) [reset = 0h]

Flash Command Control Register.

Return to [Summary Table](#)

Table 5-1287. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2090h

Figure 5-638. OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Name Register

31	30	29	28	27	26	25	24
CMD_OPCODE_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ENB_READ_DATA_FLD	NUM_RD_DATA_BYTES_FLD			ENB_CMD_ADDR_FLD	ENB_MODE_BIT_FLD	NUM_ADDR_BYTES_FLD	
R/W	R/W			R/W	R/W	R/W	
0h	0h			0h	0h	0h	
15	14	13	12	11	10	9	8
ENB_WRITE_DATA_FLD	NUM_WR_DATA_BYTES_FLD			NUM_DUMMY_CYCLES_FLD			
R/W	R/W			R/W			
0h	0h			0h			
7	6	5	4	3	2	1	0
NUM_DUMMY_CYCLES_FLD	FLASH_CMD_CTRL_RESV1_FLD				STIG_MEM_BANK_EN_FLD	CMD_EXEC_STATUS_FLD	CMD_EXEC_FLD
R/W	R				R/W	R	W
0h	0h				0h	0h	0h

Table 5-1288. OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	CMD_OPCODE_FLD	R/W	0h	Command Opcode: The command opcode field should be setup before triggering the command. For example, 0x20 maps to SubSector Erase. Writing to the execute field [bit 0] of this register launches the command. NOTE : Using this approach to issue commands to the device will make use of the instruction type of the device instruction configuration register. If this field is set to 2'b00, then the command opcode, command address, command dummy bytes and command data will all be transferred in a serial fashion. If this field is set to 2'b01, then the command opcode, command address, command dummy bytes and command data will all be transferred in parallel using DQ0 and DQ1 pins. If this field is set to 2'b10, then the command opcode, command address, command dummy bytes and command data will all be transferred in parallel using DQ0, DQ1, DQ2 and DQ3 pins.
23	ENB_READ_DATA_FLD	R/W	0h	Read Data Enable: Set to 1 if the command specified in the command opcode field [bits 31:24] requires read data bytes to be received from the device.
22:20	NUM_RD_DATA_BYTES_FLD	R/W	0h	Number of Read Data Bytes: Up to 8 data bytes may be read using this command. Set to 0 for 1 byte and 7 for 8 bytes.
19	ENB_CMD_ADDR_FLD	R/W	0h	Command Address Enable: Set to 1 if the command specified in bits 31:24 requires an address. This should be setup before triggering the command via Writing a 1 to the execute field.

Table 5-1288. OSPI_FLASH_CFG_FLASH_CMD_CTRL_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18	ENB_MODE_BIT_FLD	R/W	0h	Mode Bit Enable: Set to 1 to ensure the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes.
17:16	NUM_ADDR_BYTES_FLD	R/W	0h	Number of Address Bytes: Set to the number of address bytes required [the address itself is programmed in the FLASH COMMAND ADDRESS REGISTERS]. This should be setup before triggering the command via bit 0 of this register. 2'b00 : 1 address byte 2'b01 : 2 address bytes 2'b10 : 3 address bytes 2'b11 : 4 address bytes
15	ENB_WRITE_DATA_FLD	R/W	0h	Write Data Enable: Set to 1 if the command specified in the command opcode field requires write data bytes to be sent to the device.
14:12	NUM_WR_DATA_BYTES_FLD	R/W	0h	Number of Write Data Bytes: Up to 8 Data bytes may be written using this command Set to 0 for 1 byte, 7 for 8 bytes.
11:7	NUM_DUMMY_CYCLES_FLD	R/W	0h	Number of Dummy cycles: Set to the number of dummy cycles required. This should be setup before triggering the command via the execute field of this register.
6:3	FLASH_CMD_CTRL_RESERVED1_FLD	R	0h	Reserved
2	STIG_MEM_BANK_EN_FLD	R/W	0h	STIG Memory Bank enable bit.
1	CMD_EXEC_STATUS_FLD	R	0h	Command execution in progress.
0	CMD_EXEC_FLD	W	0h	Execute the command.

5.8.2.53 OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Register

5.8.2.53.1 OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Register (Offset = 94h) [reset = 0h]

Flash Command Address Register.

Return to [Summary Table](#)

Table 5-1289. Instance Table

Instance Name	Physical Address
OSPI1	53A0 2094h

Figure 5-639. OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Name Register

31	30	29	28	27	26	25	24
ADDR_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDR_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDR_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
ADDR_FLD							
R/W							
0h							

Table 5-1290. OSPI_FLASH_CFG_FLASH_CMD_ADDR_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADDR_FLD	R/W	0h	Command Address: This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the address used by the command specified in the opcode field [bits 31:24] of the Flash Command Control register.

5.8.2.54 OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Register
5.8.2.54.1 OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Register (Offset = A0h) [reset = 0h]

Flash Command Read Data Register (Lower).

 Return to [Summary Table](#)
Table 5-1291. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20A0h

Figure 5-640. OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R							
0h							

Table 5-1292. OSPI_FLASH_CFG_FLASH_RD_DATA_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R	0h	This is the data that is returned by the flash device for any status or configuration read operation carried out by triggering the event in the control register. The register will be valid when the polling bit in the control register is low.

5.8.2.55 OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Register

5.8.2.55.1 OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Register (Offset = A4h) [reset = 0h]

Flash Command Read Data Register (Upper).

Return to [Summary Table](#)

Table 5-1293. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20A4h

Figure 5-641. OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R							
0h							

Table 5-1294. OSPI_FLASH_CFG_FLASH_RD_DATA_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R	0h	This is the data that is returned by the FLASH device for any status or configuration read operation carried out by triggering the event in the control register. The register will be valid when the polling bit in the control register is low.

5.8.2.56 OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Register
5.8.2.56.1 OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Register (Offset = A8h) [reset = 0h]

Flash Command Write Data Register (Lower).

 Return to [Summary Table](#)
Table 5-1295. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20A8h

Figure 5-642. OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R/W							
0h							

Table 5-1296. OSPI_FLASH_CFG_FLASH_WR_DATA_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R/W	0h	Command Write Data Lower Byte: This is the command write data lower byte. This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the data that is to be written to the flash for any status or configuration write operation carried out by triggering the event in the Flash Command Control register.

5.8.2.57 OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Register

5.8.2.57.1 OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Register (Offset = ACh) [reset = 0h]

Flash Command Write Data Register (Upper).

Return to [Summary Table](#)

Table 5-1297. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20ACh

Figure 5-643. OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Name Register

31	30	29	28	27	26	25	24
DATA_FLD							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA_FLD							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA_FLD							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA_FLD							
R/W							
0h							

Table 5-1298. OSPI_FLASH_CFG_FLASH_WR_DATA_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA_FLD	R/W	0h	Command Write Data Upper Byte: This is the command write data upper byte. This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the data that is to be written to the flash for any status or configuration write operation carried out by triggering the event in the Flash Command Control register.

5.8.2.58 OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Register

5.8.2.58.1 OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Register (Offset = B0h) [reset = 0h]

Polling Flash Status Register.

Return to [Summary Table](#)

Table 5-1299. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20B0h

Figure 5-644. OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Name Register

31	30	29	28	27	26	25	24
DEVICE_STATUS_RSVD_FLD2							
R							
0h							
23	22	21	20	19	18	17	16
DEVICE_STATUS_RSVD_FLD2				DEVICE_STATUS_NB_DUMMY			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
DEVICE_STATUS_RSVD_FLD1							DEVICE_STATUS_VALID_FLD
R							R
0h							0h
7	6	5	4	3	2	1	0
DEVICE_STATUS_FLD							
R							
0h							

Table 5-1300. OSPI_FLASH_CFG_POLLING_FLASH_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	DEVICE_STATUS_RSVD_FLD2	R	0h	Reserved
19:16	DEVICE_STATUS_NB_DUMMY	R/W	0h	Number of dummy cycles for auto-polling
15:9	DEVICE_STATUS_RSVD_FLD1	R	0h	Reserved
8	DEVICE_STATUS_VALID_FLD	R	0h	Device Status Valid: This should be set when value in bits from 7 to 0 is valid.
7:0	DEVICE_STATUS_FLD	R	0h	Defines actual Status Register of Device

5.8.2.59 OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Register

5.8.2.59.1 OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Register (Offset = B4h) [reset = 4000000h]

PHY Configuration Register.

Return to [Summary Table](#)

Table 5-1301. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20B4h

Figure 5-645. OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Name Register

31	30	29	28	27	26	25	24
PHY_CONFIG_RESYNC_FLD	PHY_CONFIG_RESET_FLD	PHY_CONFIG_RX_DLL_BYPASS_FLD	PHY_CONFIG_RESV2_FLD				
W	W	R/W	R				
0h	1h	0h	0h				
23	22	21	20	19	18	17	16
PHY_CONFIG_RESV2_FLD	PHY_CONFIG_TX_DLL_DELAY_FLD						
R	R/W						
0h	0h						
15	14	13	12	11	10	9	8
PHY_CONFIG_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
PHY_CONFIG_RESV1_FLD	PHY_CONFIG_RX_DLL_DELAY_FLD						
R	R/W						
0h	0h						

Table 5-1302. OSPI_FLASH_CFG_PHY_CONFIGURATION_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PHY_CONFIG_RESYNC_FLD	W	0h	This bit is used for re-synchronisation delay lines to update them with values from TX DLL Delay and RX DLL Delay fields.
30	PHY_CONFIG_RESET_FLD	W	1h	DLL Reset bit: This bit is used for reset of Delay Lines by software.
29	PHY_CONFIG_RX_DLL_BYPASS_FLD	R/W	0h	RX DLL Bypass: This field determines id RX DLL is bypassed.
28:23	PHY_CONFIG_RESV2_FLD	R	0h	Reserved
22:16	PHY_CONFIG_TX_DLL_DELAY_FLD	R/W	0h	TX DLL Delay: This field determines the number of delay elements to insert on data path between ref_clk and spi_clk.
15:7	PHY_CONFIG_RESV1_FLD	R	0h	Reserved
6:0	PHY_CONFIG_RX_DLL_DELAY_FLD	R/W	0h	RX DLL Delay: This field determines the number of delay elements to insert on data path between ref_clk and rx_dll_clk.

5.8.2.60 OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Register

5.8.2.60.1 OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Register (Offset = B8h) [reset = 800000h]

PHY DLL Master Control Register.

Return to [Summary Table](#)

Table 5-1303. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20B8h

Figure 5-646. OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Name Register

31	30	29	28	27	26	25	24
PHY_MASTER_CONTROL_RESV3_FLD							PHY_MASTER_LOCK_MODE_FLD
R							R/W
0h							0h
23	22	21	20	19	18	17	16
PHY_MASTER_BYPASS_MODE_FLD	PHY_MASTER_PHASE_DETECT_SELECTOR_FLD			PHY_MASTER_CONTROL_RESV2_FLD	PHY_MASTER_NB_INDICATIONS_FLD		
R/W	R/W			R	R/W		
1h	0h			0h	0h		
15	14	13	12	11	10	9	8
PHY_MASTER_CONTROL_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
PHY_MASTER_CONTROL_RESV0_FLD	PHY_MASTER_INITIAL_DELAY_FLD						
R	R/W						
0h	0h						

Table 5-1304. OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	PHY_MASTER_CONTROL_RESV3_FLD	R	0h	Reserved
24	PHY_MASTER_LOCK_MODE_FLD	R/W	0h	Determines if the initiator delay line locks on a full cycle or half cycle of delay.
23	PHY_MASTER_BYPASS_MODE_FLD	R/W	1h	Controls the bypass mode of the initiator and target DLLs.
22:20	PHY_MASTER_PHASE_DETECT_SELECTOR_FLD	R/W	0h	Selects the number of delay elements to be inserted between the phase detect flip-flops.
19	PHY_MASTER_CONTROL_RESV2_FLD	R	0h	Reserved
18:16	PHY_MASTER_NB_INDICATIONS_FLD	R/W	0h	Holds the number of consecutive increment or decrement indications.
15:7	PHY_MASTER_CONTROL_RESV1_FLD	R	0h	Reserved
6:0	PHY_MASTER_INITIAL_DELAY_FLD	R/W	0h	This value is the initial delay value for the DLL.

5.8.2.61 OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Register

5.8.2.61.1 OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Register (Offset = BCh) [reset = 0h]

DLL Observable Register Lower.

Return to [Summary Table](#)

Table 5-1305. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20BCh

Figure 5-647. OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Name Register

31	30	29	28	27	26	25	24
DLL_OBSERVABLE_LOWER_DLL_LOCK_INC_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DLL_OBSERVABLE_LOWER_DLL_LOCK_DEC_FLD							
R							
0h							
15	14	13	12	11	10	9	8
DLL_OBSERVABLE_LOWER_LOOPBACK_LOCK_FLD	DLL_OBSERVABLE_LOWER_LOCK_VALUE_FLD						
R	R						
0h	0h						
7	6	5	4	3	2	1	0
DLL_OBSERVABLE_LOWER_UNLOCK_COUNTER_FLD					DLL_OBSERVABLE_LOWER_LOCK_MODE_FLD		DLL_OBSERVABLE_LOWER_DLL_LOCK_FLD
R					R		R
0h					0h		0h

Table 5-1306. OSPI_FLASH_CFG_DLL_OBSERVABLE_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	DLL_OBSERVABLE_LOWER_DLL_LOCK_INC_FLD	R	0h	Holds the state of the cumulative dll_lock_inc register.
23:16	DLL_OBSERVABLE_LOWER_DLL_LOCK_DEC_FLD	R	0h	Holds the state of the cumulative dll_lock_dec register.
15	DLL_OBSERVABLE_LOWER_LOOPBACK_LOCK_FLD	R	0h	This bit indicates that lock of loopback is done.
14:8	DLL_OBSERVABLE_LOWER_LOCK_VALUE_FLD	R	0h	Reports the DLL encoder value from the initiator DLL to the target DLLs.
7:3	DLL_OBSERVABLE_LOWER_UNLOCK_COUNTER_FLD	R	0h	Reports the number of increments or decrements required for the initiator DLL to complete the locking process.
2:1	DLL_OBSERVABLE_LOWER_LOCK_MODE_FLD	R	0h	Defines the mode in which the DLL has achieved the lock.
0	DLL_OBSERVABLE_LOWER_DLL_LOCK_FLD	R	0h	Indicates status of DLL.

5.8.2.62 OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Register

5.8.2.62.1 OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Register (Offset = C0h) [reset = 0h]

DLL Observable Register Upper.

Return to [Summary Table](#)

Table 5-1307. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20C0h

Figure 5-648. OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Name Register

31	30	29	28	27	26	25	24
DLL_OBSERVABLE_UPPER_RESV2_FLD							
R							
0h							
23	22	21	20	19	18	17	16
DLL_OBSERVABLE_UPPER_RESV2_FLD	DLL_OBSERVABLE_UPPER_TX_DECODER_OUTPUT_FLD						
R	R						
0h	0h						
15	14	13	12	11	10	9	8
DLL_OBSERVABLE_UPPER_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
DLL_OBSERVABLE_UPPER_RESV1_FLD	DLL_OBSERVABLE_UPPER_RX_DECODER_OUTPUT_FLD						
R	R						
0h	0h						

Table 5-1308. OSPI_FLASH_CFG_DLL_OBSERVABLE_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	DLL_OBSERVABLE_UPPER_RESV2_FLD	R	0h	Reserved
22:16	DLL_OBSERVABLE_UPPER_TX_DECODER_OUTPUT_FLD	R	0h	Holds the encoded value for the TX delay line for this slice.
15:7	DLL_OBSERVABLE_UPPER_RESV1_FLD	R	0h	Reserved
6:0	DLL_OBSERVABLE_UPPER_RX_DECODER_OUTPUT_FLD	R	0h	Holds the encoded value for the RX delay line for this slice.

5.8.2.63 OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Register

5.8.2.63.1 OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Register (Offset = E0h) [reset = 13EDFA00h]

Opcode Extension Register (Lower).

Return to [Summary Table](#)

Table 5-1309. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20E0h

Figure 5-649. OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Name Register

31	30	29	28	27	26	25	24
EXT_READ_OPCODE_FLD							
R/W							
13h							
23	22	21	20	19	18	17	16
EXT_WRITE_OPCODE_FLD							
R/W							
EDh							
15	14	13	12	11	10	9	8
EXT_POLL_OPCODE_FLD							
R/W							
FAh							
7	6	5	4	3	2	1	0
EXT_STIG_OPCODE_FLD							
R/W							
0h							

Table 5-1310. OSPI_FLASH_CFG_OPCODE_EXT_LOWER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	EXT_READ_OPCODE_FLD	R/W	13h	Supplement byte of any Read Opcode
23:16	EXT_WRITE_OPCODE_FLD	R/W	EDh	Supplement byte of any Write Opcode
15:8	EXT_POLL_OPCODE_FLD	R/W	FAh	Supplement byte of any Polling Opcode
7:0	EXT_STIG_OPCODE_FLD	R/W	0h	Supplement byte of any STIG Opcode

5.8.2.64 OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Register

5.8.2.64.1 OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Register (Offset = E4h) [reset = 6F90000h]

Opcode Extension Register (Upper).

Return to [Summary Table](#)

Table 5-1311. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20E4h

Figure 5-650. OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Name Register

31	30	29	28	27	26	25	24
WEL_OPCODE_FLD							
R/W							
6h							
23	22	21	20	19	18	17	16
EXT_WEL_OPCODE_FLD							
R/W							
F9h							
15	14	13	12	11	10	9	8
OPCODE_EXT_UPPER_RESV1_FLD							
R							
0h							
7	6	5	4	3	2	1	0
OPCODE_EXT_UPPER_RESV1_FLD							
R							
0h							

Table 5-1312. OSPI_FLASH_CFG_OPCODE_EXT_UPPER_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	WEL_OPCODE_FLD	R/W	6h	First byte of any WEL Opcode
23:16	EXT_WEL_OPCODE_FLD	R/W	F9h	Supplement byte of any WEL Opcode
15:0	OPCODE_EXT_UPPER_RESV1_FLD	R	0h	Reserved

5.8.2.65 OSPI_FLASH_CFG_MODULE_ID_REG Register

5.8.2.65.1 OSPI_FLASH_CFG_MODULE_ID_REG Register (Offset = FCh) [reset = 3000300h]

Module ID Register.

Return to [Summary Table](#)

Table 5-1313. Instance Table

Instance Name	Physical Address
OSPI1	53A0 20FCh

Figure 5-651. OSPI_FLASH_CFG_MODULE_ID_REG Name Register

31	30	29	28	27	26	25	24
FIX_PATCH_FLD							
R							
3h							
23	22	21	20	19	18	17	16
MODULE_ID_FLD							
R							
3h							
15	14	13	12	11	10	9	8
MODULE_ID_FLD							
R							
3h							
7	6	5	4	3	2	1	0
MODULE_ID_RESV_FLD						CONF_FLD	
R						R	
0h						0h	

Table 5-1314. OSPI_FLASH_CFG_MODULE_ID_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	FIX_PATCH_FLD	R	3h	Fix/path number related to revision described by 3 LSBs of this register
23:8	MODULE_ID_FLD	R	3h	Module/Revision ID number
7:2	MODULE_ID_RESV_FLD	R	0h	Reserved
1:0	CONF_FLD	R	0h	Configuration ID number: 0 : OCTAL + PHY Configuration 1 : OCTAL Configuration 2 : QUAD + PHY Configuration 3 : QUAD Configuration

5.8.2.66 DATA_REG0_HP_B_DATA_MEM_J Register
5.8.2.66.1 DATA_REG0_HP_B_DATA_MEM_J Register (Offset = 0h) [reset = 0h]

FSAS data region0.

 Return to [Summary Table](#)
Table 5-1315. Instance Table

Instance Name	Physical Address
OSPI1	A000 0000h + formula

Figure 5-652. DATA_REG0_HP_B_DATA_MEM_J Name Register

31	30	29	28	27	26	25	24
HPB_DATA							
R/W							
0h							
23	22	21	20	19	18	17	16
HPB_DATA							
R/W							
0h							
15	14	13	12	11	10	9	8
HPB_DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
HPB_DATA							
R/W							
0h							

Table 5-1316. DATA_REG0_HP_B_DATA_MEM_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HPB_DATA	R/W	0h	FSAS data region0

5.9 RL2

RL2

5.9.1 RL2 Summaries

RL2 Summaries

Table 5-1317. RL2 Registers, Base Address=5321 2000h, Length=1024

Offset	Length	Register Name	RL2_R5SS0_CORE0 Physical Address	RL2_R5SS0_CORE1 Physical Address
0h	32	RL2_MOD_VER	5321 2000h	5321 3000h
4h	32	RL2_L2_CTRL	5321 2004h	5321 3004h
8h	32	RL2_L2_STS	5321 2008h	5321 3008h
10h	32	RL2_L2_LO	5321 2010h	5321 3010h
18h	32	RL2_L2_HI	5321 2018h	5321 3018h
78h	32	RL2_L2HC	5321 2078h	5321 3078h
7Ch	32	RL2_L2MC	5321 207Ch	5321 307Ch
80h	32	RL2_IRQSTATUS_RAW	5321 2080h	5321 3080h
84h	32	RL2_IRQSTATUS_MSK	5321 2084h	5321 3084h
88h	32	RL2_IRQENABLE_SET	5321 2088h	5321 3088h
8Ch	32	RL2_IRQENABLE_CLR	5321 208Ch	5321 308Ch
104h	32	RL2_FLC_CFG	5321 2104h	5321 3104h
108h	32	RL2_FLC_STS	5321 2108h	5321 3108h
110h	32	RL2_FLC_DBG0	5321 2110h	5321 3110h
114h	32	RL2_FLC_DBG1	5321 2114h	5321 3114h
204h	32	RL2_RAT_CFG	5321 2204h	5321 3204h
0h	32	RL2_REM_ADR_J	5321 2000h + formula	5321 3000h + formula
8h	32	RL2_REM_LEN_J	5321 2008h + formula	5321 3008h + formula
0h	32	RL2_FLC_LO_J	5321 2000h + formula	5321 3000h + formula
8h	32	RL2_FLC_HI_J	5321 2008h + formula	5321 3008h + formula
10h	32	RL2_FLC_RA_J	5321 2010h + formula	5321 3010h + formula
18h	32	RL2_FLC_CTL_J	5321 2018h + formula	5321 3018h + formula
0h	32	RL2_RAT_CTL_J	5321 2000h + formula	5321 3000h + formula
4h	32	RL2_RAT_RBA_J	5321 2004h + formula	5321 3004h + formula
8h	32	RL2_RAT_RTA_J	5321 2008h + formula	5321 3008h + formula

5.9.2 RL2 Registers

RL2 Registers

5.9.2.1 RL2_MOD_VER Register

5.9.2.1.1 RL2_MOD_VER Register (Offset = 0h) [reset = 68841900h]

The Module and Version Register identifies the module identifier and revision of the RL2 module.

Return to [Summary Table](#)

Table 5-1318. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h
RL2_R5SS0_CORE1	5321 3000h

Figure 5-653. RL2_MOD_VER Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		884h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
884h							
15	14	13	12	11	10	9	8
RTL_VERSION				MAJOR_REVISION			
R				R			
3h				1h			
7	6	5	4	3	2	1	0
CUSTOM_REVISION		MINOR_REVISION					
R		R					
0h		0h					

Table 5-1319. RL2_MOD_VER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Module Scheme
29:28	BU	R	2h	Module Business Unit
27:16	MODULE_ID	R	884h	RL2 module ID.
15:11	RTL_VERSION	R	3h	RTL Version.
10:8	MAJOR_REVISION	R	1h	Major Revision.
7:6	CUSTOM_REVISION	R	0h	Custom Revision.
5:0	MINOR_REVISION	R	0h	Minor Revision.

5.9.2.2 RL2_L2_CTRL Register

5.9.2.2.1 RL2_L2_CTRL Register (Offset = 4h) [reset = 0h]

The control register defines the size of the remote cache data storage memory to use and whether the L2 is enabled.

Return to [Summary Table](#)

Table 5-1320. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2004h
RL2_R5SS0_CORE1	5321 3004h

Figure 5-654. RL2_L2_CTRL Name Register

31	30	29	28	27	26	25	24
ENABLE	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						SIZE	
NONE						R/W	
0h						0h	

Table 5-1321. RL2_L2_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	ENABLE	R/W	0h	The ~enable field determines whether the L2 is enabled or not. Setting the enable from a 0 to 1 restarts the cache 0:Disabled 1:Enabled
30:3	RESERVED	NONE	0h	Reserved
2:0	SIZE	R/W	0h	The ~size field determines the size of the remote cache data storage memory that is currently active. This field can be change dynamically, but will cause the entire cache to be invalidated when inflight transactions have completed. Changing the ~size while ~enable is already a '1' will restart the cache. 0:8KB 1:16KB 2:32KB 3:64KB 4:128KB 5:256KB (Dual Mode) Note: Setting this field to an invalid value will result in the field being set to '0'. The remote address range registers must be setup correctly to ensure it has sufficient memory for the selected size.

5.9.2.3 RL2_L2_STS Register

5.9.2.3.1 RL2_L2_STS Register (Offset = 8h) [reset = 0h]

The Status register displays the state of the RL2 module.

Return to [Summary Table](#)

Table 5-1322. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h
RL2_R5SS0_CORE1	5321 3008h

Figure 5-655. RL2_L2_STS Name Register

31	30	29	28	27	26	25	24
OK_TO_GO	RESERVED						
R	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1323. RL2_L2_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	OK_TO_GO	R	0h	The ~iok_to_go status bit indicates the Tag/LRU Ram has been initialized and the cache is in an operable state.
30:0	RESERVED	NONE	0h	Reserved

5.9.2.4 RL2_L2_LO Register

5.9.2.4.1 RL2_L2_LO Register (Offset = 10h) [reset = 0h]

The L2 Low address Least Significant word defines the least significant portion of the low cache address. The RL2 cache can cache a range of 1 to 16MB of cache as defined by $L2_LO \geq \text{CachedRange} \leq L2_HI$. This register is write protected when $\sim ienable$ is set.

Return to [Summary Table](#)

Table 5-1324. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2010h
RL2_R5SS0_CORE1	5321 3010h

Figure 5-656. RL2_L2_LO Name Register

31	30	29	28	27	26	25	24
ADDRESS_LO_LSW							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDRESS_LO_LSW							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDRESS_LO_LSW					RESERVED		
R/W					NONE		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1325. RL2_L2_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	ADDRESS_LO_LSW	R/W	0h	The $\sim iaddress_lo_lsw$ defines the L2 low address[31:11] for the RL2 to cache. The remaining bits 10:0 are assumed to be zero.
10:0	RESERVED	NONE	0h	Reserved

5.9.2.5 RL2_L2_HI Register

5.9.2.5.1 RL2_L2_HI Register (Offset = 18h) [reset = 0h]

The L2 High address Least Significant word defines the least significant portion of the high cache address. The RL2 cache can cache a range of 1 to 16MB of cache as defined by $L2_LO \geq \text{CachedRange} \leq L2_HI$. This register is write protected when $\sim ienable$ is set.

Return to [Summary Table](#)

Table 5-1326. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2018h
RL2_R5SS0_CORE1	5321 3018h

Figure 5-657. RL2_L2_HI Name Register

31	30	29	28	27	26	25	24
ADDRESS_HI_LSW							
R/W							
0h							
23	22	21	20	19	18	17	16
ADDRESS_HI_LSW							
R/W							
0h							
15	14	13	12	11	10	9	8
ADDRESS_HI_LSW					RESERVED		
R/W					NONE		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1327. RL2_L2_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	ADDRESS_HI_LSW	R/W	0h	The $\sim iaddress_hi_lsw$ defines the high address[31:11] for the RL2 to cache. The remaining bits 10:0 are assumed to be ones.
10:0	RESERVED	NONE	0h	Reserved

5.9.2.6 RL2_L2HC Register

5.9.2.6.1 RL2_L2HC Register (Offset = 78h) [reset = 0h]

The L2 HIT Counter register holds the number of L2 Hits to the Remote data storage memory.

Return to [Summary Table](#)

Table 5-1328. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2078h
RL2_R5SS0_CORE1	5321 3078h

Figure 5-658. RL2_L2HC Name Register

31	30	29	28	27	26	25	24
HIT							
R/W							
0h							
23	22	21	20	19	18	17	16
HIT							
R/W							
0h							
15	14	13	12	11	10	9	8
HIT							
R/W							
0h							
7	6	5	4	3	2	1	0
HIT							
R/W							
0h							

Table 5-1329. RL2_L2HC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	HIT	R/W	0h	The ~ihit Counts the number of hits to the L2 cache. Writing to this register will set the value written or restarting the cache will clear its contents. This field does not roll over, it will stop counting at all ones.

5.9.2.7 RL2_L2MC Register

5.9.2.7.1 RL2_L2MC Register (Offset = 7Ch) [reset = 0h]

The L2 MISS Counter register holds the number of L2 Misses to the Remote data storage memory.

Return to [Summary Table](#)

Table 5-1330. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 207Ch
RL2_R5SS0_CORE1	5321 307Ch

Figure 5-659. RL2_L2MC Name Register

31	30	29	28	27	26	25	24
MISS							
R/W							
0h							
23	22	21	20	19	18	17	16
MISS							
R/W							
0h							
15	14	13	12	11	10	9	8
MISS							
R/W							
0h							
7	6	5	4	3	2	1	0
MISS							
R/W							
0h							

Table 5-1331. RL2_L2MC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	MISS	R/W	0h	The ~imiss Counts the number of misses to the L2 cache. Writing to this register will set the value written or restarting the cache will clear its contents. This field does not roll over, it will stop counting at all ones.

5.9.2.8 RL2_IRQSTATUS_RAW Register

5.9.2.8.1 RL2_IRQSTATUS_RAW Register (Offset = 80h) [reset = 0h]

The Interrupt Raw Status Register holds the raw status of the FLC/RL2 status/error interrupts.

Return to [Summary Table](#)

Table 5-1332. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2080h
RL2_R5SS0_CORE1	5321 3080h

Figure 5-660. RL2_IRQSTATUS_RAW Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			FLC_DON	FLC_WRERR	FLC_RDERR	WR_HIT	WR_ERR
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 5-1333. RL2_IRQSTATUS_RAW Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	FLC_DON	R/W1TS	0h	The ~iflc_don bit indicates a FLC has completed the transfer to the FLC range. Write 1 to set the ~iflc_don status for diagnostic purposes. Writing a 0 has no effect.
3	FLC_WRERR	R/W1TS	0h	The ~iflc_wrerr bit indicates a write error from FLC remote range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to set the ~iflc_wrerr status for diagnostic purposes. Writing a 0 has no effect.
2	FLC_RDERR	R/W1TS	0h	The ~iflc_rderr bit indicates a read error from FLC range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to set the ~iflc_rderr status for diagnostic purposes. Writing a 0 has no effect.
1	WR_HIT	R/W1TS	0h	The ~iwr_hit bit indicates a write to the cacheable range has occurred potentially causing a coherency issue and the RL2 is logically disabled while this bit is a '1'. Write 1 to set the ~iwr_hit status for diagnostic purposes. Writing a 0 has no effect.
0	WR_ERR	R/W1TS	0h	The ~iwr_err bit indicates a write error has occurred to the remote cache data storage memory and the RL2 is logically disabled while this bit is a '1'. Write 1 to set the ~iwr_err status for diagnostic purposes. Writing a 0 has no effect.

5.9.2.9 RL2_IRQSTATUS_MSK Register

5.9.2.9.1 RL2_IRQSTATUS_MSK Register (Offset = 84h) [reset = 0h]

The Interrupt Masked Status Register holds the masked status for the FLC/RL2 status/error interrupts. Writing to this register will EOI the interrupt, that is if another interrupt is pending, a new pulse interrupt will be generated.

Return to [Summary Table](#)

Table 5-1334. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2084h
RL2_R5SS0_CORE1	5321 3084h

Figure 5-661. RL2_IRQSTATUS_MSK Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			FLC_DON	FLC_WRERR	FLC_RDERR	WR_HIT	WR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 5-1335. RL2_IRQSTATUS_MSK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	FLC_DON	R/W1TC	0h	The ~iflc_don bit indicates a FLC has completed the transfer to the FLC range. Write 1 to clear the ~iflc_don status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.
3	FLC_WRERR	R/W1TC	0h	The ~iflc_wrerr bit indicates a write error from FLC range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to clear the ~iflc_wrerr status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.
2	FLC_RDERR	R/W1TC	0h	The ~iflc_rderr bit indicates a read error from FLC range has occurred and the FLC is logically disabled while this bit is a '1'. Write 1 to clear the ~iflc_rderr status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.
1	WR_HIT	R/W1TC	0h	The ~iwr_hit bit indicates a write to the cacheable range has occurred potentially causing a coherency issue and the RL2 is logically disabled while this bit is a '1'. Write 1 to clear the ~iwr_hit status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.

Table 5-1335. RL2_IRQSTATUS_MSK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	WR_ERR	R/W1TC	0h	The ~iwr_err bit indicates a write error has occurred to the remote cache data storage memory and the RL2 is logically disabled while this bit is a '1'. Write 1 to clear the ~iwr_err status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect to this field.

5.9.2.10 RL2_IRQENABLE_SET Register

5.9.2.10.1 RL2_IRQENABLE_SET Register (Offset = 88h) [reset = 0h]

The Interrupt Enable Set Register holds the interrupt enable status of the FLC/RL2 status/error interrupts.

Return to [Summary Table](#)

Table 5-1336. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2088h
RL2_R5SS0_CORE1	5321 3088h

Figure 5-662. RL2_IRQENABLE_SET Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			EN_FLC_DON	EN_FLC_WRE RR	EN_FLC_RDERR	EN_WR_HIT	EN_WR_ERR
NONE			R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h			0h	0h	0h	0h	0h

Table 5-1337. RL2_IRQENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	EN_FLC_DON	R/W1TS	0h	Interrupt Enable Set for ~ien_flg_don status bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
3	EN_FLC_WRERR	R/W1TS	0h	Interrupt Enable Set for ~ien_flg_wreerr error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
2	EN_FLC_RDERR	R/W1TS	0h	Interrupt Enable Set for ~ien_flg_rderr error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
1	EN_WR_HIT	R/W1TS	0h	Interrupt Enable Set for ~iwr_hit error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.
0	EN_WR_ERR	R/W1TS	0h	Interrupt Enable Set for ~iwr_err error bit. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect.

5.9.2.11 RL2_IRQENABLE_CLR Register

5.9.2.11.1 RL2_IRQENABLE_CLR Register (Offset = 8Ch) [reset = 0h]

The Interrupt Enable Clear Register holds the interrupt enable status of the FLC/RL2 status/error interrupts.

Return to [Summary Table](#)

Table 5-1338. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 208Ch
RL2_R5SS0_CORE1	5321 308Ch

Figure 5-663. RL2_IRQENABLE_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			EN_FLC_DON	EN_FLC_WRE RR	EN_FLC_RDERR	EN_WR_HIT	EN_WR_ERR
NONE			R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h			0h	0h	0h	0h	0h

Table 5-1339. RL2_IRQENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	NONE	0h	Reserved
4	EN_FLC_DON	R/W1TC	0h	Interrupt Enable Clear for ~iflc_don status bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
3	EN_FLC_WRERR	R/W1TC	0h	Interrupt Enable Clear for ~iflc_wrerr error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
2	EN_FLC_RDERR	R/W1TC	0h	Interrupt Enable Clear for ~iflc_rderr error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
1	EN_WR_HIT	R/W1TC	0h	Interrupt Enable Clear for ~iwr_hit error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.
0	EN_WR_ERR	R/W1TC	0h	Interrupt Enable Clear for ~iwr_err error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect.

5.9.2.12 RL2_FLC_CFG Register

5.9.2.12.1 RL2_FLC_CFG Register (Offset = 104h) [reset = 504h]

The FLC Config Register contains the configuration values for the FLC.

Return to [Summary Table](#)

Table 5-1340. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2104h
RL2_R5SS0_CORE1	5321 3104h

Figure 5-664. RL2_FLC_CFG Name Register

31	30	29	28	27	26	25	24
FIFO_BYPASS	RESERVED				FLC_EXCNT		
R/W	NONE				R/W		
0h	0h				0h		
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
ASMNUM							
R							
5h							
7	6	5	4	3	2	1	0
RANGES							
R							
4h							

Table 5-1341. RL2_FLC_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	FIFO_BYPASS	R/W	0h	Setting this bit will cause the write to remote memory for a cache miss or FLC return to force stalls on the read returns if any other data phase for a cache miss or FLC return is received. This can cause stalls on the write to force stalls on the read.
30:27	RESERVED	NONE	0h	Reserved
26:24	FLC_EXCNT	R/W	0h	The number of extra requests the FLC can send. The maximum value is 4 anything greater will default to 4. This value + 1 is the number of Reassembly Buffers used for FLC so if cache misses needed to be supported this value should be set to 4 or lower. The number of cache misses that will be allowed to be outstanding while FLC is running will be 5 - (FLC_EXCNT + 1).
23:16	RESERVED	NONE	0h	Reserved
15:8	ASMNUM	R	5h	Number of Reassembly Buffer supported
7:0	RANGES	R	4h	Number of FLC ranges supported

5.9.2.13 RL2_FLC_STS Register

5.9.2.13.1 RL2_FLC_STS Register (Offset = 108h) [reset = 0h]

The FLC Status Register will indicate the state of the FLC completion.

Return to [Summary Table](#)

Table 5-1342. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2108h
RL2_R5SS0_CORE1	5321 3108h

Figure 5-665. RL2_FLC_STS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				CPYCOMP			
NONE				R			
0h				0h			

Table 5-1343. RL2_FLC_STS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	NONE	0h	Reserved
3:0	CPYCOMP	R	0h	The ~icpycmp indicates which FLC range is complete. Each bit index indicates the FLC range is complete.

5.9.2.14 RL2_FLC_DBG0 Register

5.9.2.14.1 RL2_FLC_DBG0 Register (Offset = 110h) [reset = 0h]

The FLC Debug 0 Register holds the debug state of the FLC.

Return to [Summary Table](#)

Table 5-1344. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2110h
RL2_R5SS0_CORE1	5321 3110h

Figure 5-666. RL2_FLC_DBG0 Name Register

31	30	29	28	27	26	25	24
FLCIF	RESERVED					FLC_OUT_CNT	
R	NONE					R	
0h	0h					0h	
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED						CURFLC	
NONE						R	
0h						0h	

Table 5-1345. RL2_FLC_DBG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	FLCIF	R	0h	The ~iflcif indicates a FLC operation is in flight.
30:27	RESERVED	NONE	0h	Reserved
26:24	FLC_OUT_CNT	R	0h	The number of read requests the FLC operation has in flight.
23:2	RESERVED	NONE	0h	Reserved
1:0	CURFLC	R	0h	The ~icurflc indicates which FLC range is in flight.

5.9.2.15 RL2_FLC_DBG1 Register

5.9.2.15.1 RL2_FLC_DBG1 Register (Offset = 114h) [reset = 0h]

The FLC Debug 1 Register holds the debug address of the FLC.

Return to [Summary Table](#)

Table 5-1346. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2114h
RL2_R5SS0_CORE1	5321 3114h

Figure 5-667. RL2_FLC_DBG1 Name Register

31	30	29	28	27	26	25	24
FLCADR							
R							
0h							
23	22	21	20	19	18	17	16
FLCADR							
R							
0h							
15	14	13	12	11	10	9	8
FLCADR							
R							
0h							
7	6	5	4	3	2	1	0
FLCADR							
R							
0h							

Table 5-1347. RL2_FLC_DBG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FLCADR	R	0h	The ~iflcaidr indicates the next FLC address to be processed if still in flight. That is all addresses less than this address have been transferred. This address is used for FLC hit when the particular FLC range is in flight. That is $FLC_LO? \geq FLCrange < \sim iflc_dbg1.flcaidr$ would result in a hit. This address will match the last FLC transferred $FLC_HI?$ when no FLC ranges are in flight.

5.9.2.16 RL2_RAT_CFG Register

5.9.2.16.1 RL2_RAT_CFG Register (Offset = 204h) [reset = 200004h]

The RAT Config Register contains the configuration values for the RAT.

Return to [Summary Table](#)

Table 5-1348. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2204h
RL2_R5SS0_CORE1	5321 3204h

Figure 5-668. RL2_RAT_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
ADDR_WIDTH							
R							
20h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
REGIONS							
R							
4h							

Table 5-1349. RL2_RAT_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	NONE	0h	Reserved
23:16	ADDR_WIDTH	R	20h	Number of address bits
15:8	RESERVED	NONE	0h	Reserved
7:0	REGIONS	R	4h	Number of regions

5.9.2.17 RL2_REM_ADR_J Register

5.9.2.17.1 RL2_REM_ADR_J Register (Offset = 0h) [reset = 0h]

The REMote 'n' Address Least Significant word defines the least significant portion of the Remote address for remote cache data storage memory 0. The RL2 cache use up to three remote cache data storage memory ranges to place the L2 data within. The length of these ranges must be greater or equal to the size specified. This register is write protected when ~ienable is set.

Return to [Summary Table](#)

Table 5-1350. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h + formula
RL2_R5SS0_CORE1	5321 3000h + formula

Figure 5-669. RL2_REM_ADR_J Name Register

31	30	29	28	27	26	25	24
ADR_LSW							
R/W							
0h							
23	22	21	20	19	18	17	16
ADR_LSW							
R/W							
0h							
15	14	13	12	11	10	9	8
ADR_LSW					RESERVED		
R/W					NONE		
0h					0h		
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1351. RL2_REM_ADR_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	ADR_LSW	R/W	0h	The ~irem0_adr_lsw defines the LSW of the remote cache data storage memory address[31:11] range 'n' for the RL2 to use for the cache. The remaining bits 10:0 are assumed to be zero.
10:0	RESERVED	NONE	0h	Reserved

5.9.2.18 RL2_REM_LEN_J Register

5.9.2.18.1 RL2_REM_LEN_J Register (Offset = 8h) [reset = 0h]

The Remote 'n' length defines the amount of remote cache data storage memory in 64 byte aligned quanta used starting from the REMote 'n' Address. The RL2 consumes remote cache data storage memory ranges in numeric order. Range 0 is consumed prior to range 1, etc. This register is write protected when ~ienable is set.

Return to [Summary Table](#)

Table 5-1352. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h + formula
RL2_R5SS0_CORE1	5321 3008h + formula

Figure 5-670. RL2_REM_LEN_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED						LEN	
NONE						R/W	
0h						0h	
15	14	13	12	11	10	9	8
LEN							
R/W							
0h							
7	6	5	4	3	2	1	0
LEN		RESERVED					
R/W		NONE					
0h		0h					

Table 5-1353. RL2_REM_LEN_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED	NONE	0h	Reserved
18:6	LEN	R/W	0h	The ~irem0_len field specifies the length of the remote cache data storage memory 'n' to use for the RL2 cache in 64 byte quanta. That is the number of bytes specified in the remote cache data storage memory range 'n' is (~irem0_len X 64). Note: Any value greater than 4096 assumes 4096
5:0	RESERVED	NONE	0h	Reserved

5.9.2.19 RL2_FLC_LO_J Register

5.9.2.19.1 RL2_FLC_LO_J Register (Offset = 0h) [reset = 0h]

The FLC Low 'n' address defines the FLC lo address for FLC range 0. The FLC range is defined by FLC_LO0>=FLCrange<FLC_HI0. This register is write protected when ~ifenable0 is set.

Return to [Summary Table](#)

Table 5-1354. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h + formula
RL2_R5SS0_CORE1	5321 3000h + formula

Figure 5-671. RL2_FLC_LO_J Name Register

31	30	29	28	27	26	25	24
ADR_LO							
R/W							
0h							
23	22	21	20	19	18	17	16
ADR_LO							
R/W							
0h							
15	14	13	12	11	10	9	8
ADR_LO				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1355. RL2_FLC_LO_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	ADR_LO	R/W	0h	The ~iadr0_lo defines the FLC low address[31:12] for the FLC to copy. The remaining bits 11:0 are assumed to be zero.
11:0	RESERVED	NONE	0h	Reserved

5.9.2.20 RL2_FLC_HI_J Register
5.9.2.20.1 RL2_FLC_HI_J Register (Offset = 8h) [reset = 0h]

The FLC High 'n' address defines the FLC high address for FLC range 0. The FLC range is defined by $FLC_LO0 \geq FLCrange < FLC_HI0$. This register is write protected when $\sim ifenable0$ is set.

Return to [Summary Table](#)

Table 5-1356. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h + formula
RL2_R5SS0_CORE1	5321 3008h + formula

Figure 5-672. RL2_FLC_HI_J Name Register

31	30	29	28	27	26	25	24
ADR_HI							
R/W							
0h							
23	22	21	20	19	18	17	16
ADR_HI							
R/W							
0h							
15	14	13	12	11	10	9	8
ADR_HI				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1357. RL2_FLC_HI_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	ADR_HI	R/W	0h	The $\sim iadr0_hi$ defines the FLC high address[31:12] for the FLC to copy. The remaining bits 11:0 are assumed to be ones.
11:0	RESERVED	NONE	0h	Reserved

5.9.2.21 RL2_FLC_RA_J Register

5.9.2.21.1 RL2_FLC_RA_J Register (Offset = 10h) [reset = 0h]

The FLC Remote Address 'n' specifies the SRAM location base address the FLC will copy slow Flash data to the SRAM. That is the SRAM is acting like a block cache for a slow device.

Return to [Summary Table](#)

Table 5-1358. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2010h + formula
RL2_R5SS0_CORE1	5321 3010h + formula

Figure 5-673. RL2_FLC_RA_J Name Register

31	30	29	28	27	26	25	24
RADR							
R/W							
0h							
23	22	21	20	19	18	17	16
RADR							
R/W							
0h							
15	14	13	12	11	10	9	8
RADR				RESERVED			
R/W				NONE			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1359. RL2_FLC_RA_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RADR	R/W	0h	The ~iradr0 specifies the remote SRAM address for FLC data to be copied. The SRAM must be large enough for the specified range.
11:0	RESERVED	NONE	0h	Reserved

5.9.2.22 RL2_FLC_CTL_J Register
5.9.2.22.1 RL2_FLC_CTL_J Register (Offset = 18h) [reset = 0h]

The FLC Control 'n' enables the given range FLC_LO0>=FLCrange<FLC_HI0 to be copied to the FLC_RA0 SRAM memory.

Return to [Summary Table](#)

Table 5-1360. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2018h + formula
RL2_R5SS0_CORE1	5321 3018h + formula

Figure 5-674. RL2_FLC_CTL_J Name Register

31	30	29	28	27	26	25	24
FENABLE	RESERVED		FCOPIED	RESERVED			
R/W	NONE		R/W	NONE			
0h	0h		0h	0h			
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1361. RL2_FLC_CTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	FENABLE	R/W	0h	The ~ifenable0 enables the FLC_LO0>=FLCrange<FLC_HI0 to be copied. if the ~ifenable0 is set to zero, the range is disabled and commands forwarded directly without change.
30:29	RESERVED	NONE	0h	Reserved
28	FCOPIED	R/W	0h	The ~ifcopied0 bit indicates the FLC range has already been copied to the ~iradr0 address so a transfer is not required. Setting this bit at the same cycle or prior to setting the ~ifenable will prevent the FLC transfer but enable the mapping.
27:0	RESERVED	NONE	0h	Reserved

5.9.2.23 RL2_RAT_CTL_J Register

5.9.2.23.1 RL2_RAT_CTL_J Register (Offset = 0h) [reset = 0h]

The Control for Region 0

Return to [Summary Table](#)

Table 5-1362. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2000h + formula
RL2_R5SS0_CORE1	5321 3000h + formula

Figure 5-675. RL2_RAT_CTL_J Name Register

31	30	29	28	27	26	25	24
REN	RESERVED						
R/W	NONE						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		SIZE					
NONE		R/W					
0h		0h					

Table 5-1363. RL2_RAT_CTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	REN	R/W	0h	Enable for the Region
30:6	RESERVED	NONE	0h	Reserved
5:0	SIZE	R/W	0h	Size of the Region in Address Bits. 0-12 = 4K byte, 13 = 8KB, 14 = 16KB, 15 = 32KB, etc. up to 32-63 = 4GB.

5.9.2.24 RL2_RAT_RBA_J Register

5.9.2.24.1 RL2_RAT_RBA_J Register (Offset = 4h) [reset = 0h]

The Base Address for Region 0. This is the source address for matching to a region.

Return to [Summary Table](#)

Table 5-1364. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2004h + formula
RL2_R5SS0_CORE1	5321 3004h + formula

Figure 5-676. RL2_RAT_RBA_J Name Register

31	30	29	28	27	26	25	24
BASE							
R/W							
0h							
23	22	21	20	19	18	17	16
BASE							
R/W							
0h							
15	14	13	12	11	10	9	8
BASE							
R/W							
0h							
7	6	5	4	3	2	1	0
BASE							
R/W							
0h							

Table 5-1365. RL2_RAT_RBA_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BASE	R/W	0h	Base Address for the Region. It must be aligned to the programmed size.

5.9.2.25 RL2_RAT_RTJ Register

5.9.2.25.1 RL2_RAT_RTJ Register (Offset = 8h) [reset = 0h]

The Translated Address Bits for Region 0

Return to [Summary Table](#)

Table 5-1366. Instance Table

Instance Name	Physical Address
RL2_R5SS0_CORE0	5321 2008h + formula
RL2_R5SS0_CORE1	5321 3008h + formula

Figure 5-677. RL2_RAT_RTJ Name Register

31	30	29	28	27	26	25	24
TRANS							
R/W							
0h							
23	22	21	20	19	18	17	16
TRANS							
R/W							
0h							
15	14	13	12	11	10	9	8
TRANS							
R/W							
0h							
7	6	5	4	3	2	1	0
TRANS							
R/W							
0h							

Table 5-1367. RL2_RAT_RTJ Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TRANS	R/W	0h	Translated Address Bits for the Region. It must be aligned to the programmed size.

5.10 GPMC

GPMC

5.10.1 GPMC Summaries

GPMC Summaries

Table 5-1368. GPMC Registers, Base Address=4840 0000h, Length=1024

Offset	Length	Register Name	GPMC0 Physical Address
0h	32	GPMC_REVISION	4840 0000h
14h	32	GPMC_SYSSTATUS	4840 0014h
18h	32	GPMC_IRQSTATUS	4840 0018h
1Ch	32	GPMC_IRQENABLE	4840 001Ch
40h	32	GPMC_TIMEOUT_CONTROL	4840 0040h
44h	32	GPMC_ERR_ADDRESS	4840 0044h
48h	32	GPMC_ERR_TYPE	4840 0048h
50h	32	GPMC_CONFIG	4840 0050h
54h	32	GPMC_STATUS	4840 0054h
1E0h	32	GPMC_PREFETCH_CONFIG1	4840 01E0h
1E4h	32	GPMC_PREFETCH_CONFIG2	4840 01E4h
1ECh	32	GPMC_PREFETCH_CONTROL	4840 01ECh
1F0h	32	GPMC_PREFETCH_STATUS	4840 01F0h
1F4h	32	GPMC_ECC_CONFIG	4840 01F4h
1F8h	32	GPMC_ECC_CONTROL	4840 01F8h
1FCh	32	GPMC_ECC_SIZE_CONFIG	4840 01FCh
200h	32	GPMC_ECC_RESULT_J	4840 0200h + formula
2D0h	32	GPMC_BCH_SWDATA	4840 02D0h
0h	32	GPMC_CONFIG1_J	4840 0000h + formula
4h	32	GPMC_CONFIG2_J	4840 0004h + formula
8h	32	GPMC_CONFIG3_J	4840 0008h + formula
Ch	32	GPMC_CONFIG4_J	4840 000Ch + formula
10h	32	GPMC_CONFIG5_J	4840 0010h + formula
14h	32	GPMC_CONFIG6_J	4840 0014h + formula
18h	32	GPMC_CONFIG7_J	4840 0018h + formula
1Ch	32	GPMC_NAND_COMMAND_J	4840 001Ch + formula
20h	32	GPMC_NAND_ADDRESS_J	4840 0020h + formula
24h	32	GPMC_NAND_DATA_J	4840 0024h + formula
0h	32	GPMC_BCH_RESULT_0_J	4840 0000h + formula
4h	32	GPMC_BCH_RESULT_1_J	4840 0004h + formula
8h	32	GPMC_BCH_RESULT_2_J	4840 0008h + formula
Ch	32	GPMC_BCH_RESULT_3_J	4840 000Ch + formula
0h	32	GPMC_BCH_RESULT_4_J	4840 0000h + formula
4h	32	GPMC_BCH_RESULT_5_J	4840 0004h + formula
8h	32	GPMC_BCH_RESULT_6_J	4840 0008h + formula

5.10.2 GPMC Registers

GPMC Registers

5.10.2.1 GPMC_REVISION Register

5.10.2.1.1 GPMC_REVISION Register (Offset = 0h) [reset = 60h]

This register contains the IP revision code .

Return to [Summary Table](#)

Table 5-1369. Instance Table

Instance Name	Physical Address
GPMC0	4840 0000h

Figure 5-678. GPMC_REVISION Name Register

31	30	29	28	27	26	25	24
RESERVED_230							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_230							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_230							
R							
0h							
7	6	5	4	3	2	1	0
REV							
R							
60h							

Table 5-1370. GPMC_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_230	R	0h	Reads returns 0
7:0	REV	R	60h	IP revision [7:4] Major revision [3:0] Minor revision Examples: 0x10 for 1.0, 0x21 for 2.1

5.10.2.2 GPMC_SYSSTATUS Register

5.10.2.2.1 GPMC_SYSSTATUS Register (Offset = 14h) [reset = 0h]

This register provides status information about the module, excluding the interrupt status information

Return to [Summary Table](#)

Table 5-1371. Instance Table

Instance Name	Physical Address
GPMC0	4840 0014h

Figure 5-679. GPMC_SYSSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED_235							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_235							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_235							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							RESETDONE
R							R
0h							0h

Table 5-1372. GPMC_SYSSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_235	R	0h	Reads returns 0
7:1	RESERVED	R	0h	Reads returns 0 [reserved for OCP-socket status information]
0	RESETDONE	R	0h	Internal reset monitoring 0 Internal module reset in on-going 1 Reset completed

5.10.2.3 GPMC_IRQSTATUS Register

5.10.2.3.1 GPMC_IRQSTATUS Register (Offset = 18h) [reset = 0h]

This interrupt status register regroups all the status of the module internal events that can generate an interrupt.

Return to [Summary Table](#)

Table 5-1373. Instance Table

Instance Name	Physical Address
GPMC0	4840 0018h

Figure 5-680. GPMC_IRQSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED_218							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_218							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_218				WAIT3EDGEDETECTIONSTATUS	WAIT2EDGEDETECTIONSTATUS	WAIT1EDGEDETECTIONSTATUS	WAIT0EDGEDETECTIONSTATUS
R				R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_219						TERMINALCOUNTSTATUS	FIFOEVENTSTATUS
R						R/W1TC	R/W1TC
0h						0h	0h

Table 5-1374. GPMC_IRQSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED_218	R	0h	Write 0's for future compatibility. Read returns 0
11	WAIT3EDGEDETECTIONSTATUS	R/W1TC	0h	Status of the Wait3 Edge Detection interrupt 0 Read 0: A transition on WAIT3 input pin has not been detected 0 write 0: wait3EdgeDetection status bit unchanged 1 Read 1: A transition on WAIT3 input pin has been detected 1 write 1: wait3EdgeDetection status bit is reset
10	WAIT2EDGEDETECTIONSTATUS	R/W1TC	0h	Status of the Wait2 Edge Detection interrupt 0 Read 0: A transition on WAIT2 input pin has not been detected 0 write 0: wait2EdgeDetection status bit unchanged 1 Read 1: A transition on WAIT2 input pin has been detected 1 write 1: wait2EdgeDetection status bit is reset

Table 5-1374. GPMC_IRQSTATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	WAIT1EDGEDETECTION STATUS	RW1TC	0h	Status of the Wait1 Edge Detection interrupt 0 Read 0: A transition on WAIT1 input pin has not been detected 0 Write 0: wait1EdgeDetection status bit unchanged 1 Read 1: A transition on WAIT1 input pin has been detected 1 Write 1: wait1EdgeDetection status bit is reset
8	WAIT0EDGEDETECTION STATUS	RW1TC	0h	Status of the Wait0 Edge Detection interrupt 0 Read 0: A transition on WAIT0 input pin has not been detected 0 Write 0: wait0EdgeDetection status bit unchanged 1 Read 1: A transition on WAIT0 input pin has been detected 1 Write 1: wait0EdgeDetection status bit is reset
7:2	RESERVED_219	R	0h	Write 0's for future compatibility. Read returns 0
1	TERMINALCOUNTSTATU S	RW1TC	0h	Status of the TerminalCountEvent interrupt 0 Read 0: Indicates that CountValue is greater than 0 0 Write 0: TerminalCountEvent status bit unchanged 1 Read 1: Indicates that CountValue is equal to 0 1 Write 1: TerminalCountEvent status bit is reset
0	FIFOEVENTSTATUS	RW1TC	0h	Status of the FIFOEvent interrupt 0 Read 0: Indicates than less than FIFOThreshold bytes are available in prefetch mode and less than FIFOThreshold bytes free places are available in write posting mode. 0 Write 0: FIFOEvent status bit unchanged 1 Read 1: Indicates than at least FIFOThreshold bytes are available in prefetch mode and at least FIFOThreshold bytes free places are available in write posting mode. 1 Write 1: FIFOEvent status bit is reset

5.10.2.4 GPMC_IRQENABLE Register

5.10.2.4.1 GPMC_IRQENABLE Register (Offset = 1Ch) [reset = 0h]

The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on a event-by-event basis.

Return to [Summary Table](#)

Table 5-1375. Instance Table

Instance Name	Physical Address
GPMC0	4840 001Ch

Figure 5-681. GPMC_IRQENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED_216							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_216							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_216				WAIT3EDGEDETECTIONENABLE	WAIT2EDGEDETECTIONENABLE	WAIT1EDGEDETECTIONENABLE	WAIT0EDGEDETECTIONENABLE
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_217						TERMINALCOUNTENABLE	FIFOEVENTENABLE
R						R/W	R/W
0h						0h	0h

Table 5-1376. GPMC_IRQENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED_216	R	0h	Write 0's for future compatibility. Read returns 0
11	WAIT3EDGEDETECTIONENABLE	R/W	0h	Enables the Wait3 Edge Detection interrupt 0 wait3EdgeDetection interrupt is masked 1 wait3EdgeDetection event generates an interrupt if occurs
10	WAIT2EDGEDETECTIONENABLE	R/W	0h	Enables the Wait2 Edge Detection interrupt 0 wait2EdgeDetection interrupt is masked 1 wait2EdgeDetection event generates an interrupt if occurs
9	WAIT1EDGEDETECTIONENABLE	R/W	0h	Enables the Wait1 Edge Detection interrupt 0 wait1EdgeDetection interrupt is masked 1 wait1EdgeDetection event generates an interrupt if occurs
8	WAIT0EDGEDETECTIONENABLE	R/W	0h	Enables the Wait0 Edge Detection interrupt 0 wait0EdgeDetection interrupt is masked 1 wait0EdgeDetection event generates an interrupt if occurs
7:2	RESERVED_217	R	0h	Write 0's for future compatibility. Read returns 0

Table 5-1376. GPMC_IRQENABLE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	TERMINALCOUNTEVENTENABLE	R/W	0h	Enables TerminalCountEvent interrupt issuing in pre-fetch or write posting mode 0 TerminalCountEvent interrupt is masked 1 TerminalCountEvent interrupt is not masked
0	FIFOEVENTENABLE	R/W	0h	Enables the FIFOEvent interrupt 0 FIFOEvent interrupt is masked 1 FIFOEvent interrupt is not masked

5.10.2.5 GPMC_TIMEOUT_CONTROL Register

5.10.2.5.1 GPMC_TIMEOUT_CONTROL Register (Offset = 40h) [reset = 1FF0h]

The GPMC_TIMEOUT_CONTROL register allows the user to set the start value of the timeout counter

Return to [Summary Table](#)

Table 5-1377. Instance Table

Instance Name	Physical Address
GPMC0	4840 0040h

Figure 5-682. GPMC_TIMEOUT_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED_237							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_237							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_237				TIMEOUTSTARTVALUE			
R				R/W			
0h				1FFh			
7	6	5	4	3	2	1	0
TIMEOUTSTARTVALUE				RESERVED_238			TIMEOUTENAB LE
R/W				R			R/W
1FFh				0h			0h

Table 5-1378. GPMC_TIMEOUT_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_237	R	0h	Write 0's for future compatibility. Read returns 0
12:4	TIMEOUTSTARTVALUE	R/W	1FFh	Start value of the time-out counter [0x000 corresponds to 0 GPMC.FCLK cycle, 0x001 corresponds to 1 GmpcClk cycle, &, 0x1FF corresponds to 511 GPMC.FCLK cycles.]
3:1	RESERVED_238	R	0h	Write 0's for future compatibility. Read returns 0
0	TIMEOUTENABLE	R/W	0h	Enable bit of the TimeOut feature 0 TimeOut feature is disabled 1 TimeOut feature is enabled

5.10.2.6 GPMC_ERR_ADDRESS Register

5.10.2.6.1 GPMC_ERR_ADDRESS Register (Offset = 44h) [reset = 0h]

The GPMC_ERR_ADDRESS register stores the address of the illegal access when an error occurs .

Return to [Summary Table](#)

Table 5-1379. Instance Table

Instance Name	Physical Address
GPMC0	4840 0044h

Figure 5-683. GPMC_ERR_ADDRESS Name Register

31	30	29	28	27	26	25	24
RESERVED_212	ILLEGALADD						
R	R						
0h	0h						
23	22	21	20	19	18	17	16
ILLEGALADD							
R							
0h							
15	14	13	12	11	10	9	8
ILLEGALADD							
R							
0h							
7	6	5	4	3	2	1	0
ILLEGALADD							
R							
0h							

Table 5-1380. GPMC_ERR_ADDRESS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED_212	R	0h	Write 0's for future compatibility. Read returns 0
30:0	ILLEGALADD	R	0h	Address of illegal access : A30[0 for memory region, 1 for GPMC register region] and A29-A0[1 GBytes maximum]

5.10.2.7 GPMC_ERR_TYPE Register

5.10.2.7.1 GPMC_ERR_TYPE Register (Offset = 48h) [reset = 0h]

The GPMC_ERR_TYPE register stores the type of error when an error occurs .

Return to [Summary Table](#)

Table 5-1381. Instance Table

Instance Name	Physical Address
GPMC0	4840 0048h

Figure 5-684. GPMC_ERR_TYPE Name Register

31	30	29	28	27	26	25	24
RESERVED_215							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_215							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_215				ILLEGALMCMD			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED_213			ERRORNOTSU PPADD	ERRORNOTSU PPCMMD	ERRORTIMEO UT	RESERVED_21 4	ERRORVALID
R			R	R	R	R	R/W1TC
0h			0h	0h	0h	0h	0h

Table 5-1382. GPMC_ERR_TYPE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	RESERVED_215	R	0h	Write 0's for future compatibility. Read returns 0
10:8	ILLEGALMCMD	R	0h	System Command of the transaction that caused the error
7:5	RESERVED_213	R	0h	Write 0's for future compatibility. Read returns 0
4	ERRORNOTSUPPADD	R	0h	Not supported Address error 0 No error occurs 1 The error is due to a non supported Address
3	ERRORNOTSUPPCMMD	R	0h	Not supported Command error 0 No error occurs 1 The error is due to a non supported Command
2	ERRORTIMEOUT	R	0h	Time-out error 0 No error occurs 1 The error is due to a time out
1	RESERVED_214	R	0h	Write 0's for future compatibility. Read returns 0
0	ERRORVALID	R/W1TC	0h	Error validity status - Must be explicitly cleared with a write 1 transaction 0 All error fields no longer valid 1 Error detected and logged in the other error fields

5.10.2.8 GPMC_CONFIG Register

5.10.2.8.1 GPMC_CONFIG Register (Offset = 50h) [reset = A00h]

The configuration register allows global configuration of the GPMC .

Return to [Summary Table](#)

Table 5-1383. Instance Table

Instance Name	Physical Address
GPMC0	4840 0050h

Figure 5-685. GPMC_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1				WAIT3PINPOLARITY	WAIT2PINPOLARITY	WAIT1PINPOLARITY	WAIT0PINPOLARITY
R				R/W	R/W	R/W	R/W
0h				1h	0h	1h	0h
7	6	5	4	3	2	1	0
RESERVED_0			WRITEPROTECT	RESERVED_2		LIMITEDADDRESS	NANDFORCEPOSTEDWRITE
R			R/W	R		R/W	R/W
0h			0h	0h		0h	0h

Table 5-1384. GPMC_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED_1	R	0h	Write 0's for future compatibility. Read returns 0
11	WAIT3PINPOLARITY	R/W	1h	Selects the polarity of input pin WAIT3 0 WAIT3 active low 1 WAIT3 active high
10	WAIT2PINPOLARITY	R/W	0h	Selects the polarity of input pin WAIT2 0 WAIT2 active low 1 WAIT2 active high
9	WAIT1PINPOLARITY	R/W	1h	Selects the polarity of input pin WAIT1 0 WAIT1 active low 1 WAIT1 active high
8	WAIT0PINPOLARITY	R/W	0h	Selects the polarity of input pin WAIT0 0 WAIT0 active low 1 WAIT0 active high
7:5	RESERVED_0	R	0h	Write 0's for future compatibility. Read returns 0
4	WRITEPROTECT	R/W	0h	Controls the WP output pin level 0 WP output pin is low 1 WP output pin is high
3:2	RESERVED_2	R	0h	Write 0's for future compatibility. Read returns 0

Table 5-1384. GPMC_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	LIMITEDADDRESS	R/W	0h	Limited Address device support 0 No effect 1 A26-A11 are not modified during an external memory access.
0	NANDFORCEPOSTEDWRITE	R/W	0h	Enables the Force Posted Write feature to NAND Cmd/Add/Data location 0 Disables Force Posted write 1 Enables Force Posted write

5.10.2.9 GPMC_STATUS Register

5.10.2.9.1 GPMC_STATUS Register (Offset = 54h) [reset = 1h]

The status register provides global status bits of the GPMC .

Return to [Summary Table](#)

Table 5-1385. Instance Table

Instance Name	Physical Address
GPMC0	4840 0054h

Figure 5-686. GPMC_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED_231							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_231							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_231				WAIT3STATUS	WAIT2STATUS	WAIT1STATUS	WAIT0STATUS
R				R	R	R	R
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_232							EMPTYWRITE BUFFERSTATU S
R							R
0h							1h

Table 5-1386. GPMC_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED_231	R	0h	Write 0's for future compatibility. Read returns 0
11	WAIT3STATUS	R	0h	Is a copy of input pin WAIT3. [Reset value is WAIT3 input pin sampled at IC reset] 0 WAIT3 de-asserted 1 WAIT3 asserted
10	WAIT2STATUS	R	0h	Is a copy of input pin WAIT2. [Reset value is WAIT2 input pin sampled at IC reset] 0 WAIT2 de-asserted 1 WAIT2 asserted
9	WAIT1STATUS	R	0h	Is a copy of input pin WAIT1. [Reset value is WAIT1 input pin sampled at IC reset] 0 WAIT1 de-asserted 1 WAIT1 asserted
8	WAIT0STATUS	R	0h	Is a copy of input pin WAIT0. [Reset value is WAIT0 input pin sampled at IC reset] 0 WAIT0 de-asserted 1 WAIT0 asserted
7:1	RESERVED_232	R	0h	Write 0's for future compatibility Reads returns 0

Table 5-1386. GPMC_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	EMPTYWRITEBUFFERS TATUS	R	1h	Stores the empty status of the write buffer 0 write Buffer is not empty 1 write Buffer is empty

5.10.2.10 GPMC_PREFETCH_CONFIG1 Register

5.10.2.10.1 GPMC_PREFETCH_CONFIG1 Register (Offset = 1E0h) [reset = 4000h]

Prefetch engine configuration 1 .

Return to [Summary Table](#)

Table 5-1387. Instance Table

Instance Name	Physical Address
GPMC0	4840 01E0h

Figure 5-687. GPMC_PREFETCH_CONFIG1 Name Register

31	30	29	28	27	26	25	24
RESERVED_221	CYCLEOPTIMIZATION			ENABLEOPTIMIZEDACCESS	ENGINECSSELECTOR		
R	R/W			R/W	R/W		
0h	0h			0h	0h		
23	22	21	20	19	18	17	16
PFPWENROUNDROBIN	RESERVED_224			PFPWWEIGHTEDPRIO			
R/W	R			R/W			
0h	0h			0h			
15	14	13	12	11	10	9	8
RESERVED_220	FIFOTHRESHOLD						
R	R/W						
0h	40h						
7	6	5	4	3	2	1	0
ENABLEENGINE	RESERVED_223	WAITPINSELECTOR		SYNCHROMODE	DMAMODE	ENDIANISMTYPE	ACCESSMODE
R/W	R	R/W		R/W	R/W	R/W	R/W
0h	0h	0h		0h	0h	0h	0h

Table 5-1388. GPMC_PREFETCH_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED_221	R	0h	Write 0's for future compatibility. Read returns 0
30:28	CYCLEOPTIMIZATION	R/W	0h	Define the number of GPMC.FCLK cycles to be subtracted from RdCycleTime, WrCycleTime, AccessTime, CSRdOffTime, CSWrOffTime, ADVRdOffTime, ADVWrOffTime, OEOffTime, WEOffTime [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, &, 0x7 corresponds to 7 GPMC.FCLK cycles]
27	ENABLEOPTIMIZEDACCESS	R/W	0h	Enables access cycle optimization 0 Access cycle optimization is disabled 1 Access cycle optimization is enabled
26:24	ENGINECSSELECTOR	R/W	0h	Selects the CS where Prefetch Postwrite engine is active [0x0 corresponds to CS0, 0x1 corresponds to CS1, &, 0x7 corresponds to CS7]
23	PFPWENROUNDROBIN	R/W	0h	Enables the PFPW RoundRobin arbitration 0 Prefetch Postwrite engine round robin arbitration is disabled 1 Prefetch Postwrite engine round robin arbitration is enabled
22:20	RESERVED_224	R	0h	Write 0's for future compatibility. Read returns 0

Table 5-1388. GPMC_PREFETCH_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19:16	PFPWWEIGHTEDPRIO	R/W	0h	When an arbitration occurs between a direct memory access and a PFPW engine access, the direct memory access is always serviced. If the PFPWEnRoundRobin is enabled, 0x0 means : the next access is granted to the PFPW engine, 0x1 means : the two next accesses are granted to the PFPW engine, ..., 0xF means : the 16 next accesses are granted to the PFPW engine.
15	RESERVED_220	R	0h	Write 0's for future compatibility. Read returns 0
14:8	FIFOTHRESHOLD	R/W	40h	Selects the maximum number of bytes read from the FIFO or written to the FIFO by the host on a DMA or interrupt request [0x00 corresponds to 0 byte, 0x01 corresponds to 1 byte, &, 0x40 corresponds to 64 bytes]
7	ENABLEENGINE	R/W	0h	Enables the Prefetch Postwrite engine 0 Prefetch Postwrite engine is disabled 1 Prefetch Postwrite engine is enabled
6	RESERVED_223	R	0h	Write 0's for future compatibility. Read returns 0
5:4	WAITPINSELECTOR	R/W	0h	Select which wait pin edge detector should start the engine in synchronized mode 0 Selects wait0EdgeDetection 1 Selects wait1EdgeDetection 2 Selects wait2EdgeDetection 3 Selects wait3EdgeDetection
3	SYNCHROMODE	R/W	0h	Selects when the engine starts the access to CS 0 Engine starts the access to CS as soon as StartEngine is set 1 Engine starts the access to CS as soon as StartEngine is set AND wait to non wait edge detection on the selected wait pin
2	DMAMODE	R/W	0h	Selects interrupt synchronization or DMA request synchronization 0 Interrupt synchronization is enabled. Only interrupt line will be activated on FIFO threshold crossing. 1 DMA request synchronization is enabled. A DMA request protocol is used.
1	ENDIANISMTYPE	R/W	0h	Selects endianism for prefetch data [0x0 for Little Endian and 0x1 for Big Endian]
0	ACCESSMODE	R/W	0h	Selects pre-fetch read or write posting accesses 0 Pre-fetch read mode 1 write posting mode

5.10.2.11 GPMC_PREFETCH_CONFIG2 Register

5.10.2.11.1 GPMC_PREFETCH_CONFIG2 Register (Offset = 1E4h) [reset = 0h]

Prefetch engine configuration 2 .

Return to [Summary Table](#)

Table 5-1389. Instance Table

Instance Name	Physical Address
GPMC0	4840 01E4h

Figure 5-688. GPMC_PREFETCH_CONFIG2 Name Register

31	30	29	28	27	26	25	24
RESERVED_224							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_224							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_224		TRANSFERCOUNT					
R		R/W					
0h		0h					
7	6	5	4	3	2	1	0
TRANSFERCOUNT							
R/W							
0h							

Table 5-1390. GPMC_PREFETCH_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED_224	R	0h	Write 0's for future compatibility. Read returns 0
13:0	TRANSFERCOUNT	R/W	0h	Selects the number of bytes to be read or written by the engine to the selected CS [0x0000 corresponds to 0 byte, 0x0001 corresponds to 1 byte, &, 0x2000 corresponds to 8 Kbytes]

5.10.2.12 GPMC_PREFETCH_CONTROL Register

5.10.2.12.1 GPMC_PREFETCH_CONTROL Register (Offset = 1ECh) [reset = 0h]

Prefetch engine control .

Return to [Summary Table](#)

Table 5-1391. Instance Table

Instance Name	Physical Address
GPMC0	4840 01ECh

Figure 5-689. GPMC_PREFETCH_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED_225							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_225							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_225							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_225							STARTENGINE
R							R/W
0h							0h

Table 5-1392. GPMC_PREFETCH_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_225	R	0h	Write 0's for future compatibility. Read returns 0
0	STARTENGINE	R/W	0h	Resets the FIFO pointer and starts the engine 0 write 0 stops the engine Read 0: engine is stopped 1 write 1 resets the FIFO pointer to 0x0 in prefetch mode and 0x40 in postwrite mode and starts the engine. Read 1: engine is running

5.10.2.13 GPMC_PREFETCH_STATUS Register

5.10.2.13.1 GPMC_PREFETCH_STATUS Register (Offset = 1F0h) [reset = 0h]

Prefetch engine status .

Return to [Summary Table](#)

Table 5-1393. Instance Table

Instance Name	Physical Address
GPMC0	4840 01F0h

Figure 5-690. GPMC_PREFETCH_STATUS Name Register

31	30	29	28	27	26	25	24
RESERVED_227	FIFOPOINTER						
R	R						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED_228							FIFOTHRESHOLDSTATUS
R							R
0h							0h
15	14	13	12	11	10	9	8
RESERVED_226				COUNTVALUE			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
COUNTVALUE							
R							
0h							

Table 5-1394. GPMC_PREFETCH_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED_227	R	0h	Write 0's for future compatibility. Read returns 0
30:24	FIFOPOINTER	R	0h	Number of available bytes to be read or number of free empty byte places to be written [0x00 corresponds to 0 byte available to be read or 0 free empty place to be written, &, 0x40 corresponds to 64 bytes available to be read or 64 empty places to be written]
23:17	RESERVED_228	R	0h	Write 0's for future compatibility. Read returns 0
16	FIFOTHRESHOLDSTATUS	R	0h	Set when FIFOPointer exceeds FIFOThreshold value 0 FIFOPointer smaller or equal to FIFOThreshold. writing to this bit has no effect 1 FIFOPointer greater than FIFOThreshold. writing to this bit has no effect
15:14	RESERVED_226	R	0h	Write 0's for future compatibility. Read returns 0
13:0	COUNTVALUE	R	0h	Number of remaining bytes to be read or to be written by the engine according to the TransferCount value [0x0000 corresponds to 0 byte remaining to be read or to be written, 0x0001 corresponds to 1 byte remaining to be read or to be written, &, 0x2000 corresponds to 8 Kbytes remaining to be read or to be written]

5.10.2.14 GPMC_ECC_CONFIG Register

5.10.2.14.1 GPMC_ECC_CONFIG Register (Offset = 1F4h) [reset = 1030h]

ECC configuration .

Return to [Summary Table](#)

Table 5-1395. Instance Table

Instance Name	Physical Address
GPMC0	4840 01F4h

Figure 5-691. GPMC_ECC_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED_206							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_206							ECCALGORITHM
R							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED_205		ECCBCHTSEL		ECCWRAPMODE			
R		R/W		R/W			
0h		1h		0h			
7	6	5	4	3	2	1	0
ECC16B	ECCTOPSECTOR			ECCCS			ECCENABLE
R/W	R/W			R/W			R/W
0h	3h			0h			0h

Table 5-1396. GPMC_ECC_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED_206	R	0h	Write 0's for future compatibility. Read returns 0
16	ECCALGORITHM	R/W	0h	ECC algorithm used 0x0: Hamming code 0x1: BCH code
15:14	RESERVED_205	R	0h	Write 0's for future compatibility. Read returns 0
13:12	ECCBCHTSEL	R/W	1h	Error correction capability used for BCH 0x0: up to 4 bits error correction [t = 4] 0x1: up to 8 bits error correction [t=8] 0x2: up to 16 bits error correction [t=16] 0x3: reserved
11:8	ECCWRAPMODE	R/W	0h	Spare area organization definition for the BCH algorithm. See the BCH syndrome/parity calculator module functional specification for more details
7	ECC16B	R/W	0h	Selects an ECC calculated on 16 columns 0 ECC calculated on 8 columns 1 ECC calculated on 16 columns
6:4	ECCTOPSECTOR	R/W	3h	Number of sectors to process with the BCH algorithm 0x0: 1 sector [512kB page] 0x1: 2 sectors ... 0x3: 4 sectors [2kB page] ... 0x7: 8 sectors [4kB page]

Table 5-1396. GPMC_ECC_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:1	ECCCS	R/W	0h	Selects the CS where ECC is computed 0 Chip select 0 1 Chip select 1 2 Chip select 2 3 Chip select 3 4 Chip select 4 5 Chip select 5 6 Chip select 6 7 Chip select 7
0	ECCENABLE	R/W	0h	Enables the ECC feature 0 ECC disabled 1 ECC enabled

5.10.2.15 GPMC_ECC_CONTROL Register

5.10.2.15.1 GPMC_ECC_CONTROL Register (Offset = 1F8h) [reset = 0h]

ECC control .

Return to [Summary Table](#)

Table 5-1397. Instance Table

Instance Name	Physical Address
GPMC0	4840 01F8h

Figure 5-692. GPMC_ECC_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED_207							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_207							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_207							ECCCLEAR
R							R/W1TC
0h							0h
7	6	5	4	3	2	1	0
RESERVED_208				ECCPOINTER			
R				R/W			
0h				0h			

Table 5-1398. GPMC_ECC_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED_207	R	0h	Write 0's for future compatibility. Read returns 0
8	ECCCLEAR	R/W1TC	0h	Clear all ECC result registers [Reads returns 0 - Writes 1 to this field clear all ECC result registers - Writes 0 are ignored]
7:4	RESERVED_208	R	0h	Write 0's for future compatibility. Read returns 0
3:0	ECCPOINTER	R/W	0h	Selects ECC result register [Reads to this field give the dynamic position of the ECC pointer - Writes to this field select the ECC result register where the first ECC computation will be stored]; Other enums: Writing other values disables the ECC engine [ECCEnable bit of GPMC_ECC_CONFIG set to 0] 0 writing 0000 disables the ECC engine (ECCEnable bit of GPMC_ECC_CONFIG set to 0) 1 ECC result register 1 is selected 2 ECC result register 2 is selected 3 ECC result register 3 is selected 4 ECC result register 4 is selected 5 ECC result register 5 is selected 6 ECC result register 6 is selected 7 ECC result register 7 is selected 8 ECC result register 8 is selected 9 ECC result register 9 is selected

5.10.2.16 GPMC_ECC_SIZE_CONFIG Register

5.10.2.16.1 GPMC_ECC_SIZE_CONFIG Register (Offset = 1FCh) [reset = FFFF000h]

ECC size .

Return to [Summary Table](#)
Table 5-1399. Instance Table

Instance Name	Physical Address
GPMC0	4840 01FCh

Figure 5-693. GPMC_ECC_SIZE_CONFIG Name Register

31	30	29	28	27	26	25	24
ECCSIZE1							
R/W							
3FFh							
23	22	21	20	19	18	17	16
ECCSIZE1		ECCSIZE0					
R/W		R/W					
3FFh		3FFh					
15	14	13	12	11	10	9	8
ECCSIZE0				RESERVED_209			ECC9RESULTS IZE
R/W				R			R/W
3FFh				0h			0h
7	6	5	4	3	2	1	0
ECC8RESULTS IZE	ECC7RESULTS IZE	ECC6RESULTS IZE	ECC5RESULTS IZE	ECC4RESULTS IZE	ECC3RESULTS IZE	ECC2RESULTS IZE	ECC1RESULTS IZE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1400. GPMC_ECC_SIZE_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	ECCSIZE1	R/W	3FFh	Defines ECC size 1 [For Hamming Code: 0x000 corresponds to 2 Bytes, 0x001 corresponds to 4 Bytes, 0x002 corresponds to 6 Bytes, 0x003 corresponds to 8 Bytes, &, 0x0FF corresponds to 512 Bytes. Max supported value is 0x0FF.] [For BCH: 0x000 corresponds to 0 nibbles, 0x001 corresponds to 1 nibble, 0x002 corresponds to 2 nibbles, 0x003 corresponds to 3 nibbles, &, 0x3FF corresponds to 1023nibbles.]
21:12	ECCSIZE0	R/W	3FFh	Defines ECC size 0 [For Hamming Code: 0x000 corresponds to 2 Bytes, 0x001 corresponds to 4 Bytes, 0x002 corresponds to 6 Bytes, 0x003 corresponds to 8 Bytes, &, 0x0FF corresponds to 512 Bytes. Max supported value is 0x0FF.] [For BCH: 0x000 corresponds to 0 nibbles, 0x001 corresponds to 1 nibble, 0x002 corresponds to 2 nibbles, 0x003 corresponds to 3 nibbles, &, 0x3FF corresponds to 1023nibbles.]
11:9	RESERVED_209	R	0h	Write 0's for future compatibility. Read returns 0
8	ECC9RESULTS SIZE	R/W	0h	Selects ECC size for ECC 9 result register 0 ECCSize0 is selected 1 ECCSize1 is selected
7	ECC8RESULTS SIZE	R/W	0h	Selects ECC size for ECC 8 result register 0 ECCSize0 is selected 1 ECCSize1 is selected

Table 5-1400. GPMC_ECC_SIZE_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	ECC7RESULTSIZ	R/W	0h	Selects ECC size for ECC 7 result register 0 ECCSize0 is selected 1 ECCSize1 is selected
5	ECC6RESULTSIZ	R/W	0h	Selects ECC size for ECC 6 result register 0 ECCSize0 is selected 1 ECCSize1 is selected
4	ECC5RESULTSIZ	R/W	0h	Selects ECC size for ECC 5 result register 0 ECCSize0 is selected 1 ECCSize1 is selected
3	ECC4RESULTSIZ	R/W	0h	Selects ECC size for ECC 4 result register 0 ECCSize0 is selected 1 ECCSize1 is selected
2	ECC3RESULTSIZ	R/W	0h	Selects ECC size for ECC 3 result register 0 ECCSize0 is selected 1 ECCSize1 is selected
1	ECC2RESULTSIZ	R/W	0h	Selects ECC size for ECC 2 result register 0 ECCSize0 is selected 1 ECCSize1 is selected
0	ECC1RESULTSIZ	R/W	0h	Selects ECC size for ECC 1 result register 0 ECCSize0 is selected 1 ECCSize1 is selected

5.10.2.17 GPMC_ECC_RESULT_J Register

5.10.2.17.1 GPMC_ECC_RESULT_J Register (Offset = 200h) [reset = 0h]

ECC result register .

Return to [Summary Table](#)

Table 5-1401. Instance Table

Instance Name	Physical Address
GPMC0	4840 0200h + formula

Figure 5-694. GPMC_ECC_RESULT_J Name Register

31	30	29	28	27	26	25	24
RESERVED_188				P2048O	P1024O	P512O	P256O
R				R	R	R	R
0h				0h	0h	0h	0h
23	22	21	20	19	18	17	16
P128O	P64O	P32O	P16O	P8O	P4O	P2O	P1O
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED_187				P2048E	P1024E	P512E	P256E
R				R	R	R	R
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
P128E	P64E	P32E	P16E	P8E	P4E	P2E	P1E
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1402. GPMC_ECC_RESULT_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED_188	R	0h	Write 0's for future compatibility. Read returns 0
27	P2048O	R	0h	Odd Row Parity bit 2048 only used for ECC computed on 512 Bytes
26	P1024O	R	0h	Odd Row Parity bit 1024
25	P512O	R	0h	Odd Row Parity bit 512
24	P256O	R	0h	Odd Row Parity bit 256
23	P128O	R	0h	Odd Row Parity bit 128
22	P64O	R	0h	Odd Row Parity bit 64
21	P32O	R	0h	Odd Row Parity bit 32
20	P16O	R	0h	Odd Row Parity bit 16
19	P8O	R	0h	Odd Row Parity bit 8
18	P4O	R	0h	Odd Column Parity bit 4
17	P2O	R	0h	Odd Column Parity bit 2
16	P1O	R	0h	Odd Column Parity bit 1
15:12	RESERVED_187	R	0h	Write 0's for future compatibility. Read returns 0
11	P2048E	R	0h	Even Row Parity bit 2048 only used for ECC computed on 512 Bytes
10	P1024E	R	0h	Even Row Parity bit 1024
9	P512E	R	0h	Even Row Parity bit 512
8	P256E	R	0h	Even Row Parity bit 256

Table 5-1402. GPMC_ECC_RESULT_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	P128E	R	0h	Even Row Parity bit 128
6	P64E	R	0h	Even Row Parity bit 64
5	P32E	R	0h	Even Row Parity bit 32
4	P16E	R	0h	Even Row Parity bit 16
3	P8E	R	0h	Even Row Parity bit 8
2	P4E	R	0h	Even Column Parity bit 4
1	P2E	R	0h	Even Column Parity bit 2
0	P1E	R	0h	Even Column Parity bit 1

5.10.2.18 GPMC_BCH_SWDATA Register
5.10.2.18.1 GPMC_BCH_SWDATA Register (Offset = 2D0h) [reset = 0h]

This register is used to directly pass data to the BCH ECC calculator without accessing the actual NAND flash interface.

Return to [Summary Table](#)

Table 5-1403. Instance Table

Instance Name	Physical Address
GPMC0	4840 02D0h

Figure 5-695. GPMC_BCH_SWDATA Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
BCH_DATA							
W							
0h							
7	6	5	4	3	2	1	0
BCH_DATA							
W							
0h							

Table 5-1404. GPMC_BCH_SWDATA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	BCH_DATA	W	0h	Data to be included in the BCH calculation. Only bits 0 to 7 are taken into account if the calculator is configured to use 8 bits data [ECC16B = 0]

5.10.2.19 GPMC_CONFIG1_J Register

5.10.2.19.1 GPMC_CONFIG1_J Register (Offset = 0h) [reset = 0h]

The configuration 1 register sets signal control parameters per chip select

Return to [Summary Table](#)

Table 5-1405. Instance Table

Instance Name	Physical Address
GPMC0	4840 0000h + formula

Figure 5-696. GPMC_CONFIG1_J Name Register

31	30	29	28	27	26	25	24
WRAPBURST	READMULTIPLE	READTYPE	WRITEMULTIPLE	WRITETYPE	CLKACTIVATIONTIME		ATTACHEDDE VICEPAGELEN GTH
R/W	R/W	R/W	R/W	R/W	R/W		R/W
0h	0h	0h	0h	0h	0h		0h
23	22	21	20	19	18	17	16
ATTACHEDDE VICEPAGELEN GTH	WAITREADMONITORING	WAITWRITEMONITORING	RESERVED_9	WAITMONITORINGTIME		WAITPINSELECT	
R/W	R/W	R/W	R	R/W		R/W	
0h	0h	0h	0h	0h		0h	
15	14	13	12	11	10	9	8
RESERVED_11		DEVICESIZE		DEVICETYPE		MUXADDDATA	
R		R/W		R/W		R/W	
0h		0h		0h		0h	
7	6	5	4	3	2	1	0
RESERVED_12			TIMEPARAGRAPHULARITY	RESERVED_10		GPMCFCLKDIVIDER	
R			R/W	R		R/W	
0h			0h	0h		0h	

Table 5-1406. GPMC_CONFIG1_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	WRAPBURST	R/W	0h	Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst 0 Synchronous wrapping burst not supported 1 Synchronous wrapping burst supported
30	READMULTIPLE	R/W	0h	Selects the read single or multiple access 0 single access 1 multiple access (burst if synchronous, page if asynchronous)
29	READTYPE	R/W	0h	Selects the read mode operation 0 Read Asynchronous 1 Read Synchronous
28	WRITEMULTIPLE	R/W	0h	Selects the write single or multiple access 0 single access 1 multiple access (burst if synchronous, considered as single if asynchronous)
27	WRITETYPE	R/W	0h	Selects the write mode operation 0 write Asynchronous 1 write Synchronous

Table 5-1406. GPMC_CONFIG1_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26:25	CLKACTIVATIONTIME	R/W	0h	Output GPMC.CLK activation time 0 First rising edge of GPMC.CLK at Start Access Time 1 First rising edge of GPMC.CLK one GPMC.FCLK cycle after Start Access Time 2 First rising edge of GPMC.CLK two GPMC.FCLK cycles after Start Access Time 3 not defined
24:23	ATTACHEDDEVICEPAGELENGTH	R/W	0h	Specifies the attached device page [burst] length 0 4 words 1 8 words 2 16 words 3 32 words
22	WAITREADMONITORING	R/W	0h	Selects the Wait monitoring configuration for Read accesses [Reset value is BOOTWAITEN input pin sampled at IC reset] 0 wait pin is not monitored for read accesses 1 wait pin is monitored for read accesses
21	WAITWRITEMONITORING	R/W	0h	Selects the Wait monitoring configuration for Write accesses 0 wait pin is not monitored for write accesses 1 wait pin is monitored for write accesses
20	RESERVED_9	R	0h	Write 0's for future compatibility. Read returns 0
19:18	WAITMONITORINGTIME	R/W	0h	Selects input pin Wait monitoring time 0 wait pin is monitored with valid data 1 wait pin is monitored one GPMC.CLK cycle before valid data 2 wait pin is monitored two GPMC.CLK cycle before valid data 3 not defined
17:16	WAITPINSELECT	R/W	0h	Selects the input WAIT pin for this chip select [Reset value is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 0 for CS1-7] 0 wait input pin is WAIT0 1 wait input pin is WAIT1 2 wait input pin is WAIT2 3 wait input pin is WAIT3
15:14	RESERVED_11	R	0h	Write 0's for future compatibility. Read returns 0
13:12	DEVICESTYPE	R/W	0h	Selects the device size attached [Reset value is BOOTDEVICESTYPE input pin sampled at IC reset for CS0 and 01 for CS1-7] 0 8 bit 1 16 bit 2 32 bit 3 reserved
11:10	DEVICETYPE	R/W	0h	Selects the attached device type 0 NOR Flash, pSRAM, asynchronous devices 1 reserved 2 NAND Flash stream mode 3 reserved
9:8	MUXADDDATA	R/W	0h	Enables the Address and data multiplexed protocol [Reset value is CS0MUXDEVICE input pin sampled at IC reset for CS0 and 0 for CS1-7] 0 Non Multiplexed attached device 1 AAD-Mux protocol device 2 Address and data multiplexed attached device 3 Reserved
7:5	RESERVED_12	R	0h	Write 0's for future compatibility. Read returns 0

Table 5-1406. GPMC_CONFIG1_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	TIMEPARAGRANULARITY	R/W	0h	Signals timing latencies scalar factor [Rd/WRCycleTime, AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, WEOffTime, Cycle2CycleDelay, BusTurnAround, TimeOutStartValue] 0 x1 latencies 1 x2 latencies
3:2	RESERVED_10	R	0h	Write 0's for future compatibility. Read returns 0
1:0	GPMCFCLKDIVIDER	R/W	0h	Divides the GPMC.FCLK clock 0 GPMC.CLK frequency = GPMC.FCLK frequency 1 GPMC.CLK frequency = GPMC.FCLK frequency / 2 2 GPMC.CLK frequency = GPMC.FCLK frequency / 3 3 GPMC.CLK frequency = GPMC.FCLK frequency / 4

5.10.2.20 GPMC_CONFIG2_J Register

5.10.2.20.1 GPMC_CONFIG2_J Register (Offset = 4h) [reset = 101001h]

Chip-select signal timing parameter configuration

Return to [Summary Table](#)

Table 5-1407. Instance Table

Instance Name	Physical Address
GPMC0	4840 0004h + formula

Figure 5-697. GPMC_CONFIG2_J Name Register

31	30	29	28	27	26	25	24
RESERVED_43							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_43				CSWROFFTIME			
R				R/W			
0h				10h			
15	14	13	12	11	10	9	8
RESERVED_45				CSRDOFFTIME			
R				R/W			
0h				10h			
7	6	5	4	3	2	1	0
CSEXTRADELAY	RESERVED_44			CSONTIME			
R/W	R			R/W			
0h	0h			1h			

Table 5-1408. GPMC_CONFIG2_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:21	RESERVED_43	R	0h	Write 0's for future compatibility Reads returns 0
20:16	CSWROFFTIME	R/W	10h	CS# de-assertion time from start cycle time for write accesses [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, &, 0x1F corresponds to 31 GPMC.FCLK cycles]
15:13	RESERVED_45	R	0h	Write 0's for future compatibility. Read returns 0
12:8	CSRDOFFTIME	R/W	10h	CS# de-assertion time from start cycle time for read accesses [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, &, 0x1F corresponds to 31 GPMC.FCLK cycles]
7	CSEXTRADELAY	R/W	0h	CS# Add Extra Half GPMC.FCLK cycle 0 CS# Timing control signal is not delayed 1 CS# Timing control signal is delayed of half GPMC.FCLK clock cycle
6:4	RESERVED_44	R	0h	Write 0's for future compatibility. Read returns 0
3:0	CSONTIME	R/W	1h	CS# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, &, 0xF corresponds to 15 GPMC.FCLK cycles]

5.10.2.21 GPMC_CONFIG3_J Register

5.10.2.21.1 GPMC_CONFIG3_J Register (Offset = 8h) [reset = 22060514h]

ADV# signal timing parameter configuration

Return to [Summary Table](#)

Table 5-1409. Instance Table

Instance Name	Physical Address
GPMC0	4840 0008h + formula

Figure 5-698. GPMC_CONFIG3_J Name Register

31	30	29	28	27	26	25	24
RESERVED_1	ADVAADMUXWROFFTIME			RESERVED_0	ADVAADMUXRDOFFTIME		
R	R/W			R	R/W		
0h	2h			0h	2h		
23	22	21	20	19	18	17	16
RESERVED_68			ADVWROFFTIME				
R			R/W				
0h			6h				
15	14	13	12	11	10	9	8
RESERVED_69			ADVRDOFFTIME				
R			R/W				
0h			5h				
7	6	5	4	3	2	1	0
ADVEXTRA LAY	ADVAADMUXONTIME			ADVONTIME			
R/W	R/W			R/W			
0h	1h			4h			

Table 5-1410. GPMC_CONFIG3_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED_1	R	0h	Write 0's for future compatibility. Read returns 0
30:28	ADVAADMUXWROFFTIME	R/W	2h	ADV# de-assertion for first address phase when using the AAD-Mux protocol
27	RESERVED_0	R	0h	Write 0's for future compatibility. Read returns 0
26:24	ADVAADMUXRDOFFTIME	R/W	2h	ADV# assertion for first address phase when using the AAD-Mux protocol
23:21	RESERVED_68	R	0h	Write 0's for future compatibility. Read returns 0
20:16	ADVWROFFTIME	R/W	6h	ADV# de-assertion time from start cycle time for write accesses [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, &, 0x1F corresponds to 31 GPMC.FCLK cycles]
15:13	RESERVED_69	R	0h	Write 0's for future compatibility. Read returns 0
12:8	ADVRDOFFTIME	R/W	5h	ADV# de-assertion time from start cycle time for read accesses [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, &, 0x1F corresponds to 31 GPMC.FCLK cycles]
7	ADVEXTRADELAY	R/W	0h	ADV# Add Extra Half GPMC.FCLK cycle 0 ADV# Timing control signal is not delayed 1 ADV# Timing control signal is delayed of half GPMC.FCLK clock cycle
6:4	ADVAADMUXONTIME	R/W	1h	ADV# assertion for first address phase when using the AAD-Mux protocol

Table 5-1410. GPMC_CONFIG3_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	ADVONTIME	R/W	4h	ADV# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, &, 0xF corresponds to 15 GPMC.FCLK cycles]

5.10.2.22 GPMC_CONFIG4_J Register

5.10.2.22.1 GPMC_CONFIG4_J Register (Offset = Ch) [reset = 10057016h]

WE# and OE# signals timing parameter configuration

Return to [Summary Table](#)

Table 5-1411. Instance Table

Instance Name	Physical Address
GPMC0	4840 000Ch + formula

Figure 5-699. GPMC_CONFIG4_J Name Register

31	30	29	28	27	26	25	24
RESERVED			WEOFFTIME				
R			R/W				
0h			10h				
23	22	21	20	19	18	17	16
WEEXTRADELAY	RESERVED_92			WEONTIME			
R/W	R			R/W			
0h	0h			5h			
15	14	13	12	11	10	9	8
OEAADMUXOFFTIME			OEOFFTIME				
R/W			R/W				
3h			10h				
7	6	5	4	3	2	1	0
OEEXTRADELAY	OEAADMUXONTIME			OEONTIME			
R/W	R/W			R/W			
0h	1h			6h			

Table 5-1412. GPMC_CONFIG4_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED	R	0h	Write 0's for future compatibility. Read returns 0
28:24	WEOFFTIME	R/W	10h	WE# de-assertion time from start cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, &, 0x1F corresponds to 31 GPMC.FCLK cycles]
23	WEEXTRADELAY	R/W	0h	WE# Add Extra Half GPMC.FCLK cycle 0 WE# Timing control signal is not delayed 1 WE# Timing control signal is delayed of half GPMC.FCLK clock cycle
22:20	RESERVED_92	R	0h	Write 0's for future compatibility. Read returns 0
19:16	WEONTIME	R/W	5h	WE# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, &, 0xF corresponds to 15 GPMC.FCLK cycles]
15:13	OEAADMUXOFFTIME	R/W	3h	OE# de-assertion time for the first address phase in an AAD-Mux access
12:8	OEOFFTIME	R/W	10h	OE# de-assertion time from start cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, &, 0x1F corresponds to 31 GPMC.FCLK cycles]
7	OEEXTRADELAY	R/W	0h	OE# Add Extra Half GPMC.FCLK cycle 0 OE# Timing control signal is not delayed 1 OE# Timing control signal is delayed of half GPMC.FCLK clock cycle

Table 5-1412. GPMC_CONFIG4_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:4	OEAADMUXONTIME	R/W	1h	OE# assertion time for the first address phase in an AAD-Mux access
3:0	OEONTIME	R/W	6h	OE# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, &, 0xF corresponds to 15 GPMC.FCLK cycles]

5.10.2.23 GPMC_CONFIG5_J Register

5.10.2.23.1 GPMC_CONFIG5_J Register (Offset = 10h) [reset = 10F1111h]

RdAccessTime and CycleTime timing parameters configuration

Return to [Summary Table](#)

Table 5-1413. Instance Table

Instance Name	Physical Address
GPMC0	4840 0010h + formula

Figure 5-700. GPMC_CONFIG5_J Name Register

31	30	29	28	27	26	25	24
RESERVED_124				PAGEBURSTACCESSTIME			
R				R/W			
0h				1h			
23	22	21	20	19	18	17	16
RESERVED_125			RDACCESSTIME				
R			R/W				
0h			Fh				
15	14	13	12	11	10	9	8
RESERVED_126			WRCYCLETIME				
R			R/W				
0h			11h				
7	6	5	4	3	2	1	0
RESERVED_123			RDCYCLETIME				
R			R/W				
0h			11h				

Table 5-1414. GPMC_CONFIG5_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED_124	R	0h	Write 0's for future compatibility. Read returns 0
27:24	PAGEBURSTACCESSTIME	R/W	1h	Delay between successive words in a multiple access [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, & 0xF corresponds to 15 GPMC.FCLK cycles]
23:21	RESERVED_125	R	0h	Write 0's for future compatibility. Read returns 0
20:16	RDACCESSTIME	R/W	Fh	Delay between start cycle time and first data valid [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, & 0x1F corresponds to 31 GPMC.FCLK cycles]
15:13	RESERVED_126	R	0h	Write 0's for future compatibility Reads returns 0
12:8	WRCYCLETIME	R/W	11h	Total write cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, & 0x1F corresponds to 31 GPMC.FCLK cycles]
7:5	RESERVED_123	R	0h	Write 0's for future compatibility. Read returns 0
4:0	RDCYCLETIME	R/W	11h	Total read cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, & 0x1F corresponds to 31 GPMC.FCLK cycles]

5.10.2.24 GPMC_CONFIG6_J Register

5.10.2.24.1 GPMC_CONFIG6_J Register (Offset = 14h) [reset = 8F070000h]

WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration

Return to [Summary Table](#)

Table 5-1415. Instance Table

Instance Name	Physical Address
GPMC0	4840 0014h + formula

Figure 5-701. GPMC_CONFIG6_J Name Register

31	30	29	28	27	26	25	24
RESERVED	RESERVED_0		WRACCESSTIME				
R/W	R		R/W				
1h	0h		Fh				
23	22	21	20	19	18	17	16
RESERVED_155				WRDATAONADMUXBUS			
R				R/W			
0h				7h			
15	14	13	12	11	10	9	8
RESERVED_1				CYCLE2CYCLEDELAY			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
CYCLE2CYCLE SAMECSEN	CYCLE2CYCLE DIFFCSEN	RESERVED_156		BUSTURNAROUND			
R/W	R/W	R		R/W			
0h	0h	0h		0h			

Table 5-1416. GPMC_CONFIG6_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	TI Internal use - Do not modify
30:29	RESERVED_0	R	0h	Write 0's for future compatibility. Read returns 0
28:24	WRACCESSTIME	R/W	Fh	Delay from StartAccessTime to the GPMC.FCLK rising edge corresponding the the GPMC.CLK rising edge used by the attached memory for the first data capture [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, &, 0x1F corresponds to 31 GPMC.FCLK cycles]
23:20	RESERVED_155	R	0h	Write 0's for future compatibility. Read returns 0
19:16	WRDATAONADMUXBUS	R/W	7h	Specifies on which GPMC.FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus
15:12	RESERVED_1	R	0h	Write 0's for future compatibility. Read returns 0
11:8	CYCLE2CYCLEDELAY	R/W	0h	Chip select high pulse delay between two successive accesses [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, &, 0xF corresponds to 15 GPMC.FCLK cycles]
7	CYCLE2CYCLESAMECSEN	R/W	0h	Add Cycle2CycleDelay between two successive accesses to the same chip-select [any access type] 0 No delay between the two accesses 1 Add Cycle2CycleDelay
6	CYCLE2CYCLEDIFFCSEN	R/W	0h	Add Cycle2CycleDelay between two successive accesses to a different chip-select [any access type] 0 No delay between the two accesses 1 Add Cycle2CycleDelay

Table 5-1416. GPMC_CONFIG6_J Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	RESERVED_156	R	0h	Write 0's for future compatibility Reads returns 0
3:0	BUSTURNAROUND	R/W	0h	Bus turn around latency between two successive accesses to the same chip-select [rd to wr] or to a different chip-select [read to read and read to write] [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle, &, 0xF corresponds to 15 GPMC.FCLK cycles]

5.10.2.25 GPMC_CONFIG7_J Register

5.10.2.25.1 GPMC_CONFIG7_J Register (Offset = 18h) [reset = F40h]

Chip-select address mapping configuration Note: For CS0, the register reset is 0xf40 while for all the other instances CS1-CS7, the reset is 0xf00.

Return to [Summary Table](#)

Table 5-1417. Instance Table

Instance Name	Physical Address
GPMC0	4840 0018h + formula

Figure 5-702. GPMC_CONFIG7_J Name Register

31	30	29	28	27	26	25	24
RESERVED_171							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_171							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_171				MASKADDRESS			
R				R/W			
0h				Fh			
7	6	5	4	3	2	1	0
RESERVED_172	CSVALID	BASEADDRESS					
R	R/W	R/W					
0h	1h	0h					

Table 5-1418. GPMC_CONFIG7_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED_171	R	0h	Write 0's for future compatibility. Read returns 0
11:8	MASKADDRESS	R/W	Fh	Chip-select mask address
7	RESERVED_172	R	0h	Write 0's for future compatibility. Read returns 0
6	CSVALID	R/W	1h	Chip-select enable [reset value is 1 for CS0 and 0 for CS1-7] 0 Chip-select disabled 1 Chip-select enabled
5:0	BASEADDRESS	R/W	0h	Chip-select base address

5.10.2.26 GPMC_NAND_COMMAND_J Register

5.10.2.26.1 GPMC_NAND_COMMAND_J Register (Offset = 1Ch) [reset = 0h]

This Register is not a true register, just a address location.

Return to [Summary Table](#)

Table 5-1419. Instance Table

Instance Name	Physical Address
GPMC0	4840 001Ch + formula

Figure 5-703. GPMC_NAND_COMMAND_J Name Register

31	30	29	28	27	26	25	24
GPMC_NAND_COMMAND_0							
W							
0h							
23	22	21	20	19	18	17	16
GPMC_NAND_COMMAND_0							
W							
0h							
15	14	13	12	11	10	9	8
GPMC_NAND_COMMAND_0							
W							
0h							
7	6	5	4	3	2	1	0
GPMC_NAND_COMMAND_0							
W							
0h							

Table 5-1420. GPMC_NAND_COMMAND_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	GPMC_NAND_COMMAND_0	W	0h	

5.10.2.27 GPMC_NAND_ADDRESS_J Register
5.10.2.27.1 GPMC_NAND_ADDRESS_J Register (Offset = 20h) [reset = 0h]

This Register is not a true register, just a address location.

Return to [Summary Table](#)

Table 5-1421. Instance Table

Instance Name	Physical Address
GPMC0	4840 0020h + formula

Figure 5-704. GPMC_NAND_ADDRESS_J Name Register

31	30	29	28	27	26	25	24
GPMC_NAND_ADDRESS_0							
W							
0h							
23	22	21	20	19	18	17	16
GPMC_NAND_ADDRESS_0							
W							
0h							
15	14	13	12	11	10	9	8
GPMC_NAND_ADDRESS_0							
W							
0h							
7	6	5	4	3	2	1	0
GPMC_NAND_ADDRESS_0							
W							
0h							

Table 5-1422. GPMC_NAND_ADDRESS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	GPMC_NAND_ADDRESS_0	W	0h	

5.10.2.28 GPMC_NAND_DATA_J Register

5.10.2.28.1 GPMC_NAND_DATA_J Register (Offset = 24h) [reset = 0h]

This Register is not a true register, just a address location.

Return to [Summary Table](#)

Table 5-1423. Instance Table

Instance Name	Physical Address
GPMC0	4840 0024h + formula

Figure 5-705. GPMC_NAND_DATA_J Name Register

31	30	29	28	27	26	25	24
GPMC_NAND_DATA_0							
R/W							
0h							
23	22	21	20	19	18	17	16
GPMC_NAND_DATA_0							
R/W							
0h							
15	14	13	12	11	10	9	8
GPMC_NAND_DATA_0							
R/W							
0h							
7	6	5	4	3	2	1	0
GPMC_NAND_DATA_0							
R/W							
0h							

Table 5-1424. GPMC_NAND_DATA_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	GPMC_NAND_DATA_0	R/W	0h	

5.10.2.29 GPMC_BCH_RESULT_0_J Register
5.10.2.29.1 GPMC_BCH_RESULT_0_J Register (Offset = 0h) [reset = 0h]

BCH ECC result, bits 0 to 31

 Return to [Summary Table](#)
Table 5-1425. Instance Table

Instance Name	Physical Address
GPMC0	4840 0000h + formula

Figure 5-706. GPMC_BCH_RESULT_0_J Name Register

31	30	29	28	27	26	25	24
BCH_RESULT_0							
R							
0h							
23	22	21	20	19	18	17	16
BCH_RESULT_0							
R							
0h							
15	14	13	12	11	10	9	8
BCH_RESULT_0							
R							
0h							
7	6	5	4	3	2	1	0
BCH_RESULT_0							
R							
0h							

Table 5-1426. GPMC_BCH_RESULT_0_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BCH_RESULT_0	R	0h	BCH ECC result, bits 0 to 31

5.10.2.30 GPMC_BCH_RESULT_1_J Register

5.10.2.30.1 GPMC_BCH_RESULT_1_J Register (Offset = 4h) [reset = 0h]

BCH ECC result, bits 32 to 63

Return to [Summary Table](#)

Table 5-1427. Instance Table

Instance Name	Physical Address
GPMC0	4840 0004h + formula

Figure 5-707. GPMC_BCH_RESULT_1_J Name Register

31	30	29	28	27	26	25	24
BCH_RESULT_1							
R							
0h							
23	22	21	20	19	18	17	16
BCH_RESULT_1							
R							
0h							
15	14	13	12	11	10	9	8
BCH_RESULT_1							
R							
0h							
7	6	5	4	3	2	1	0
BCH_RESULT_1							
R							
0h							

Table 5-1428. GPMC_BCH_RESULT_1_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BCH_RESULT_1	R	0h	BCH ECC result, bits 32 to 63

5.10.2.31 GPMC_BCH_RESULT_2_J Register
5.10.2.31.1 GPMC_BCH_RESULT_2_J Register (Offset = 8h) [reset = 0h]

BCH ECC result, bits 64 to 95

 Return to [Summary Table](#)
Table 5-1429. Instance Table

Instance Name	Physical Address
GPMC0	4840 0008h + formula

Figure 5-708. GPMC_BCH_RESULT_2_J Name Register

31	30	29	28	27	26	25	24
BCH_RESULT_2							
R							
0h							
23	22	21	20	19	18	17	16
BCH_RESULT_2							
R							
0h							
15	14	13	12	11	10	9	8
BCH_RESULT_2							
R							
0h							
7	6	5	4	3	2	1	0
BCH_RESULT_2							
R							
0h							

Table 5-1430. GPMC_BCH_RESULT_2_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BCH_RESULT_2	R	0h	BCH ECC result, bits 64 to 95

5.10.2.32 GPMC_BCH_RESULT_3_J Register

5.10.2.32.1 GPMC_BCH_RESULT_3_J Register (Offset = Ch) [reset = 0h]

BCH ECC result, bits 96 to 127

Return to [Summary Table](#)

Table 5-1431. Instance Table

Instance Name	Physical Address
GPMC0	4840 000Ch + formula

Figure 5-709. GPMC_BCH_RESULT_3_J Name Register

31	30	29	28	27	26	25	24
BCH_RESULT_3							
R							
0h							
23	22	21	20	19	18	17	16
BCH_RESULT_3							
R							
0h							
15	14	13	12	11	10	9	8
BCH_RESULT_3							
R							
0h							
7	6	5	4	3	2	1	0
BCH_RESULT_3							
R							
0h							

Table 5-1432. GPMC_BCH_RESULT_3_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BCH_RESULT_3	R	0h	BCH ECC result, bits 96 to 127

5.10.2.33 GPMC_BCH_RESULT_4_J Register

5.10.2.33.1 GPMC_BCH_RESULT_4_J Register (Offset = 0h) [reset = 0h]

BCH ECC result, bits 128 to 159

Return to [Summary Table](#)

Table 5-1433. Instance Table

Instance Name	Physical Address
GPMC0	4840 0000h + formula

Figure 5-710. GPMC_BCH_RESULT_4_J Name Register

31	30	29	28	27	26	25	24
BCH_RESULT_4							
R							
0h							
23	22	21	20	19	18	17	16
BCH_RESULT_4							
R							
0h							
15	14	13	12	11	10	9	8
BCH_RESULT_4							
R							
0h							
7	6	5	4	3	2	1	0
BCH_RESULT_4							
R							
0h							

Table 5-1434. GPMC_BCH_RESULT_4_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BCH_RESULT_4	R	0h	BCH ECC result, bits 128 to 159

5.10.2.34 GPMC_BCH_RESULT_5_J Register

5.10.2.34.1 GPMC_BCH_RESULT_5_J Register (Offset = 4h) [reset = 0h]

BCH ECC result, bits 160 to 191

Return to [Summary Table](#)

Table 5-1435. Instance Table

Instance Name	Physical Address
GPMC0	4840 0004h + formula

Figure 5-711. GPMC_BCH_RESULT_5_J Name Register

31	30	29	28	27	26	25	24
BCH_RESULT_5							
R							
0h							
23	22	21	20	19	18	17	16
BCH_RESULT_5							
R							
0h							
15	14	13	12	11	10	9	8
BCH_RESULT_5							
R							
0h							
7	6	5	4	3	2	1	0
BCH_RESULT_5							
R							
0h							

Table 5-1436. GPMC_BCH_RESULT_5_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BCH_RESULT_5	R	0h	BCH ECC result, bits 160 to 191

5.10.2.35 GPMC_BCH_RESULT_6_J Register
5.10.2.35.1 GPMC_BCH_RESULT_6_J Register (Offset = 8h) [reset = 0h]

BCH ECC result, bits 192 to 207

 Return to [Summary Table](#)
Table 5-1437. Instance Table

Instance Name	Physical Address
GPMC0	4840 0008h + formula

Figure 5-712. GPMC_BCH_RESULT_6_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
BCH_RESULT_6							
R							
0h							
7	6	5	4	3	2	1	0
BCH_RESULT_6							
R							
0h							

Table 5-1438. GPMC_BCH_RESULT_6_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	BCH_RESULT_6	R	0h	BCH ECC result, bits 192 to 207

5.11 ELM

ELM

5.11.1 ELM Summaries

ELM Summaries

Table 5-1439. ELM Registers, Base Address=527F 0000h, Length=4096

Offset	Length	Register Name	ELM0 Physical Address
0h	32	ELM_REVISION	527F 0000h
14h	32	ELM_SYSSTS	527F 0014h
18h	32	ELM_IRQSTS	527F 0018h
1Ch	32	ELM_IRQEN	527F 001Ch
20h	32	ELM_LOCATION_CONFIG	527F 0020h
80h	32	ELM_PAGE_CTRL	527F 0080h
0h	32	ELM_SYNDROME_FRAGMENT_0_J	527F 0000h + formula
4h	32	ELM_SYNDROME_FRAGMENT_1_J	527F 0004h + formula
8h	32	ELM_SYNDROME_FRAGMENT_2_J	527F 0008h + formula
Ch	32	ELM_SYNDROME_FRAGMENT_3_J	527F 000Ch + formula
10h	32	ELM_SYNDROME_FRAGMENT_4_J	527F 0010h + formula
14h	32	ELM_SYNDROME_FRAGMENT_5_J	527F 0014h + formula
18h	32	ELM_SYNDROME_FRAGMENT_6_J	527F 0018h + formula
0h	32	ELM_ERR_LOC_ELM_LOCATION_STATUS_J	527F 0000h + formula
80h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_0_J	527F 0080h + formula
84h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_1_J	527F 0084h + formula
88h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_2_J	527F 0088h + formula
8Ch	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_3_J	527F 008Ch + formula
90h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_4_J	527F 0090h + formula
94h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_5_J	527F 0094h + formula
98h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_6_J	527F 0098h + formula
9Ch	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_7_J	527F 009Ch + formula
A0h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_8_J	527F 00A0h + formula
A4h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_9_J	527F 00A4h + formula
A8h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_10_J	527F 00A8h + formula
ACh	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_11_J	527F 00ACh + formula
B0h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_12_J	527F 00B0h + formula
B4h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_13_J	527F 00B4h + formula
B8h	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_14_J	527F 00B8h + formula
BCh	32	ELM_ERR_LOC_ELM_ERROR_LOCATION_15_J	527F 00BCh + formula

5.11.2 ELM Registers

ELM Registers

5.11.2.1 ELM_REVISION Register

5.11.2.1.1 ELM_REVISION Register (Offset = 0h) [reset = 20h]

This register contains the IP revision code.
(A write to this register has no effect, the same as the reset).

Return to [Summary Table](#)

Table 5-1440. Instance Table

Instance Name	Physical Address
ELM0	527F 0000h

Figure 5-713. ELM_REVISION Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0							
R							
0h							
7	6	5	4	3	2	1	0
REV_NUMBER							
R							
20h							

Table 5-1441. ELM_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_0	R	0h	Read returns 0
7:0	REV_NUMBER	R	20h	IP revision number [RTL] [7:4] Major revision [3:0] Minor revision

5.11.2.2 ELM_SYSSTS Register

5.11.2.2.1 ELM_SYSSTS Register (Offset = 14h) [reset = 0h]

Internal Reset monitoring (OCP domain)

Undefined since:

From HW perspective reset state is 0

From SW user perspective when module is accessible is 1

Return to [Summary Table](#)

Table 5-1442. Instance Table

Instance Name	Physical Address
ELM0	527F 0014h

Figure 5-714. ELM_SYSSTS Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_0							RESETDONE
R							R
0h							0h

Table 5-1443. ELM_SYSSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_0	R	0h	Reserved
0	RESETDONE	R	0h	Internal Reset monitoring (OCP domain) Undefined since: From HW perspective reset state is 0 From SW user perspective when module is accessible is 1

5.11.2.3 ELM_IRQSTS Register

5.11.2.3.1 ELM_IRQSTS Register (Offset = 18h) [reset = 0h]

Interrupt status. This register doubles as a status register for the error location processes.

Return to [Summary Table](#)

Table 5-1444. Instance Table

Instance Name	Physical Address
ELM0	527F 0018h

Figure 5-715. ELM_IRQSTS Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0							PAGE_VALID
R							R/W1TC
0h							0h
7	6	5	4	3	2	1	0
LOC_VALID_7	LOC_VALID_6	LOC_VALID_5	LOC_VALID_4	LOC_VALID_3	LOC_VALID_2	LOC_VALID_1	LOC_VALID_0
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1445. ELM_IRQSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED_0	R	0h	Reserved
8	PAGE_VALID	R/W1TC	0h	Error location status for a full page, based on the mask definition Read 0x0: error locations invalid for all polynomials enabled in the ECC_INTERRUPT_MASK register Read 0x1: all error locations valid Write 0x0: no effect Write 0x1: clear interrupt
7	LOC_VALID_7	R/W1TC	0h	Error location status for syndrome polynomial 7 Read 0x0: no syndrome processed or process in progress Read 0x1: error location process completed Write 0x0: no effect Write 0x1: clear interrupt
6	LOC_VALID_6	R/W1TC	0h	Error location status for syndrome polynomial 6
5	LOC_VALID_5	R/W1TC	0h	Error location status for syndrome polynomial 5
4	LOC_VALID_4	R/W1TC	0h	Error location status for syndrome polynomial 4
3	LOC_VALID_3	R/W1TC	0h	Error location status for syndrome polynomial 3
2	LOC_VALID_2	R/W1TC	0h	Error location status for syndrome polynomial 2
1	LOC_VALID_1	R/W1TC	0h	Error location status for syndrome polynomial 1
0	LOC_VALID_0	R/W1TC	0h	Error location status for syndrome polynomial 0

5.11.2.4 ELM_IRQEN Register

5.11.2.4.1 ELM_IRQEN Register (Offset = 1Ch) [reset = 0h]

Interrupt enable.

Return to [Summary Table](#)

Table 5-1446. Instance Table

Instance Name	Physical Address
ELM0	527F 001Ch

Figure 5-716. ELM_IRQEN Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0							PAGE_MASK
R							R/W
0h							0h
7	6	5	4	3	2	1	0
LOCATION_MA_SK_7	LOCATION_MA_SK_6	LOCATION_MA_SK_5	LOCATION_MA_SK_4	LOCATION_MA_SK_3	LOCATION_MA_SK_2	LOCATION_MA_SK_1	LOCATION_MA_SK_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1447. ELM_IRQEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED_0	R	0h	Reserved
8	PAGE_MASK	R/W	0h	Page interrupt mask bit 0:disable interrupt 1:enable interrupt
7	LOCATION_MASK_7	R/W	0h	Error location interrupt mask bit for syndrome polynomial 7
6	LOCATION_MASK_6	R/W	0h	Error location interrupt mask bit for syndrome polynomial 6
5	LOCATION_MASK_5	R/W	0h	Error location interrupt mask bit for syndrome polynomial 5
4	LOCATION_MASK_4	R/W	0h	Error location interrupt mask bit for syndrome polynomial 4
3	LOCATION_MASK_3	R/W	0h	Error location interrupt mask bit for syndrome polynomial 3
2	LOCATION_MASK_2	R/W	0h	Error location interrupt mask bit for syndrome polynomial 2
1	LOCATION_MASK_1	R/W	0h	Error location interrupt mask bit for syndrome polynomial 1
0	LOCATION_MASK_0	R/W	0h	Error location interrupt mask bit for syndrome polynomial 0 0:disable interrupt 1:enable interrupt

5.11.2.5 ELM_LOCATION_CONFIG Register
5.11.2.5.1 ELM_LOCATION_CONFIG Register (Offset = 20h) [reset = 0h]

ECC algorithm parameters.

 Return to [Summary Table](#)
Table 5-1448. Instance Table

Instance Name	Physical Address
ELM0	527F 0020h

Figure 5-717. ELM_LOCATION_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED_1				ECC_SIZE			
R				R/W			
0h				0h			
23	22	21	20	19	18	17	16
ECC_SIZE							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED_0							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_0				ECC_BCH_LEVEL			
R				R/W			
0h				0h			

Table 5-1449. ELM_LOCATION_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED_1	R	0h	Reserved
26:16	ECC_SIZE	R/W	0h	Maximum size of the buffers for which the error location engine is used, in number of nibbles [4-bits entities]
15:2	RESERVED_0	R	0h	Reserved
1:0	ECC_BCH_LEVEL	R/W	0h	Error correction level 0x0: 4 bits 0x1: 8 bits 0x2: 16 bits 0x3: reserved

5.11.2.6 ELM_PAGE_CTRL Register

5.11.2.6.1 ELM_PAGE_CTRL Register (Offset = 80h) [reset = 0h]

Page definition.

Return to [Summary Table](#)

Table 5-1450. Instance Table

Instance Name	Physical Address
ELM0	527F 0080h

Figure 5-718. ELM_PAGE_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0							
R							
0h							
7	6	5	4	3	2	1	0
SECTOR_7	SECTOR_6	SECTOR_5	SECTOR_4	SECTOR_3	SECTOR_2	SECTOR_1	SECTOR_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1451. ELM_PAGE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_0	R	0h	Reserved
7	SECTOR_7	R/W	0h	Set to 1 if syndrome polynomial 7 is part of the page in page mode Must be 0 in continuous mode
6	SECTOR_6	R/W	0h	Set to 1 if syndrome polynomial 6 is part of the page in page mode Must be 0 in continuous mode
5	SECTOR_5	R/W	0h	Set to 1 if syndrome polynomial 5 is part of the page in page mode Must be 0 in continuous mode
4	SECTOR_4	R/W	0h	Set to 1 if syndrome polynomial 4 is part of the page in page mode Must be 0 in continuous mode
3	SECTOR_3	R/W	0h	Set to 1 if syndrome polynomial 3 is part of the page in page mode Must be 0 in continuous mode
2	SECTOR_2	R/W	0h	Set to 1 if syndrome polynomial 2 is part of the page in page mode Must be 0 in continuous mode
1	SECTOR_1	R/W	0h	Set to 1 if syndrome polynomial 1 is part of the page in page mode Must be 0 in continuous mode
0	SECTOR_0	R/W	0h	Set to 1 if syndrome polynomial 0 is part of the page in page mode Must be 0 in continuous mode

5.11.2.7 ELM_SYNDROME_FRAGMENT_0_J Register

5.11.2.7.1 ELM_SYNDROME_FRAGMENT_0_J Register (Offset = 0h) [reset = 0h]

Input syndrome polynomial bits 0 to 31.

Return to [Summary Table](#)

Table 5-1452. Instance Table

Instance Name	Physical Address
ELM0	527F 0000h + formula

Figure 5-719. ELM_SYNDROME_FRAGMENT_0_J Name Register

31	30	29	28	27	26	25	24
SYNDROME_0							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNDROME_0							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNDROME_0							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNDROME_0							
R/W							
0h							

Table 5-1453. ELM_SYNDROME_FRAGMENT_0_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNDROME_0	R/W	0h	Syndrome bits 0 to 31

5.11.2.8 ELM_SYNDROME_FRAGMENT_1_J Register

5.11.2.8.1 ELM_SYNDROME_FRAGMENT_1_J Register (Offset = 4h) [reset = 0h]

Input syndrome polynomial bits 32 to 63.

Return to [Summary Table](#)

Table 5-1454. Instance Table

Instance Name	Physical Address
ELM0	527F 0004h + formula

Figure 5-720. ELM_SYNDROME_FRAGMENT_1_J Name Register

31	30	29	28	27	26	25	24
SYNDROME_1							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNDROME_1							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNDROME_1							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNDROME_1							
R/W							
0h							

Table 5-1455. ELM_SYNDROME_FRAGMENT_1_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNDROME_1	R/W	0h	Syndrome bits 32 to 63

5.11.2.9 ELM_SYNDROME_FRAGMENT_2_J Register
5.11.2.9.1 ELM_SYNDROME_FRAGMENT_2_J Register (Offset = 8h) [reset = 0h]

Input syndrome polynomial bits 64 to 95.

 Return to [Summary Table](#)
Table 5-1456. Instance Table

Instance Name	Physical Address
ELM0	527F 0008h + formula

Figure 5-721. ELM_SYNDROME_FRAGMENT_2_J Name Register

31	30	29	28	27	26	25	24
SYNDROME_2							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNDROME_2							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNDROME_2							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNDROME_2							
R/W							
0h							

Table 5-1457. ELM_SYNDROME_FRAGMENT_2_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNDROME_2	R/W	0h	Syndrome bits 64 to 95

5.11.2.10 ELM_SYNDROME_FRAGMENT_3_J Register

5.11.2.10.1 ELM_SYNDROME_FRAGMENT_3_J Register (Offset = Ch) [reset = 0h]

Input syndrome polynomial bits 96 to 127

Return to [Summary Table](#)

Table 5-1458. Instance Table

Instance Name	Physical Address
ELM0	527F 000Ch + formula

Figure 5-722. ELM_SYNDROME_FRAGMENT_3_J Name Register

31	30	29	28	27	26	25	24
SYNDROME_3							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNDROME_3							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNDROME_3							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNDROME_3							
R/W							
0h							

Table 5-1459. ELM_SYNDROME_FRAGMENT_3_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNDROME_3	R/W	0h	Syndrome bits 96 to 127

5.11.2.11 ELM_SYNDROME_FRAGMENT_4_J Register
5.11.2.11.1 ELM_SYNDROME_FRAGMENT_4_J Register (Offset = 10h) [reset = 0h]

Input syndrome polynomial bits 128 to 159.

 Return to [Summary Table](#)
Table 5-1460. Instance Table

Instance Name	Physical Address
ELM0	527F 0010h + formula

Figure 5-723. ELM_SYNDROME_FRAGMENT_4_J Name Register

31	30	29	28	27	26	25	24
SYNDROME_4							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNDROME_4							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNDROME_4							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNDROME_4							
R/W							
0h							

Table 5-1461. ELM_SYNDROME_FRAGMENT_4_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNDROME_4	R/W	0h	Syndrome bits 128 to 159

5.11.2.12 ELM_SYNDROME_FRAGMENT_5_J Register

5.11.2.12.1 ELM_SYNDROME_FRAGMENT_5_J Register (Offset = 14h) [reset = 0h]

Input syndrome polynomial bits 160 to 191.

Return to [Summary Table](#)

Table 5-1462. Instance Table

Instance Name	Physical Address
ELM0	527F 0014h + formula

Figure 5-724. ELM_SYNDROME_FRAGMENT_5_J Name Register

31	30	29	28	27	26	25	24
SYNDROME_5							
R/W							
0h							
23	22	21	20	19	18	17	16
SYNDROME_5							
R/W							
0h							
15	14	13	12	11	10	9	8
SYNDROME_5							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNDROME_5							
R/W							
0h							

Table 5-1463. ELM_SYNDROME_FRAGMENT_5_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SYNDROME_5	R/W	0h	Syndrome bits 160 to 191

5.11.2.13 ELM_SYNDROME_FRAGMENT_6_J Register

5.11.2.13.1 ELM_SYNDROME_FRAGMENT_6_J Register (Offset = 18h) [reset = 0h]

Input syndrome polynomial bits 192 to 207.

Return to [Summary Table](#)

Table 5-1464. Instance Table

Instance Name	Physical Address
ELM0	527F 0018h + formula

Figure 5-725. ELM_SYNDROME_FRAGMENT_6_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							SYNDROME_V ALID
R							R/W
0h							0h
15	14	13	12	11	10	9	8
SYNDROME_6							
R/W							
0h							
7	6	5	4	3	2	1	0
SYNDROME_6							
R/W							
0h							

Table 5-1465. ELM_SYNDROME_FRAGMENT_6_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	R	0h	Reserved
16	SYNDROME_VALID	R/W	0h	Syndrome valid bit 0x0: this syndrome polynomial should not be processed 0x1: this syndrome polynomial must be processed
15:0	SYNDROME_6	R/W	0h	Syndrome bits 192 to 207

5.11.2.14 ELM_ERR_LOC_ELM_LOCATION_STATUS_J Register

5.11.2.14.1 ELM_ERR_LOC_ELM_LOCATION_STATUS_J Register (Offset = 0h) [reset = 0h]

Exit status for the syndrome polynomial processing

Return to [Summary Table](#)

Table 5-1466. Instance Table

Instance Name	Physical Address
ELM0	527F 0000h + formula

Figure 5-726. ELM_ERR_LOC_ELM_LOCATION_STATUS_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0							ECC_CORREC TABLE
R							R
0h							0h
7	6	5	4	3	2	1	0
RESERVED_1			ECC_NB_ERRORS				
R			R				
0h			0h				

Table 5-1467. ELM_ERR_LOC_ELM_LOCATION_STATUS_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED_0	R	0h	Reserved
8	ECC_CORRECTABLE	R	0h	Error location process exit status 0x0: ECC error location process failed Number of errors and error locations are invalid 0x1: all errors were successfully located Number of errors and error locations are valid
7:5	RESERVED_1	R	0h	Reserved
4:0	ECC_NB_ERRORS	R	0h	Number of errors detected and located

5.11.2.15 ELM_ERR_LOC_ELM_ERROR_LOCATION_0_J Register
5.11.2.15.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_0_J Register (Offset = 80h) [reset = 0h]

Error location register

 Return to [Summary Table](#)
Table 5-1468. Instance Table

Instance Name	Physical Address
ELM0	527F 0080h + formula

Figure 5-727. ELM_ERR_LOC_ELM_ERROR_LOCATION_0_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1469. ELM_ERR_LOC_ELM_ERROR_LOCATION_0_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.16 ELM_ERR_LOC_ELM_ERROR_LOCATION_1_J Register

5.11.2.16.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_1_J Register (Offset = 84h) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1470. Instance Table

Instance Name	Physical Address
ELM0	527F 0084h + formula

Figure 5-728. ELM_ERR_LOC_ELM_ERROR_LOCATION_1_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1471. ELM_ERR_LOC_ELM_ERROR_LOCATION_1_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.17 ELM_ERR_LOC_ELM_ERROR_LOCATION_2_J Register

5.11.2.17.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_2_J Register (Offset = 88h) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1472. Instance Table

Instance Name	Physical Address
ELM0	527F 0088h + formula

Figure 5-729. ELM_ERR_LOC_ELM_ERROR_LOCATION_2_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1473. ELM_ERR_LOC_ELM_ERROR_LOCATION_2_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.18 ELM_ERR_LOC_ELM_ERROR_LOCATION_3_J Register
5.11.2.18.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_3_J Register (Offset = 8Ch) [reset = 0h]

Error location register

 Return to [Summary Table](#)
Table 5-1474. Instance Table

Instance Name	Physical Address
ELM0	527F 008Ch + formula

Figure 5-730. ELM_ERR_LOC_ELM_ERROR_LOCATION_3_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1475. ELM_ERR_LOC_ELM_ERROR_LOCATION_3_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.19 ELM_ERR_LOC_ELM_ERROR_LOCATION_4_J Register
5.11.2.19.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_4_J Register (Offset = 90h) [reset = 0h]

Error location register

 Return to [Summary Table](#)
Table 5-1476. Instance Table

Instance Name	Physical Address
ELM0	527F 0090h + formula

Figure 5-731. ELM_ERR_LOC_ELM_ERROR_LOCATION_4_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1477. ELM_ERR_LOC_ELM_ERROR_LOCATION_4_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.20 ELM_ERR_LOC_ELM_ERROR_LOCATION_5_J Register

5.11.2.20.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_5_J Register (Offset = 94h) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1478. Instance Table

Instance Name	Physical Address
ELM0	527F 0094h + formula

Figure 5-732. ELM_ERR_LOC_ELM_ERROR_LOCATION_5_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1479. ELM_ERR_LOC_ELM_ERROR_LOCATION_5_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.21 ELM_ERR_LOC_ELM_ERROR_LOCATION_6_J Register
5.11.2.21.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_6_J Register (Offset = 98h) [reset = 0h]

Error location register

 Return to [Summary Table](#)
Table 5-1480. Instance Table

Instance Name	Physical Address
ELM0	527F 0098h + formula

Figure 5-733. ELM_ERR_LOC_ELM_ERROR_LOCATION_6_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1481. ELM_ERR_LOC_ELM_ERROR_LOCATION_6_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.22 ELM_ERR_LOC_ELM_ERROR_LOCATION_7_J Register

5.11.2.22.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_7_J Register (Offset = 9Ch) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1482. Instance Table

Instance Name	Physical Address
ELM0	527F 009Ch + formula

Figure 5-734. ELM_ERR_LOC_ELM_ERROR_LOCATION_7_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1483. ELM_ERR_LOC_ELM_ERROR_LOCATION_7_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.23 ELM_ERR_LOC_ELM_ERROR_LOCATION_8_J Register
5.11.2.23.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_8_J Register (Offset = A0h) [reset = 0h]

Error location register

 Return to [Summary Table](#)
Table 5-1484. Instance Table

Instance Name	Physical Address
ELM0	527F 00A0h + formula

Figure 5-735. ELM_ERR_LOC_ELM_ERROR_LOCATION_8_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1485. ELM_ERR_LOC_ELM_ERROR_LOCATION_8_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.24 ELM_ERR_LOC_ELM_ERROR_LOCATION_9_J Register

5.11.2.24.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_9_J Register (Offset = A4h) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1486. Instance Table

Instance Name	Physical Address
ELM0	527F 00A4h + formula

Figure 5-736. ELM_ERR_LOC_ELM_ERROR_LOCATION_9_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1487. ELM_ERR_LOC_ELM_ERROR_LOCATION_9_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.25 ELM_ERR_LOC_ELM_ERROR_LOCATION_10_J Register
5.11.2.25.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_10_J Register (Offset = A8h) [reset = 0h]

Error location register

 Return to [Summary Table](#)
Table 5-1488. Instance Table

Instance Name	Physical Address
ELM0	527F 00A8h + formula

Figure 5-737. ELM_ERR_LOC_ELM_ERROR_LOCATION_10_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1489. ELM_ERR_LOC_ELM_ERROR_LOCATION_10_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.26 ELM_ERR_LOC_ELM_ERROR_LOCATION_11_J Register

5.11.2.26.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_11_J Register (Offset = ACh) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1490. Instance Table

Instance Name	Physical Address
ELM0	527F 00ACh + formula

Figure 5-738. ELM_ERR_LOC_ELM_ERROR_LOCATION_11_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1491. ELM_ERR_LOC_ELM_ERROR_LOCATION_11_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.27 ELM_ERR_LOC_ELM_ERROR_LOCATION_12_J Register

5.11.2.27.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_12_J Register (Offset = B0h) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1492. Instance Table

Instance Name	Physical Address
ELM0	527F 00B0h + formula

Figure 5-739. ELM_ERR_LOC_ELM_ERROR_LOCATION_12_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1493. ELM_ERR_LOC_ELM_ERROR_LOCATION_12_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.28 ELM_ERR_LOC_ELM_ERROR_LOCATION_13_J Register

5.11.2.28.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_13_J Register (Offset = B4h) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1494. Instance Table

Instance Name	Physical Address
ELM0	527F 00B4h + formula

Figure 5-740. ELM_ERR_LOC_ELM_ERROR_LOCATION_13_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1495. ELM_ERR_LOC_ELM_ERROR_LOCATION_13_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.29 ELM_ERR_LOC_ELM_ERROR_LOCATION_14_J Register
5.11.2.29.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_14_J Register (Offset = B8h) [reset = 0h]

Error location register

 Return to [Summary Table](#)
Table 5-1496. Instance Table

Instance Name	Physical Address
ELM0	527F 00B8h + formula

Figure 5-741. ELM_ERR_LOC_ELM_ERROR_LOCATION_14_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1497. ELM_ERR_LOC_ELM_ERROR_LOCATION_14_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.11.2.30 ELM_ERR_LOC_ELM_ERROR_LOCATION_15_J Register

5.11.2.30.1 ELM_ERR_LOC_ELM_ERROR_LOCATION_15_J Register (Offset = BCh) [reset = 0h]

Error location register

Return to [Summary Table](#)

Table 5-1498. Instance Table

Instance Name	Physical Address
ELM0	527F 00BCh + formula

Figure 5-742. ELM_ERR_LOC_ELM_ERROR_LOCATION_15_J Name Register

31	30	29	28	27	26	25	24
RESERVED_0							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_0							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_0				ECC_ERROR_LOCATION			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
ECC_ERROR_LOCATION							
R							
0h							

Table 5-1499. ELM_ERR_LOC_ELM_ERROR_LOCATION_15_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_0	R	0h	Reserved
12:0	ECC_ERROR_LOCATION	R	0h	Error location bit address

5.12 I2C

I2C

5.12.1 I2C Summaries

I2C Summaries

Table 5-1500. I2C Registers, Base Address=5250 0000h, Length=128

Offset	Length	Register Name	I2C0 Physical Address	I2C1 Physical Address	I2C2 Physical Address
0h	32	I2C_ICOAR	5250 0000h	5250 1000h	5250 2000h
4h	32	I2C_ICIMR	5250 0004h	5250 1004h	5250 2004h
8h	32	I2C_ICSTR	5250 0008h	5250 1008h	5250 2008h
Ch	32	I2C_ICCLKL	5250 000Ch	5250 100Ch	5250 200Ch
10h	32	I2C_ICCLKH	5250 0010h	5250 1010h	5250 2010h
14h	32	I2C_ICCNT	5250 0014h	5250 1014h	5250 2014h
18h	32	I2C_ICDRR	5250 0018h	5250 1018h	5250 2018h
1Ch	32	I2C_ICSAR	5250 001Ch	5250 101Ch	5250 201Ch
20h	32	I2C_ICDXR	5250 0020h	5250 1020h	5250 2020h
24h	32	I2C_ICMDR	5250 0024h	5250 1024h	5250 2024h
28h	32	I2C_ICIVR	5250 0028h	5250 1028h	5250 2028h
2Ch	32	I2C_ICEMDR	5250 002Ch	5250 102Ch	5250 202Ch
30h	32	I2C_ICPSC	5250 0030h	5250 1030h	5250 2030h
34h	32	I2C_ICPID1	5250 0034h	5250 1034h	5250 2034h
38h	32	I2C_ICPID2	5250 0038h	5250 1038h	5250 2038h
3Ch	32	I2C_ICDMAC	5250 003Ch	5250 103Ch	5250 203Ch
48h	32	I2C_ICPFUNC	5250 0048h	5250 1048h	5250 2048h
4Ch	32	I2C_ICPDIR	5250 004Ch	5250 104Ch	5250 204Ch
50h	32	I2C_ICPDIN	5250 0050h	5250 1050h	5250 2050h
54h	32	I2C_ICPDOUT	5250 0054h	5250 1054h	5250 2054h
58h	32	I2C_ICPDSET	5250 0058h	5250 1058h	5250 2058h
5Ch	32	I2C_ICPDCLR	5250 005Ch	5250 105Ch	5250 205Ch
60h	32	I2C_ICPDRV	5250 0060h	5250 1060h	5250 2060h

5.12.2 I2C Registers

I2C Registers

5.12.2.1 I2C_ICOAR Register

5.12.2.1.1 I2C_ICOAR Register (Offset = 0h) [reset = 0h]

I2C Own Address register

Return to [Summary Table](#)

Table 5-1501. Instance Table

Instance Name	Physical Address
I2C0	5250 0000h
I2C1	5250 1000h
I2C2	5250 2000h

Figure 5-743. I2C_ICOAR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU						A9_A0	
R/W						R/W	
0h						0h	
7	6	5	4	3	2	1	0
A9_A0							
R/W							
0h							

Table 5-1502. I2C_ICOAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	NU	R/W	0h	Reserved
9:0	A9_A0	R/W	0h	Own address. Use in both 7- and 10-bit address mode. Note that user can program the I2C own address to any value as long as it does not conflict with other components in the system.

5.12.2.2 I2C_ICIMR Register

5.12.2.2.1 I2C_ICIMR Register (Offset = 4h) [reset = 0h]

I2C Interrupt Mask/Status register

Return to [Summary Table](#)

Table 5-1503. Instance Table

Instance Name	Physical Address
I2C0	5250 0004h
I2C1	5250 1004h
I2C2	5250 2004h

Figure 5-744. I2C_ICIMR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU	AAS	SCD	ICXRDY	ICRRDY	ARDY	NACK	AL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1504. I2C_ICIMR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	NU	R/W	0h	Reserved
6	AAS	R/W	0h	Address As Target interrupt mask bit. Setting a "1" to this bit un masks the Address As Target interrupt. Setting a "0" to this bit masks the Address As Target interrupt.
5	SCD	R/W	0h	Stop Condition Detection mask bit. Setting a "1" to this bit un masks the Stop Condition Detection interrupt. Setting a "0" to this bit masks the Stop Condition Detection interrupt.
4	ICXRDY	R/W	0h	Transmit Data Ready interrupt mask bit. Setting a "1" to this bit un masks the Transmit Data Ready interrupt. Setting a "0" to this bit masks the Transmit Data Ready interrupt.
3	ICRRDY	R/W	0h	Receive Data Ready interrupt mask bit. Setting a "1" to this bit un masks the Receive Data Ready interrupt. Setting a "0" to this bit masks the Receive Data Ready interrupt.
2	ARDY	R/W	0h	Register access ready interrupt mask bit. Setting a "1" to this bit un masks the Register access ready interrupt. Setting a "0" to this bit masks the Register access ready interrupt.
1	NACK	R/W	0h	No Acknowledgement interrupt mask bit. Setting a "1" to this bit un masks the No Acknowledgement interrupt. Setting a "0" to this bit masks the No Acknowledgement interrupt.

Table 5-1504. I2C_ICIMR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	AL	R/W	0h	Arbitration Lost interrupt mask bit. Setting a "1" to this bit unmaskes the Arbitration Lost interrupt. Setting a "0" to this bit masks the Arbitration Lost interrupt.

5.12.2.3 I2C_ICSTR Register

5.12.2.3.1 I2C_ICSTR Register (Offset = 8h) [reset = 0h]

I2C Interrupt Status register

Return to [Summary Table](#)
Table 5-1505. Instance Table

Instance Name	Physical Address
I2C0	5250 0008h
I2C1	5250 1008h
I2C2	5250 2008h

Figure 5-745. I2C_ICSTR Name Register

31	30	29	28	27	26	25	24
NU2							
NU2							
0h							
23	22	21	20	19	18	17	16
NU2							
NU2							
0h							
15	14	13	12	11	10	9	8
NU2	SDIR	NACKSNT	BB	RSFULL	XSMT	AAS	AD0
NU2	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
NU1	SCD	ICXRDY	ICRRDY	ARDY	NACK	AL	
NU1	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1506. I2C_ICSTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	NU2	NU2	0h	Reserved
14	SDIR	R/W	0h	Target Direction. This bit is clear to '0' indicating the I2C is a master transmitter/receiver or a target receiver. This bit is also clear by STOP condition or START condition. It is set to '1' when the I2C target is a transmitter. In DLB mode [which the configuration should be master-transmitter target-receiver] this bit is clear to '0'. Writing a"1" to this bit to clear it.
13	NACKSNT	R/W	0h	A No Acknowledge is sent due to NACKMOD is set to a"1". NACKSNT 0:A No Acknowledge is not sent. NACKSNT 1:A No Acknowledge is sent. Writing a"1" to this bit to clear it.
12	BB	R/W	0h	Bus Busy. This bit indicates the state of the serial bus. BB 0:The bus is free. BB 1:The bus is occupied. On reception of a"start" condition the device sets BB to 1. This bit is also set if the I2C detects SCL low state. BB is clear to 0 after reception of a"stop" condition. BB is kept to"0" regardless SCL state when the I2C is in reset [IRS_ =0]. If the IRS_ is set to"1" during transaction between other I2C devices the BB bit is set at the first falling edge of SCL or START condition. - [RW]

Table 5-1506. I2C_ICSTR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11	RSFULL	R/W	0h	Receive shift full. This bit indicates whether the receiver has experienced overrun. Overrun occurs when the receive shift register [ICRSR] is full and ICDRR has not been read since the ICRSR-to-ICDRR transfer. The FSM is holding for ICDRR read access. RSFULL is clear when Reading the ICDRR. RSFULL is set to "1" when the I2C has recognized an overrun. The contents of ICDRR are NOT lost in this case. In repeat mode since double buffer [ICRSR and ICDRR] behaves like a single buffer RSFULL is set to "1" every time the data is received. RSFULL is clear as a result of Reading the ICDRR. - [RW]
10	XSMT	R/W	0h	Transmit shift empty not. This bit indicates whether the transmitter has experienced underflow. Underflow occurs when the transmit shift register [ICXSR] is empty and ICDXR has not been loaded. The FSM is holding for ICDXR write access. XSMT_ is cleared when underflow has occurred. XSMT_ is set to "1" as a result of Writing to ICDXR. In repeat mode if the I2C in master transmitter mode is holding transfer with XSMT_=0 [i.e. waiting for further action] and the STT or STP bit is set XSMT_ is set to "1" by hardware.
9	AAS	R/W	0h	Address As Target. This bit is set to 1 by the device when it has recognized its own target address or an address of all [8] zeros. The AAS bit is reset by stop condition or detection of any address byte that does not match ICOAR. - [RW]
8	AD0	R/W	0h	Address Zero Status: This bit is set to 1 by device if it detects the address of all [8] zeros [i.e. general call]. The AD0 bit is reset to 0 [default value] when a "start" or "stop" condition is detected. - [RW]
7:6	NU1	NU1	0h	Reserved
5	SCD	R/W	0h	Stop Condition Detection bit SCD is set when the I2C sends or receives STOP condition. This bit is cleared by Reading ICIVR [as 110] or Writing '1' to itself.
4	ICXRDY	R/W	0h	Transmit Data Ready interrupt flag bit. ICXRDY is set to "1" is generated when the transmitted data has been copied from ICDXR to the transmit-shift register [ICXSR]. ICXRDY is clear to "0" when the ICDXR is written. This bit can also be polled by the CPU to write a new transmitted data into the ICDXR. Write '1' to this bit will set it and DXR Write will clear it.
3	ICRRDY	R/W	0h	Receive Data Ready interrupt flag bit. ICRRDY is set to "1" when the received data has been copied from ICRSR into the ICDRR. ICRRDY is cleared to "0" when the ICDRR is read. This bit can also be polled by the CPU to read the received data in the ICDRR. Write '1' or DRR Read will clear it.
2	ARDY	R/W	0h	Register-access-ready interrupt flag bit. ARDY is generated by the hardware if the I2C is in the master mode when the previously programmed data and command has been performed and status bit has been updated. This flag is used by the CPU to let it knows that the I2C registers are ready to be accessed again. When RM=0 ARDY is set when the internal data count is passed 0 if STP register bit has not been set. When RM=1 ARDY is set at each byte end. If the I2C is in FDF mode[FDF=1] ARDY is set just after Start condition. This bit is automatically cleared by hardware when Writing data to ICDXR in transmit mode Reading data from ICDRR in receive mode or setting STT or STP bit. Write '1' will clear it.
1	NACK	R/W	0h	No-Acknowledgement interrupt flag bit. The No Acknowledge flag bit is set when the hardware in "master" mode detects no acknowledge has been received. This bit is NOT set by no-acknowledgement after Start byte Write '1' or Read the ICIVR [as 010] will clear it.
0	AL	R/W	0h	Arbitration-Lost interrupt flag bit. The Arbitration Lost flag bit is set to 1 when the device in the "master" mode senses it has lost an arbitration when two or more transmitters start a transmission almost simultaneously or when the I2C attempts to start a transfer while BB [bus busy] is 1. When this is set to 1 due to arbitration lost the MST/STT/STP bits are clear the I2C becomes a target. Write '1' or Read the ICIVR [as 001] will clear it.

5.12.2.4 I2C_ICCLKL Register

5.12.2.4.1 I2C_ICCLKL Register (Offset = Ch) [reset = 0h]

I2C Clock Divider Low register

Return to [Summary Table](#)**Table 5-1507. Instance Table**

Instance Name	Physical Address
I2C0	5250 000Ch
I2C1	5250 100Ch
I2C2	5250 200Ch

Figure 5-746. I2C_ICCLKL Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
ICCL15_ICCL0							
R/W							
0h							
7	6	5	4	3	2	1	0
ICCL15_ICCL0							
R/W							
0h							

Table 5-1508. I2C_ICCLKL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU	R/W	0h	Reserved
15:0	ICCL15_ICCL0	R/W	0h	Low time I 2 C SCL Clock Division Factor. They are used to divide down the master clock to create the SCL low time transition frequency. This register must be configured while the I2C is still in reset [IRS_=0].

5.12.2.5 I2C_ICCLKH Register

5.12.2.5.1 I2C_ICCLKH Register (Offset = 10h) [reset = 0h]

I2C Clock Divider High register

Return to [Summary Table](#)

Table 5-1509. Instance Table

Instance Name	Physical Address
I2C0	5250 0010h
I2C1	5250 1010h
I2C2	5250 2010h

Figure 5-747. I2C_ICCLKH Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
ICCH15_ICCLH0							
R/W							
0h							
7	6	5	4	3	2	1	0
ICCH15_ICCLH0							
R/W							
0h							

Table 5-1510. I2C_ICCLKH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU	R/W	0h	Reserved
15:0	ICCH15_ICCLH0	R/W	0h	High time I 2 C SCL Clock Division Factor. They are used to divide down the master clock to create the SCL high time transition frequency. This register must be configured while the I2C is still in reset [IRS_=0].

5.12.2.6 I2C_ICCNT Register
5.12.2.6.1 I2C_ICCNT Register (Offset = 14h) [reset = 0h]

I2C Data Count register

 Return to [Summary Table](#)
Table 5-1511. Instance Table

Instance Name	Physical Address
I2C0	5250 0014h
I2C1	5250 1014h
I2C2	5250 2014h

Figure 5-748. I2C_ICCNT Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
ICDC15_ICDC0							
R/W							
0h							
7	6	5	4	3	2	1	0
ICDC15_ICDC0							
R/W							
0h							

Table 5-1512. I2C_ICCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU	R/W	0h	Reserved
15:0	ICDC15_ICDC0	R/W	0h	Data count. This data count register is used to generate a Stop condition if a Stop condition is specified [STP=1]. ICCNT=1 data count is 1 ICCNT=0FFFFh data count is 65535 ICCNT=0data counter is 65536 Note that ICCNT is a don't care when RM is set to 1.

5.12.2.7 I2C_ICDRR Register

5.12.2.7.1 I2C_ICDRR Register (Offset = 18h) [reset = 0h]

I2C Data Receive register

Return to [Summary Table](#)

Table 5-1513. Instance Table

Instance Name	Physical Address
I2C0	5250 0018h
I2C1	5250 1018h
I2C2	5250 2018h

Figure 5-749. I2C_ICDRR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
D7_D0							
R/W							
0h							

Table 5-1514. I2C_ICDRR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	NU	R/W	0h	Reserved
7:0	D7_D0	R/W	0h	Receive data

5.12.2.8 I2C_ICSAR Register

5.12.2.8.1 I2C_ICSAR Register (Offset = 1Ch) [reset = 0h]

I2C Slave Address register

Return to [Summary Table](#)

Table 5-1515. Instance Table

Instance Name	Physical Address
I2C0	5250 001Ch
I2C1	5250 101Ch
I2C2	5250 201Ch

Figure 5-750. I2C_ICSAR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU						A9_A0	
R/W						R/W	
0h						0h	
7	6	5	4	3	2	1	0
A9_A0							
R/W							
0h							

Table 5-1516. I2C_ICSAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	NU	R/W	0h	Reserved
9:0	A9_A0	R/W	0h	Target address. Use in both 7- and 10-bit address mode.

5.12.2.9 I2C_ICDXR Register

5.12.2.9.1 I2C_ICDXR Register (Offset = 20h) [reset = 0h]

I2C Data Transmit register

Return to [Summary Table](#)

Table 5-1517. Instance Table

Instance Name	Physical Address
I2C0	5250 0020h
I2C1	5250 1020h
I2C2	5250 2020h

Figure 5-751. I2C_ICDXR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
D7_D0							
R/W							
0h							

Table 5-1518. I2C_ICDXR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	NU	R/W	0h	Reserved
7:0	D7_D0	R/W	0h	Transmit data

5.12.2.10 I2C_ICMDR Register

5.12.2.10.1 I2C_ICMDR Register (Offset = 24h) [reset = 0h]

I2C Mode register

Return to [Summary Table](#)

Table 5-1519. Instance Table

Instance Name	Physical Address
I2C0	5250 0024h
I2C1	5250 1024h
I2C2	5250 2024h

Figure 5-752. I2C_ICMDR Name Register

31	30	29	28	27	26	25	24
NU2							
NU2							
0h							
23	22	21	20	19	18	17	16
NU2							
NU2							
0h							
15	14	13	12	11	10	9	8
NACKMOD	FREE	STT	NU1	STP	MST	TRX	XA
R/W	R/W	R/W	NU1	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RM	DLB	IRS	STB	FDF	BC2_BC1_BC0		
R/W	R/W	R/W	R/W	R/W	R/W		
0h	0h	0h	0h	0h	0h		

Table 5-1520. I2C_ICMDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU2	NU2	0h	Reserved
15	NACKMOD	R/W	0h	No Acknowledge [NACK] mode. This bit is used to send an Acknowledge [ACK] or a No Acknowledge [NACK] to the transmitter. This bit is only applicable when the I2C is in receiver mode. In master receiver mode when the internal data count counter decrements to zero the I2C sends a NACK. The master receiver I2C finishes a transfer when it sends a NACK. The I2C ignores ICCNT when NACKMOD is '1'. The NACKMOD bit should be set before the rising edge of the last data bit [bit 8] if a NACK must be sent and this bit is cleared once a NACK has been sent. NACKMOD=0 the I2C sends an ACK to the transmitter during the acknowledge cycle. NACKMOD=1 the I2C sends a NACK to the transmitter during the acknowledge cycle.
14	FREE	R/W	0h	Free Running. This bit is used to determine the state of the I2C when a breakpoint is encountered in the HLL debugger. FREE 0:[default] Stops immediately if SCL is low and keep driving SCL low whether I2C is master transmitter/receiver. If SCL is high I2C waits until SCL becomes low and then stops. If the I2C is a target it will stop when the transmission/receiving completes. FREE 1:The I2C runs free.

Table 5-1520. I2C_ICMDR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description																																																												
13	STT	R/W	0h	<p>Start Condition [Master only mode]. This bit can be set to a "1" by the CPU to generate a Start condition. In master mode when setting Start to "1" generates a Start condition. It is reset to "0" by the hardware after the Start condition has been generated. The Start/Stop bits can be configured to generate different transfer formats. Note that the STT and STP can be used to terminate the repeat mode.</p> <hr/> <table border="0"> <tr> <td>STT</td> <td>STP</td> <td>Conditions</td> <td>Bus Activities</td> </tr> <tr> <td>1</td> <td>0</td> <td>Start</td> <td>S-A-D</td> </tr> <tr> <td>0</td> <td>1</td> <td>Stop</td> <td>P</td> </tr> <tr> <td>1</td> <td>1</td> <td>Start-Stop [ICCNT= n]</td> <td>S-A-D..[n]..D-P</td> </tr> <tr> <td>1</td> <td>0</td> <td>Start [ICCNT= n]</td> <td>S-A-D..[n]..D</td> </tr> </table> <hr/>	STT	STP	Conditions	Bus Activities	1	0	Start	S-A-D	0	1	Stop	P	1	1	Start-Stop [ICCNT= n]	S-A-D..[n]..D-P	1	0	Start [ICCNT= n]	S-A-D..[n]..D																																								
STT	STP	Conditions	Bus Activities																																																													
1	0	Start	S-A-D																																																													
0	1	Stop	P																																																													
1	1	Start-Stop [ICCNT= n]	S-A-D..[n]..D-P																																																													
1	0	Start [ICCNT= n]	S-A-D..[n]..D																																																													
12	NU1	NU1	0h	Reserved for IDLEEN [IDLE Enable on 5509. - [RW]																																																												
11	STP	R/W	0h	Stop Condition [Master mode only]. This bit can be set to a "1" by the CPU to generate a Stop condition. It is reset to "0" by the hardware after the Stop condition has been generated. The Stop condition is generated when ICCNT passes 0 when the I2C is in non-repeat mode[RM=0].																																																												
10	MST	R/W	0h	<p>Master. MST</p> <p>0:The I 2 C peripheral is in the "target" mode and clock is received from the "master" device. MST</p> <p>1:The I 2 C peripheral is in the "master" mode and it generates the clock. This bit is clear when the transfer completed.</p>																																																												
9	TRX	R/W	0h	<p>Transmitter. TRX</p> <p>0:The I 2 C is in the "receiver" mode and data on data line SDA is shifted into the data register ICDRR. TRX</p> <p>1:The I 2 C is in the "transmitter" mode and the data in ICDXR is shifted out on data line SDA. The operating modes [not in FDF mode] are defined as follows. In FDF mode TRX must be configured even if the I2C is in target mode because there is no address/direction byte in FDF mode.</p> <hr/> <table border="0"> <tr> <td>MST</td> <td>TRX</td> <td>Operating Modes</td> </tr> <tr> <td>0</td> <td>x</td> <td>"target receiver"</td> </tr> <tr> <td>0</td> <td>x</td> <td>"target transmitter"</td> </tr> <tr> <td>1</td> <td>0</td> <td>"master receiver"</td> </tr> <tr> <td>1</td> <td>1</td> <td>"master transmitter"</td> </tr> </table> <hr/>	MST	TRX	Operating Modes	0	x	"target receiver"	0	x	"target transmitter"	1	0	"master receiver"	1	1	"master transmitter"																																													
MST	TRX	Operating Modes																																																														
0	x	"target receiver"																																																														
0	x	"target transmitter"																																																														
1	0	"master receiver"																																																														
1	1	"master transmitter"																																																														
8	XA	R/W	0h	<p>Expanded Address. XA</p> <p>0:[default] 7-bit address mode [normal address mode]. XA</p> <p>1:10-bit address mode [expanded address mode] Please note that XA needs to be configured even if the I2C is in target mode.</p>																																																												
7	RM	R/W	0h	<p>Repeat Mode. This bit is set to a "1" by the CPU to put the I2C in the repeat mode. In this mode data is continuously transmitted out of the ICDXR until the STP bit is set to "1" regardless of ICCNT value. This bit is don't care if the I2C is configured in target mode.</p> <hr/> <table border="0"> <tr> <td>RM</td> <td>STT</td> <td>STP</td> <td>Conditions</td> <td>Bus Activities</td> <td>Mode</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Idle</td> <td>None</td> <td>NA</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Stop</td> <td>P</td> <td>NA</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>[Re]Start</td> <td>S-A-D..[n]..D</td> <td>Repeat n</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>[Re]Start-Stop</td> <td>S-A-D..[n]..D-P</td> <td>Repeat n</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Idle</td> <td>none</td> <td>NA</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Stop</td> <td>P</td> <td>NA</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>[Re]Start</td> <td>S-A-D-D-</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td>D..</td> <td>Continuous</td> <td></td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved</td> <td>None</td> <td>NA</td> </tr> </table> <hr/>	RM	STT	STP	Conditions	Bus Activities	Mode	0	0	0	Idle	None	NA	0	0	1	Stop	P	NA	0	1	0	[Re]Start	S-A-D..[n]..D	Repeat n	0	1	1	[Re]Start-Stop	S-A-D..[n]..D-P	Repeat n	1	0	0	Idle	none	NA	1	0	1	Stop	P	NA	1	1	0	[Re]Start	S-A-D-D-					D..	Continuous		1	1	1	Reserved	None	NA
RM	STT	STP	Conditions	Bus Activities	Mode																																																											
0	0	0	Idle	None	NA																																																											
0	0	1	Stop	P	NA																																																											
0	1	0	[Re]Start	S-A-D..[n]..D	Repeat n																																																											
0	1	1	[Re]Start-Stop	S-A-D..[n]..D-P	Repeat n																																																											
1	0	0	Idle	none	NA																																																											
1	0	1	Stop	P	NA																																																											
1	1	0	[Re]Start	S-A-D-D-																																																												
			D..	Continuous																																																												
1	1	1	Reserved	None	NA																																																											

Table 5-1520. I2C_ICMDR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description																																													
6	DLB	R/W	0h	Digital Loop Back [in master transmit mode only]. This bit is set to a"1" by the CPU to put the I2C in the loop back mode. In this mode data transmitted out of the ICDXR will be received in the ICDRR after $\lceil \frac{\text{CPU freq}}{\text{I2C freq}} \rceil$ CPU cycles via an internal path. The address of the ICOAR is output on SDA.																																													
5	IRS	R/W	0h	I2C Reset Not. This can be set to a"0" by the CPU to put the I2C in reset or to a"1" to take the I2C out of reset. When this bit is reset to 0 all status bits in ICSTR and ICIVR are set to default values. Note that if this bit is reset during a transfer it can cause the I2C bus hang [SDA and SCL are tri-stated].																																													
4	STB	R/W	0h	Start Byte [Master only mode]. The Start Byte mode bit is set to 1 by the CPU to configure the I2C in Start byte mode the I2C sends "00000001" regardless ICSAR value. Refer to the Philip I2C spec for more details.																																													
3	FDL	R/W	0h	Free Data Format. This bit can be set to "1" by the CPU to configure the I2C in Free Data Format mode. <table border="0"> <tr> <td>FDL</td> <td>MST</td> <td>TRX</td> <td>Operating mode</td> </tr> <tr> <td>0</td> <td>0</td> <td>x</td> <td>Target in non FDF mode</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Master receive in non FDF mode</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Master transmit in non FDF mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Target receiver in FDF mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Target transmitter in FDF mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Master receiver in FDF mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Master transmitter in FDF mode</td> </tr> </table>	FDL	MST	TRX	Operating mode	0	0	x	Target in non FDF mode	0	1	0	Master receive in non FDF mode	0	1	1	Master transmit in non FDF mode	1	0	0	Target receiver in FDF mode	1	0	1	Target transmitter in FDF mode	1	1	0	Master receiver in FDF mode	1	1	1	Master transmitter in FDF mode													
FDL	MST	TRX	Operating mode																																														
0	0	x	Target in non FDF mode																																														
0	1	0	Master receive in non FDF mode																																														
0	1	1	Master transmit in non FDF mode																																														
1	0	0	Target receiver in FDF mode																																														
1	0	1	Target transmitter in FDF mode																																														
1	1	0	Master receiver in FDF mode																																														
1	1	1	Master transmitter in FDF mode																																														
2:0	BC2_BC1_BC0	R/W	0h	Bit Count : Bit Count 2, Bit Count 1 and Bit Count 0 define the number of bits starting from the lsb [excluding the acknowledge bit] of the next byte which are yet to be received or transmitted. <table border="0"> <tr> <td>BC2</td> <td>BC1</td> <td>BC0</td> <td>Bits/byte in FDF</td> <td>Bits/byte w/ ACK</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>NA [reserved]</td> <td>NA [reserved]</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>2</td> <td>3</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>3</td> <td>4</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>4</td> <td>5</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>5</td> <td>6</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>6</td> <td>7</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>7</td> <td>8</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>8</td> <td>9</td> </tr> </table>	BC2	BC1	BC0	Bits/byte in FDF	Bits/byte w/ ACK	0	0	1	NA [reserved]	NA [reserved]	0	1	0	2	3	0	1	1	3	4	1	0	0	4	5	1	0	1	5	6	1	1	0	6	7	1	1	1	7	8	0	0	0	8	9
BC2	BC1	BC0	Bits/byte in FDF	Bits/byte w/ ACK																																													
0	0	1	NA [reserved]	NA [reserved]																																													
0	1	0	2	3																																													
0	1	1	3	4																																													
1	0	0	4	5																																													
1	0	1	5	6																																													
1	1	0	6	7																																													
1	1	1	7	8																																													
0	0	0	8	9																																													

5.12.2.11 I2C_ICIVR Register

5.12.2.11.1 I2C_ICIVR Register (Offset = 28h) [reset = 0h]

I2C Interrupt Vector register

Return to [Summary Table](#)

Table 5-1521. Instance Table

Instance Name	Physical Address
I2C0	5250 0028h
I2C1	5250 1028h
I2C2	5250 2028h

Figure 5-753. I2C_ICIVR Name Register

31	30	29	28	27	26	25	24
NU2							
NU2							
0h							
23	22	21	20	19	18	17	16
NU2							
NU2							
0h							
15	14	13	12	11	10	9	8
NU2				TESTMD			
NU2				R/W			
0h				0h			
7	6	5	4	3	2	1	0
NU1				INTCODE			
NU1				R/W			
0h				0h			

Table 5-1522. I2C_ICIVR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	NU2	NU2	0h	Reserved.
11:8	TESTMD	R/W	0h	Reserved for internal testing.
7:3	NU1	NU1	0h	Reserved.

Table 5-1522. I2C_ICIVR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	INTCODE	R/W	0h	<p>Interrupt code. The binary-coded-interrupt vector indicates which interrupt has occurred. Reading the ICIVR clears the interrupt code except ARDY[011] RRDY[100] and XRDY[101]. Interrupt code for ARDY RRDY and XRDY is cleared when ARDY ICRRDY and ICXRDY bits in the ICSTR is cleared to default value respectively. If other interrupts are pending a new interrupt is generated. If there are more than one interrupt flag Reading the ICIVR clears the highest priority interrupt code. Reading the ICIVR also clears corresponding status bit in the ICSTR except ARDY ICRRDY ICXRDY and AAS. Note that users must read [clear] the ICIVR before doing another start otherwise the ICIVR could contain incorrect [old interrupt flags] value.</p> <hr/> <p>Interrupt Code _____ Interrupt Occurred _____ _000_[default]_____ None _001_[highest priority]_____ Arbitration Lost interrupt _010_____ No Acknowledgement interrupt _011_____ Register Access Ready interrupt _100_____ Receive Data Ready interrupt _101_____ Transmit Data Ready interrupt _110_____ Stop Condition Detection _111_[lowest priority]_____ Address As Target - [RW]</p> <hr/>

5.12.2.12 I2C_ICEMDR Register

5.12.2.12.1 I2C_ICEMDR Register (Offset = 2Ch) [reset = 0h]

I2C Extended Mode register

Return to [Summary Table](#)

Table 5-1523. Instance Table

Instance Name	Physical Address
I2C0	5250 002Ch
I2C1	5250 102Ch
I2C2	5250 202Ch

Figure 5-754. I2C_ICEMDR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						IGNACK	BCM
R/W						R/W	R/W
0h						0h	0h

Table 5-1524. I2C_ICEMDR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved. - [RW]
1	IGNACK	R/W	0h	Ignore NACK mode IGNACK=0 The master transmitter will operate normally discontinue the data transfer and set the ARDY and NACK status bits when a NACK signal is received from the target. IGNACK=1 The master transmitter will ignore a NACK received from the target.
0	BCM	R/W	0h	Backward Compatibility Mode. This bit affects the I2C interrupt behavior. Refer to appendix A for details.

5.12.2.13 I2C_ICPSC Register

5.12.2.13.1 I2C_ICPSC Register (Offset = 30h) [reset = 0h]

I2C Prescaler register

Return to [Summary Table](#)
Table 5-1525. Instance Table

Instance Name	Physical Address
I2C0	5250 0030h
I2C1	5250 1030h
I2C2	5250 2030h

Figure 5-755. I2C_ICPSC Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
IPSC7_IPSC0							
R/W							
0h							

Table 5-1526. I2C_ICPSC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	NU	R/W	0h	Reserved.
7:0	IPSC7_IPSC0	R/W	0h	8-bit prescaler to divide the system clock down to 4/8/12Mhz clock and used by the I2C module. This register must be initialized while the I2C is still in reset [IRS_=0]. The value takes effect on the rising edge of IRS_.

5.12.2.14 I2C_ICPID1 Register

5.12.2.14.1 I2C_ICPID1 Register (Offset = 34h) [reset = 0h]

I2C Peripheral ID register 1

Return to [Summary Table](#)

Table 5-1527. Instance Table

Instance Name	Physical Address
I2C0	5250 0034h
I2C1	5250 1034h
I2C2	5250 2034h

Figure 5-756. I2C_ICPID1 Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
CLASS							
R/W							
0h							
7	6	5	4	3	2	1	0
REVISION							
R/W							
0h							

Table 5-1528. I2C_ICPID1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU	R/W	0h	Reserved.
15:8	CLASS	R/W	0h	Identifies the class of peripheral. This value should be 0x01 - [RW]
7:0	REVISION	R/W	0h	Identifies the revision level of the I2C. This value should be incremented each time the design is revised. - [RW]

5.12.2.15 I2C_ICPID2 Register
5.12.2.15.1 I2C_ICPID2 Register (Offset = 38h) [reset = 0h]

I2C Peripheral ID register 2

 Return to [Summary Table](#)
Table 5-1529. Instance Table

Instance Name	Physical Address
I2C0	5250 0038h
I2C1	5250 1038h
I2C2	5250 2038h

Figure 5-757. I2C_ICPID2 Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
TYPE							
R/W							
0h							

Table 5-1530. I2C_ICPID2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	NU	R/W	0h	Reserved.
7:0	TYPE	R/W	0h	Identifies the type of peripheral. This value should be 0x05 - [RW]

5.12.2.16 I2C_ICDMAC Register

5.12.2.16.1 I2C_ICDMAC Register (Offset = 3Ch) [reset = 0h]

I2C DMA Control Register

Return to [Summary Table](#)

Table 5-1531. Instance Table

Instance Name	Physical Address
I2C0	5250 003Ch
I2C1	5250 103Ch
I2C2	5250 203Ch

Figure 5-758. I2C_ICDMAC Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						TXDMAEN	RXDMAEN
R/W						R/W	R/W
0h						0h	0h

Table 5-1532. I2C_ICDMAC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved. - [RW]
1	TXDMAEN	R/W	0h	Transmit DMA enable. This bit controls the receive DMA event pin to the system. When this bit is 1 the DMA event is enabled and ICTEVT_POR pin is asserted when the DMA transfer is required. When this bit is 0 the ICTEVT_POR pin is never asserted. RXDMAEN 0:DMA transmit event is disabled. RXDMAEN 1:DMA transmit event is enabled. [Default]
0	RXDMAEN	R/W	0h	Receive DMA enable. This bit controls the receive DMA event pin to the system. When this bit is 1 the DMA event is enabled and ICREVT_POR pin is asserted when the DMA transfer is required. When this bit is 0 the ICREVT_POR pin is never asserted. RXDMAEN 0:DMA receive event is disabled. RXDMAEN 1:DMA receive event is enabled. [Default]

5.12.2.17 I2C_ICPFUNC Register

5.12.2.17.1 I2C_ICPFUNC Register (Offset = 48h) [reset = 0h]

I2C Pin Function register

Return to [Summary Table](#)
Table 5-1533. Instance Table

Instance Name	Physical Address
I2C0	5250 0048h
I2C1	5250 1048h
I2C2	5250 2048h

Figure 5-759. I2C_ICPFUNC Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU							PFUNC0
R/W							R/W
0h							0h

Table 5-1534. I2C_ICPFUNC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU	R/W	0h	Reserved.
0	PFUNC0	R/W	0h	Controls the function of the I2C SCL and SDA pins. 0 = Pins function as SCL and SDA 1 = Pins functions as GPIO Note: No hardware protection is required to disable I2C function when the PFUNC[0] and IRS_ bits are both set to one. When PFUNC[0] is "1" [GPIO mode] the sub-module which controls the I2C function receives the value "1" for SCL and SDA. IRS_ can be set to "1" regardless of PFUNC[0] and the I2C function works whenever the IRS_ bit is "1". The user is expected to hold I2C in reset via IRS_ bit when changing to/from GPIO mode via the PFUNC[0] bit.

5.12.2.18 I2C_ICPDIR Register

5.12.2.18.1 I2C_ICPDIR Register (Offset = 4Ch) [reset = 0h]

I2C Pin Direction register

Return to [Summary Table](#)

Table 5-1535. Instance Table

Instance Name	Physical Address
I2C0	5250 004Ch
I2C1	5250 104Ch
I2C2	5250 204Ch

Figure 5-760. I2C_ICPDIR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						PDIR1	PDIR0
R/W						R/W	R/W
0h						0h	0h

Table 5-1536. I2C_ICPDIR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved
1	PDIR1	R/W	0h	Controls the direction of the I2C SDA pin when configured as GPIO. 0 = SDA pin functions as input 1 = SDA pin functions as output
0	PDIR0	R/W	0h	Controls the direction of the I2C SCL pin when configured as GPIO. 0 = SCL pin functions as input 1 = SCL pin functions as output

5.12.2.19 I2C_ICPDIN Register

5.12.2.19.1 I2C_ICPDIN Register (Offset = 50h) [reset = 0h]

I2C Pin Data In register

Return to [Summary Table](#)
Table 5-1537. Instance Table

Instance Name	Physical Address
I2C0	5250 0050h
I2C1	5250 1050h
I2C2	5250 2050h

Figure 5-761. I2C_ICPDIN Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						PDIN1	PDIN0
R/W						R/W	R/W
0h						0h	0h

Table 5-1538. I2C_ICPDIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved
1	PDIN1	R/W	0h	Indicates the logic level present on the SDA pin. Reads: 0 = Logic low present at SDA pin regardless of PFUNC setting. 1 = Logic high present at SDA pin regardless of PFUNC setting. Writes: Writes have no effect. - [RW]
0	PDIN0	R/W	0h	Indicates the logic level present on the SCL pin. Reads: 0 = Logic low present at SCL pin regardless of PFUNC setting. 1 = Logic high present at SCL pin regardless of PFUNC setting. Writes: Writes have no effect - [RW]

5.12.2.20 I2C_ICPDOUT Register

5.12.2.20.1 I2C_ICPDOUT Register (Offset = 54h) [reset = 0h]

I2C Pin Data Out register

Return to [Summary Table](#)

Table 5-1539. Instance Table

Instance Name	Physical Address
I2C0	5250 0054h
I2C1	5250 1054h
I2C2	5250 2054h

Figure 5-762. I2C_ICPDOUT Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						PDOUT1	PDOUT0
R/W						R/W	R/W
0h						0h	0h

Table 5-1540. I2C_ICPDOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved
1	PDOUT1	R/W	0h	Controls the level driven on the SDA pin when configured as GPIO output. Reads: Reads return register values not GPIO pin levels. Writes: 0 = SDA pin driven low 1 = SDA pin driven high. Note: If SDA is connected to an open-drain buffer at the chiplevel the I2C cannot drive SDA to high.
0	PDOUT0	R/W	0h	Controls the level driven on the SCL pin when configured as GPIO output. Reads: Reads return register values not GPIO pin levels. Writes: 0 = SCL pin driven low 1 = SCL pin driven high Note: If SCL is connected to an open-drain buffer at the chiplevel the I2C cannot drive SCL to high.

5.12.2.21 I2C_ICPDSET Register

5.12.2.21.1 I2C_ICPDSET Register (Offset = 58h) [reset = 0h]

I2C Pin Data Set register

Return to [Summary Table](#)

Table 5-1541. Instance Table

Instance Name	Physical Address
I2C0	5250 0058h
I2C1	5250 1058h
I2C2	5250 2058h

Figure 5-763. I2C_ICPDSET Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						PDSET1	PDSET0
R/W						R/W	R/W
0h						0h	0h

Table 5-1542. I2C_ICPDSET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved
1	PDSET1	R/W	0h	Used to set PDOUT[1] bit which corresponds to the SDA GPIO pin. Reads: Reads should return 0. User documentation should say reads are indeterminate. Writes: 0 = no effect 1 = PDOUT[1] bit is set to logic high.
0	PDSET0	R/W	0h	Used to set PDOUT[0] bit which corresponds to the SCL GPIO pin. Reads: Reads should return 0. User documentation should say reads are indeterminate. Writes: 0 = no effect 1 = PDOUT[0] bit is set to logic high.

5.12.2.22 I2C_ICPDCLR Register

5.12.2.22.1 I2C_ICPDCLR Register (Offset = 5Ch) [reset = 0h]

I2C Pin Data Clear register

Return to [Summary Table](#)

Table 5-1543. Instance Table

Instance Name	Physical Address
I2C0	5250 005Ch
I2C1	5250 105Ch
I2C2	5250 205Ch

Figure 5-764. I2C_ICPDCLR Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						PDCLR1	PDCLR0
R/W						R/W	R/W
0h						0h	0h

Table 5-1544. I2C_ICPDCLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved
1	PDCLR1	R/W	0h	Used to clear PDOUT[1] bit which corresponds to the SDA pin. Reads: Reads should return 0. User documentation should say reads are indeterminate. Writes: 0 = no effect 1 = PDOUT[1] bit is cleared to logic low.
0	PDCLR0	R/W	0h	Used to clear PDOUT[0] bit which corresponds to the SCL pin. Reads: Reads should return 0. User documentation should say reads are indeterminate. Writes: 0 = no effect 1 = PDOUT[0] bit is cleared to logic low.

5.12.2.23 I2C_ICPDRV Register

5.12.2.23.1 I2C_ICPDRV Register (Offset = 60h) [reset = 0h]

I2C Pin Driver Mode Register

Return to [Summary Table](#)
Table 5-1545. Instance Table

Instance Name	Physical Address
I2C0	5250 0060h
I2C1	5250 1060h
I2C2	5250 2060h

Figure 5-765. I2C_ICPDRV Name Register

31	30	29	28	27	26	25	24
NU							
R/W							
0h							
23	22	21	20	19	18	17	16
NU							
R/W							
0h							
15	14	13	12	11	10	9	8
NU							
R/W							
0h							
7	6	5	4	3	2	1	0
NU						PDRV1	PDRV0
R/W						R/W	R/W
0h						0h	0h

Table 5-1546. I2C_ICPDRV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU	R/W	0h	Reserved
1	PDRV1	R/W	0h	Used to select driver mode of output buffer for SDA pin. 0 = I2C mode. 1 = GPIO mode. Note: Value of this register is reflected on the PDRV_SDA_POR port. Actual function depends on I/O buffer and chip implementation.
0	PDRV0	R/W	0h	Used to select driver mode of output buffer for SCL pin. 0 = I2C mode. 1 = GPIO mode. Note: Value of this register is reflected on the PDRV_SCL_POR port. Actual function depends on I/O buffer and chip implementation.

5.13 LIN

LIN

5.13.1 LIN Summaries

LIN Summaries

Table 5-1547. LIN Registers, Base Address=5240 0000h, Length=256

Offset	Length	Register Name	LIN0 Physical Address	LIN1 Physical Address	LIN2 Physical Address
0h	32	LIN_SCIGCR0	5240 0000h	5240 1000h	5240 2000h
4h	32	LIN_SCIGCR1	5240 0004h	5240 1004h	5240 2004h
8h	32	LIN_SCIGCR2	5240 0008h	5240 1008h	5240 2008h
Ch	32	LIN_SCISSETINT	5240 000Ch	5240 100Ch	5240 200Ch
10h	32	LIN_SCICLEARINT	5240 0010h	5240 1010h	5240 2010h
14h	32	LIN_SCISSETINTLVL	5240 0014h	5240 1014h	5240 2014h
18h	32	LIN_SCICLEARINTLVL	5240 0018h	5240 1018h	5240 2018h
1Ch	32	LIN_SCIFLR	5240 001Ch	5240 101Ch	5240 201Ch
20h	32	LIN_SCIINTVECT0	5240 0020h	5240 1020h	5240 2020h
24h	32	LIN_SCIINTVECT1	5240 0024h	5240 1024h	5240 2024h
28h	32	LIN_SCIFORMAT	5240 0028h	5240 1028h	5240 2028h
2Ch	32	LIN_BRSR	5240 002Ch	5240 102Ch	5240 202Ch
30h	32	LIN_SCIED	5240 0030h	5240 1030h	5240 2030h
34h	32	LIN_SCIRD	5240 0034h	5240 1034h	5240 2034h
38h	32	LIN_SCITD	5240 0038h	5240 1038h	5240 2038h
3Ch	32	LIN_SCIPIO0	5240 003Ch	5240 103Ch	5240 203Ch
40h	32	LIN_SCIPIO1	5240 0040h	5240 1040h	5240 2040h
44h	32	LIN_SCIPIO2	5240 0044h	5240 1044h	5240 2044h
48h	32	LIN_SCIPIO3	5240 0048h	5240 1048h	5240 2048h
4Ch	32	LIN_SCIPIO4	5240 004Ch	5240 104Ch	5240 204Ch
50h	32	LIN_SCIPIO5	5240 0050h	5240 1050h	5240 2050h
54h	32	LIN_SCIPIO6	5240 0054h	5240 1054h	5240 2054h
58h	32	LIN_SCIPIO7	5240 0058h	5240 1058h	5240 2058h
5Ch	32	LIN_SCIPIO8	5240 005Ch	5240 105Ch	5240 205Ch
60h	32	LIN_LINCOMP	5240 0060h	5240 1060h	5240 2060h
64h	32	LIN_LINRD0	5240 0064h	5240 1064h	5240 2064h
68h	32	LIN_LINRD1	5240 0068h	5240 1068h	5240 2068h
6Ch	32	LIN_LINMASK	5240 006Ch	5240 106Ch	5240 206Ch
70h	32	LIN_LINID	5240 0070h	5240 1070h	5240 2070h
74h	32	LIN_LINTD0	5240 0074h	5240 1074h	5240 2074h
78h	32	LIN_LINTD1	5240 0078h	5240 1078h	5240 2078h
7Ch	32	LIN_MBRSR	5240 007Ch	5240 107Ch	5240 207Ch
80h	32	LIN_RESERVED_1_J	5240 0080h + formula	5240 1080h + formula	5240 2080h + formula
90h	32	LIN_IODFTCTRL	5240 0090h	5240 1090h	5240 2090h
94h	32	LIN_RESERVED_2_J	5240 0094h + formula	5240 1094h + formula	5240 2094h + formula
E0h	32	LIN_LIN_GLB_INT_EN	5240 00E0h	5240 10E0h	5240 20E0h
E4h	32	LIN_LIN_GLB_INT_FLG	5240 00E4h	5240 10E4h	5240 20E4h
E8h	32	LIN_LIN_GLB_INT_CLR	5240 00E8h	5240 10E8h	5240 20E8h

5.13.2 LIN Registers

LIN Registers

5.13.2.1 LIN_SCIGCR0 Register

5.13.2.1.1 LIN_SCIGCR0 Register (Offset = 0h) [reset = 0h]

The SCIGCR0 register defines the module reset.

Return to [Summary Table](#)

Table 5-1548. Instance Table

Instance Name	Physical Address
LIN0	5240 0000h
LIN1	5240 1000h
LIN2	5240 2000h

Figure 5-766. LIN_SCIGCR0 Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							RESET
R							R/W
0h							0h

Table 5-1549. LIN_SCIGCR0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:1	RESERVED_1	R	0h	Reserved
0	RESET	R/W	0h	This bit resets the SCI/LIN module. This bit is effective in LIN or SCI-compatible mode.. This bit affects the reset state of the SCI/LIN module. 0 SCI/LIN module is in held in reset. 1 SCI/LIN module is out of reset.

5.13.2.2 LIN_SCIGCR1 Register

5.13.2.2.1 LIN_SCIGCR1 Register (Offset = 4h) [reset = 0h]

The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI.

Return to [Summary Table](#)

Table 5-1550. Instance Table

Instance Name	Physical Address
LIN0	5240 0004h
LIN1	5240 1004h
LIN2	5240 2004h

Figure 5-767. LIN_SCIGCR1 Name Register

31	30	29	28	27	26	25	24
RESERVED_3						TXENA	RXENA
R						R/W	R/W
0h						0h	0h
23	22	21	20	19	18	17	16
RESERVED_2						CONT	LOOPBACK
R						R/W	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED_1		STOPEXTFRA ME	HGENCTRL	CTYPE	MBUFMODE	ADAPT	SLEEP
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
SWNRST	LINMODE	CLK_MASTER	STOP	PARITY	PARITYENA	TIMINGMODE	COMMMODE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1551. LIN_SCIGCR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED_3	R	0h	Reserved
25	TXENA	R/W	0h	<p>Transmit enable.</p> <p>This bit is effective in LIN and SCI modes. Data is transferred from SCITD or the TDy [with y=0, 1,...7] buffers in LIN mode to the SCITXSHF shift out register only when the TXENA bit is set. Note: Data written to SCITD or the transmit multi-buffer before TXENA is set is not transmitted. If TXENA is cleared while transmission is ongoing, the data previously written to SCITD is sent [including the checksum byte in LIN mode].</p> <p>0 Disable transfers from SCITD or TDy to SCITXSHF</p> <p>1 Enable transfers of data from SCITD or TDy to SCITXSHF</p>

Table 5-1551. LIN_SCIGCR1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
24	RXENA	R/W	0h	<p>Receive enable. This bit is effective in LIN or SCI-compatible mode. RXENA allows or prevents the transfer of data from SCIRXSHF to SCIRD or the receive multibuffers.</p> <p>Note: Clearing RXENA stops received characters from being transferred into the receive buffer or multi-buffers, prevents the RX status flags [see Table 7] from being updated by receive data, and inhibits both receive and error interrupts. However, the shift register continues to assemble data regardless of the state of RXENA.</p> <p>Note: If RXENA is cleared before the time the reception of a frame is complete, the data from the frame is not transferred into the receive buffer.</p> <p>Note: If RXENA is set before the time the reception of a frame is complete, the data from the frame is transferred into the receive buffer. If RXENA is set while SCIRXSHF is in the process of assembling a frame, the status flags are not guaranteed to be accurate for that frame. To ensure that the status flags correctly reflect what was detected on the bus during a particular frame, RXENA should be set before the detection of that frame</p> <p>0 Prevents the receiver from transferring data from the shift buffer to the receive buffer or multi-buffers 1 Allows the receiver to transfer data from the shift buffer to the receive buffer or multi-buffers</p>
23:18	RESERVED_2	R	0h	Reserved
17	CONT	R/W	0h	<p>Continue on suspend. This bit has an effect only when a program is being debugged with an emulator, and it determines how the SCI/LIN operates when the program is suspended. This bit affects the LIN counters. When this bit is set, the counters are not stopped during debug. When this bit is cleared, the counters are stopped during debug.</p> <p>0 when debug mode is entered, the SCI/LIN state machine is frozen. Transmissions and LIN counters are halted and resume when debug mode is exited. 1 when debug mode is entered, the SCI/LIN continues to operate until the current transmit and receive functions are complete.</p>
16	LOOPBACK	R/W	0h	<p>Loopback bit. This bit is effective in LIN or SCI-compatible mode. The self-checking option for the SCI/LIN can be selected with this bit. If the LINTX and LINRX pins are configured with SCI/LIN functionality, then the LINTX pin is internally connected to the LINRX pin. Externally, during loop back operation, the LINTX pin outputs a high value and the LINRX pin is in a high-impedance state. If this bit value is changed while the SCI/LIN is transmitting or receiving data, errors may result.</p> <p>0 Loopback mode is disabled. 1 Loopback mode is enabled.</p>
15:14	RESERVED_1	R	0h	Reserved
13	STOPEXTFRAME	R/W	0h	<p>Stop extended frame communication. This bit is effective in LIN mode only. This bit can be written only during extended frame communication. When the extended frame communication is stopped, this bit is cleared automatically.</p> <p>0 No effect 1 Extended frame communication will be stopped, once current frame transmission/reception is completed.</p>

Table 5-1551. LIN_SCIGCR1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	HGENCTRL	R/W	0h	<p>HGEN control bit.</p> <p>This bit is effective in LIN mode only. This bit controls the type of mask filtering comparison.</p> <p>0 ID filtering using ID-Byte.</p> <p>RECEIVEDID and IDBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in NO match.</p> <p>1 ID filtering using ID-SlaveTask byte (Recommended).</p> <p>RECEIVEDID and IDSLAVETASKBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in ALWAYS match</p>
11	CTYPE	R/W	0h	<p>Checksum type.</p> <p>This bit is effective in LIN mode only. This bit controls the type of checksum to be used: classic or enhanced.</p> <p>0 Classic checksum is used.</p> <p>This checksum is compatible with LIN 1.3 slave nodes. The classic checksum contains the modulo-256 sum with carry over all data bytes. Frames sent with Identifier 60 (0x3C) to 63 (0x3F) must always use the classic checksum.</p> <p>1 Enhanced checksum is used.</p> <p>The enhanced checksum is compatible with LIN 2.0 and newer slave nodes. The enhanced checksum contains the modulo-256 sum with carry over all data bytes AND the protected Identifier.</p>
10	MBUFMODE	R/W	0h	<p>Multibuffer mode.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit controls receive/transmit buffer usage, that is, whether the RX/TX multibuffers are used or a single register, RD0/TD0, is used.</p> <p>0 The multi-buffer mode is disabled.</p> <p>1 The multi-buffer mode is enabled.</p>
9	ADAPT	R/W	0h	<p>Adapt mode enable.</p> <p>This mode is effective in LIN mode only. This bit has an effect during the detection of the Sync Field. There are two LIN protocol bit rate modes that could be enabled with this bit according to the Node capability file definition: automatic or select. Software and network configuration will decide which of the previous two modes. When this bit is cleared, the LIN 2.0 protocol fixed bit rate should be used. If the ADAPT bit is set, a LIN target node detecting the baudrate will compare it to the prescalers in BRSR register and update it if they are different. The BRSR register will be updated with the new value. If this bit is not set there will be no adjustment to the BRSR register. This field is writable in LIN mode only.</p> <p>0 Automatic baudrate adjustment is disabled.</p> <p>1 Automatic baudrate adjustment is enabled.</p>

Table 5-1551. LIN_SCIGCR1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	SLEEP	R/W	0h	<p>SCI sleep.</p> <p>SCI compatibility mode only. In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this bit brings the SCI out of sleep mode.</p> <p>The receiver still operates when the SLEEP bit is set; however, RXRDY is updated and SCIRD is loaded with new data only when an address frame is detected. The remaining receiver status flags are updated and an error interrupt is requested if the corresponding interrupt enable bit is set, regardless of the value of the SLEEP bit. In this way, if an error is detected on the receive data line while the SCI is asleep, software can promptly deal with the error condition. The SLEEP bit is not automatically cleared when an address byte is detected.</p> <p>This field is writable in SCI mode only.</p> <p>0 Sleep mode is disabled. 1 Sleep mode is enabled.</p>
7	SWNRST	R/W	0h	<p>Software reset [active low].</p> <p>This bit is effective in LIN or SCI-compatible mode. The SCI/LIN should only be configured while SWnRST = 0.</p> <p>Only the following configuration bits can be changed in runtime [i.e., while SWnRESET = 1]:</p> <ul style="list-style-type: none"> - STOP EXT Frame [SCIGCR1[13]] - CC bit [SCIGCR2[17]] - SC bit [SCIGCR2[16]] <p>0 The SCI/LIN is in its reset state; no data will be transmitted or received. Writing a 0 to this bit initializes the SCI/LIN state machines and operating flags. All affected logic is held in the reset state until a 1 is written to this bit.</p> <p>1 The SCI/LIN is in its ready state; transmission and reception can occur. After this bit is set to 1, the configuration of the module should not change.</p>
6	LINMODE	R/W	0h	<p>LIN mode</p> <p>This bit controls the mode of operation of the module.</p> <p>0 LIN mode is disabled; SCI compatibility mode is enabled. 1 LIN mode is enabled; SCI compatibility mode is disabled.</p>
5	CLK_MASTER	R/W	0h	<p>SCI internal clock enable or LIN Master/Target configuration.</p> <p>In the SCI mode, this bit enables the clock to the SCI module. In LIN mode, this bit determines whether a LIN node is a target or master.</p> <p>0 SCI-compatible mode: Reserved. LIN mode: The module is in slave mode. 1 SCI-compatible mode: Enable clock to the SCI module. LIN mode: The node is in master mode.</p>
4	STOP	R/W	0h	<p>SCI number of stop bits.</p> <p>This bit is effective in SCI-compatible mode only.</p> <p>Note: The receiver checks for only one stop bit. However in idle-line mode, the receiver waits until the end of the second stop bit [if STOP = 1] to begin checking for an idle period.</p> <p>This field is writable in SCI mode only.</p> <p>0 One stop bit is used. 1 Two stop bits are used.</p>

Table 5-1551. LIN_SCIGCR1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	PARITY	R/W	0h	<p>SCI parity odd/even selection.</p> <p>This bit is effective in SCI-compatible mode only. If the PARITY ENA bit [SCIGCR1.2] is set, PARITY designates odd or even parity. The parity bit is calculated based on the data bits in each frame and the address bit [in address-bit mode]. The start and stop fields in the frame are not included in the parity calculation.</p> <p>This field is writable in SCI mode only.</p> <p>0 Odd parity is used. The SCI transmits and expects to receive a value in the parity bit that makes odd the total number of bits in the frame with the value of 1.</p> <p>1 Even parity is used. The SCI transmits and expects to receive a value in the parity bit that makes even the total number of bits in the frame with the value of 1.</p>
2	PARITYENA	R/W	0h	<p>Parity enable.</p> <p>Enables or disables the parity function.</p> <p>0 SCI-compatible mode: Parity disabled; no parity bit is generated during transmission or is expected during reception.</p> <p>LIN mode: ID-parity verification is disabled.</p> <p>1 SCI compatible mode: Parity enabled. A parity bit is generated during transmission and is expected during reception.</p> <p>LIN mode: ID-parity verification is enabled.</p>
1	TIMINGMODE	R/W	0h	<p>SCI timing mode bit.</p> <p>This bit is effective in SCI-compatible mode only. It must be set to 1 when the SCI mode is used. This bit configures the SCI for asynchronous operation.</p> <p>0 Reserved.</p> <p>1 Must be set to 1 when module is configured for SCI operation</p>
0	COMMMODE	R/W	0h	<p>SCI/LIN communication mode bit.</p> <p>In compatibility mode, it selects the SCI communication mode. In LIN mode it selects length control option for ID-field bits ID4 and ID5.</p> <p>0 SCI-compatible mode: Idle-line mode is used.</p> <p>LIN mode: ID4 and ID5 are not used for length control.</p> <p>1 SCI-compatible mode: Address-bit mode is used.</p> <p>LIN mode: ID4 and ID5 are used for length control.</p>

5.13.2.3 LIN_SCIGCR2 Register

5.13.2.3.1 LIN_SCIGCR2 Register (Offset = 8h) [reset = 0h]

The SCIGCR2 register is used to send or compare a checksum byte during extended frames, to generate a wakeup and for low-power mode control of the LIN module.

Return to [Summary Table](#)

Table 5-1552. Instance Table

Instance Name	Physical Address
LIN0	5240 0008h
LIN1	5240 1008h
LIN2	5240 2008h

Figure 5-768. LIN_SCIGCR2 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3						CC	SC
R						R/W	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED_2							GENWU
R							R/W
0h							0h
7	6	5	4	3	2	1	0
RESERVED_1							POWERDOWN
R							R/W
0h							0h

Table 5-1553. LIN_SCIGCR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED_3	R	0h	Reserved
17	CC	R/W	0h	<p>Compare Checksum.</p> <p>This mode is effective in LIN mode only. This bit is used by the receiver for extended frames to trigger a checksum compare. The user will initiate this transaction by Writing a one to this bit.</p> <p>In non multibuffer mode, once the CC bit is set, the checksum will be compared on the byte that is currently being received, expected to be the checkbyte.</p> <p>During Multi-buffer mode, following are the scenarios associated with the CC bit :</p> <ul style="list-style-type: none"> - If CC bit is set during the reception of the data, then the byte that is received after the reception of the programmed no. of data bytes indicated by SCIFORMAT[18:16], is treated as a checksum byte. - If CC bit is set during the IDLE period [i.e. during inter-frame space], then the next immediate byte will be treated as a checksum byte. <p>A CE will immediatly be flagged if there is a checksum error. This bit is automatically cleared once the checksum is successfully compared.</p> <p>0 No effect 1 Compare checksum on expected checkbyte</p>

Table 5-1553. LIN_SCIGCR2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	SC	R/W	0h	<p>Send Checksum</p> <p>This mode is effective in LIN mode only. This bit is used by the transmitter with extended frames to send a checkbyte. In non multibuffer mode the checkbyte will be sent after the current byte transmission. In multibuffer mode the checkbyte will be sent after the last byte count, indicated by the SCIFORMAT[18:16].</p> <p>This field is writable in LIN mode only.</p> <p>0 No checkbyte will be sent. 1 A checkbyte will be sent. This bit will automatically get cleared after the checkbyte is transmitted. The checksum will not be sent if this bit is set before transmitting the very first byte, that is, during interframe space.</p>
15:9	RESERVED_2	R	0h	Reserved
8	GENWU	R/W	0h	<p>Generate wakeup signal.</p> <p>This bit controls the generation of a wakeup signal, by transmitting the TDO buffer value. This bit is cleared on reception of a valid sync break.</p> <p>0 No effect 1 Transmit TDO for wakeup. This bit will be cleared on a SwnRST (SCIGCR1.7)</p>
7:1	RESERVED_1	R	0h	Reserved
0	POWERDOWN	R/W	0h	<p>Power down.</p> <p>This bit is effective in LIN or SCI-compatible mode. When the powerdown bit is set, the SCI/LIN module attempts to enter local low-power mode. If the POWERDOWN bit is set while the receiver is actively receiving data and the wakeup interrupt is disabled, then the SCI/LIN will delay low-power mode from being entered until completion of reception. In LIN mode the user may set the POWERDOWN bit on Sleep Command reception or on idle bus detection [more than 4 seconds, i.e. 80,000 cycles at 20kHz]</p> <p>0 Normal operation 1 Request local low-power mode</p>

5.13.2.4 LIN_SCISSETINT Register

5.13.2.4.1 LIN_SCISSETINT Register (Offset = Ch) [reset = 0h]

The SCISSETINT register is used to enable the various interrupts available in the LIN module.

Return to [Summary Table](#)

Table 5-1554. Instance Table

Instance Name	Physical Address
LIN0	5240 000Ch
LIN1	5240 100Ch
LIN2	5240 200Ch

Figure 5-769. LIN_SCISSETINT Name Register

31		30		29		28		27		26		25		24	
SETBEINT	SETPBEINT	SETCEINT	SETISFEINT	SETNREINT	SETFEINT	SETOEINT	SETPEINT								
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS								
0h	0h	0h	0h	0h	0h	0h	0h								
23		22		21		20		19		18		17		16	
RESERVED_5										SET_RX_DMA_ALL	SET_RX_DMA	SET_TX_DMA			
R										R/W1TS	R/W1TS	R/W1TS			
0h										0h	0h	0h			
15		14		13		12		11		10		9		8	
RESERVED_4				SETIDINT	RESERVED_3				SETRXINT	SETTXINT					
R				R/W1TS	R				R/W1TS	R/W1TS					
0h				0h	0h				0h	0h					
7		6		5		4		3		2		1		0	
SETTOA3WUSINT	SETTOAWUSINT	RESERVED_2	SETTIMEOUTINT	RESERVED_1		SETWAKEUPINT	SETBRKDTINT								
R/W1TS	R/W1TS	R	R/W1TS	R		R/W1TS	R/W1TS								
0h	0h	0h	0h	0h		0h	0h								

Table 5-1555. LIN_SCISSETINT Register Field Descriptions

Bit	Field	Type	Reset	Description
31	SETBEINT	R/W1TS	0h	Set bit error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a bit error. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
30	SETPBEINT	R/W1TS	0h	Set physical bus error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a physical bus error occurs. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.

Table 5-1555. LIN_SCISSETINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
29	SETCEINT	R/W1TS	0h	Set checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a checksum error. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
28	SETISFEINT	R/W1TS	0h	Set inconsistent-sync-field-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is an inconsistent sync field error. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
27	SETNREINT	R/W1TS	0h	Set no-response-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a no-response error occurs. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
26	SETFEINT	R/W1TS	0h	Set framing-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a framing error occurs. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
25	SETOEINT	R/W1TS	0h	Set overrun-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when an overrun error occurs. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
24	SETPEINT	R/W1TS	0h	Set parity interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a parity error occurs. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
23:19	RESERVED_5	R	0h	Reserved
18	SET_RX_DMA_ALL	R/W1TS	0h	Set receiver DMA for Address & Data frames. This bit is effective in LIN or SCI-compatible mode. To enable RX DMA request for address and data frames this bit must be set. If it is cleared, RX interrupt request is generated for address frames and DMA requests are generated for data frames. 0 Receiver DMA request is disabled for address frames (RX interrupt request is enabled for address frames). writing a 0 to this bit has no effect. 1 Receiver DMA request is enabled for address and data frames

Table 5-1555. LIN_SCISSETINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	SET_RX_DMA	R/W1TS	0h	Set receiver DMA. This bit is effective in LIN or SCI-compatible mode. To enable DMA requests for the receiver this bit must be set. If it is cleared, interrupt requests are generated depending on SETRXINT. 0 Receiver DMA request is disabled. writing a 0 to this bit has no effect. 1 Receiver DMA request is enabled.
16	SET_TX_DMA	R/W1TS	0h	Set transmit DMA. This bit is effective in LIN or SCI-compatible mode. To enable DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SETTXINT. 0 Transmit DMA request is disabled. writing a 0 to this bit has no effect. 1 Transmit DMA request is enabled
15:14	RESERVED_4	R	0h	Reserved
13	SETIDINT	R/W1TS	0h	Set Identification interrupt. This bit is effective in LIN mode only. This bit is set to enable interrupt once a valid matching identifier is received. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
12:10	RESERVED_3	R	0h	Reserved
9	SETRXINT	R/W1TS	0h	Set Receiver interrupt. Setting this bit enables the SCI/LIN to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
8	SETTXINT	R/W1TS	0h	Set Transmitter interrupt. Setting this bit enables the SCI/LIN to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
7	SETTOA3WUSINT	R/W1TS	0h	Set Timeout After 3 Wakeup Signals interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after 3 wakeup signals have been sent. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
6	SETTOAWUSINT	R/W1TS	0h	Set Timeout After Wakeup Signal interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after one wakeup signal has been sent. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.
5	RESERVED_2	R	0h	Reserved

Table 5-1555. LIN_SCISSETINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	SETTIMEOUTINT	RW1TS	0h	<p>Set timeout interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when no LIN bus activity [bus idle] occurs for at least 4 seconds. This field is writable in LIN mode only.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.</p>
3:2	RESERVED_1	R	0h	Reserved
1	SETWAKEUPINT	RW1TS	0h	<p>Set wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN to generate a wake-up interrupt and thereby exit low-power mode. The wake-up interrupt is asserted on falling edge of the wake-up pulse. If enabled, the wake-up interrupt is asserted when local low-power mode is requested while the receiver is busy or if a low level is detected on the SCIRX pin during low-power mode. Wake-up interrupt is not asserted upon a wakeup pulse if the module is not in power down mode.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.</p>
0	SETBRKDTINT	RW1TS	0h	<p>Set break-detect interrupt. This bit is effective in SCI-compatible mode only. Setting this bit enables the SCI/LIN to generate an interrupt if a break condition is detected on the LINRX pin. This field is writable in SCI mode only.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled.</p>

5.13.2.5 LIN_SCICLEARINT Register

5.13.2.5.1 LIN_SCICLEARINT Register (Offset = 10h) [reset = 0h]

The SCICLEARINT register is used to disable the enabled interrupts without accessing the SCICLEARINT register.

Return to [Summary Table](#)

Table 5-1556. Instance Table

Instance Name	Physical Address
LIN0	5240 0010h
LIN1	5240 1010h
LIN2	5240 2010h

Figure 5-770. LIN_SCICLEARINT Name Register

31	30	29	28	27	26	25	24
CLRBEINT	CLRPBEINT	CLRCEINT	CLRISFEINT	CLRNREINT	CLRFEINT	CLROEINT	CLRPEINT
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED_6					RESERVED_5	SETRXDMA	CLRTXDMA
R					R	R/W1TC	R/W1TC
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED_4		CLRIDINT	RESERVED_3			CLRRXINT	CLRTXINT
R		R/W1TC	R			R/W1TC	R/W1TC
0h		0h	0h			0h	0h
7	6	5	4	3	2	1	0
CLRTOA3WUSI NT	CLRTOAWUSI NT	RESERVED_2	CLRTIMEOUTI NT	RESERVED_1		CLRWAKEUPI NT	CLRBRKDTINT
R/W1TC	R/W1TC	R	R/W1TC	R		R/W1TC	R/W1TC
0h	0h	0h	0h	0h		0h	0h

Table 5-1557. LIN_SCICLEARINT Register Field Descriptions

Bit	Field	Type	Reset	Description
31	CLRBEINT	R/W1TC	0h	Clear Bit Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the bit error interrupt. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.
30	CLRPBEINT	R/W1TC	0h	Clear Physical Bus Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the physical-bus error interrupt. This field is writable in LIN mode only. 0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.

Table 5-1557. LIN_SCICLEARINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
29	CLRCEINT	R/W1TC	0h	<p>Clear checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the checksum-error interrupt. This field is writable in LIN mode only.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>
28	CLRISFEINT	R/W1TC	0h	<p>Clear Inconsistent-Sync-Field-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the ISFE interrupt. This field is writable in LIN mode only.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>
27	CLRNREINT	R/W1TC	0h	<p>Clear No-Response-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the no-response error interrupt. This field is writable in LIN mode only.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>
26	CLRFEINT	R/W1TC	0h	<p>Clear Framing-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables framing-error interrupt.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>
25	CLROEINT	R/W1TC	0h	<p>Clear Overrun-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the overrun interrupt.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>
24	CLRPEINT	R/W1TC	0h	<p>Clear Parity Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the parity error interrupt.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>
23:19	RESERVED_6	R	0h	Reserved
18	RESERVED_5	R	0h	Reserved
17	SETRXDMA	R/W1TC	0h	<p>Clear receiver DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receive DMA request.</p> <p>0 Receiver DMA request is disabled. writing a 0 to this bit has no effect. 1 Receiver DMA request is enabled. writing a 1 to this bit will disable the DMA request and clear this bit.</p>

Table 5-1557. LIN_SCICLEARINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	CLRTXDMA	RW1TC	0h	Clear transmit DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmit DMA request. 0 Transmit DMA request is disabled. Writing a 0 to this bit has no effect. 1 Transmit DMA request is enabled. Writing a 1 to this bit will disable the DMA request and clear this bit.
15:14	RESERVED_4	R	0h	Reserved
13	CLRIDINT	RW1TC	0h	Clear Identifier interrupt. This bit is effective in LIN mode only. Setting this bit disables the ID interrupt. 0 Interrupt is disabled. Writing a 0 to this bit has no effect. 1 Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
12:10	RESERVED_3	R	0h	Reserved
9	CLRRXINT	RW1TC	0h	Clear Receiver interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receiver interrupt. 0 Interrupt is disabled. Writing a 0 to this bit has no effect. 1 Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
8	CLRTXINT	RW1TC	0h	Clear Transmitter interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmitter interrupt. 0 Interrupt is disabled. Writing a 0 to this bit has no effect. 1 Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
7	CLRTOA3WUSINT	RW1TC	0h	Clear Timeout After 3 Wakeup Signals interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout after 3 wakeup signals interrupt. This field is writable in LIN mode only. 0 Interrupt is disabled. Writing a 0 to this bit has no effect. 1 Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
6	CLRTOAWUSINT	RW1TC	0h	Clear Timeout After Wakeup Signal interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout after one wakeup signal interrupt. This field is writable in LIN mode only. 0 Interrupt is disabled. Writing a 0 to this bit has no effect. 1 Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
5	RESERVED_2	R	0h	Reserved
4	CLRTIMEOUTINT	RW1TC	0h	Clear Timeout interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout [LIN bus idle] interrupt. This field is writable in LIN mode only. 0 Interrupt is disabled. Writing a 0 to this bit has no effect. 1 Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.

Table 5-1557. LIN_SCICLEARINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:2	RESERVED_1	R	0h	Reserved
1	CLRWAKEUPINT	RW1TC	0h	<p>Clear Wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the wake-up interrupt.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>
0	CLBRKDTINT	RW1TC	0h	<p>Clear Break-detect interrupt. This bit is effective in SCI-compatible mode only. Setting this bit disables the Break-detect interrupt. This field is writable in SCI mode only.</p> <p>0 Interrupt is disabled. writing a 0 to this bit has no effect. 1 Interrupt is enabled. writing a 1 to this bit will disable the interrupt and clear this bit.</p>

5.13.2.6 LIN_SCISSETINTLVL Register

5.13.2.6.1 LIN_SCISSETINTLVL Register (Offset = 14h) [reset = 0h]

The SCISSETINTLVL register is used to map individual interrupt sources to the INT1 interrupt line.

Return to [Summary Table](#)

Table 5-1558. Instance Table

Instance Name	Physical Address
LIN0	5240 0014h
LIN1	5240 1014h
LIN2	5240 2014h

Figure 5-771. LIN_SCISSETINTLVL Name Register

31		30		29		28		27		26		25		24	
SETBEINTLVL	SETPBEINTLVL	SETCEINTLVL	SETISFEINTLVL	SETNREINTLVL	SETFEINTLVL	SETOEINTLVL	SETPEINTLVL								
R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS								
0h	0h	0h	0h	0h	0h	0h	0h								
23		22		21		20		19		18		17		16	
RESERVED_7						RESERVED_6		RESERVED_5							
R						R		R							
0h						0h		0h							
15		14		13		12		11		10		9		8	
RESERVED_4		SETIDINTLVL		RESERVED_3		SETRXINTOVO		SETTXINTLVL							
R		R/W1TS		R		R/W1TS		R/W1TS							
0h		0h		0h		0h		0h							
7		6		5		4		3		2		1		0	
SETTOA3WUSINTLVL	SETTOAWUSINTLVL	RESERVED_2	SETTIMEOUTINTLVL	RESERVED_1		SETWAKEUPINTLVL	SETBRKDTINTLVL								
R/W1TS	R/W1TS	R	R/W1TS	R		R/W1TS	R/W1TS								
0h	0h	0h	0h	0h		0h	0h								

Table 5-1559. LIN_SCISSETINTLVL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	SETBEINTLVL	R/W1TS	0h	Set Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
30	SETPBEINTLVL	R/W1TS	0h	Set Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
29	SETCEINTLVL	R/W1TS	0h	Set Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.

Table 5-1559. LIN_SCISSETINTLVL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
28	SETISFEINTLVL	RW1TS	0h	Set Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
27	SETNREINTLVL	RW1TS	0h	Set No-Reponse-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
26	SETFEINTLVL	RW1TS	0h	Set Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT1 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
25	SETOEINTLVL	RW1TS	0h	Set Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT1 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
24	SETPEINTLVL	RW1TS	0h	Set Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity error interrupt level to the INT1 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
23:19	RESERVED_7	R	0h	Reserved
18	RESERVED_6	R	0h	Reserved
17:16	RESERVED_5	R	0h	Reserved
15:14	RESERVED_4	R	0h	Reserved
13	SETIDINTLVL	RW1TS	0h	Set ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
12:10	RESERVED_3	R	0h	Reserved
9	SETRXINTOVO	RW1TS	0h	Set Receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT1 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
8	SETTXINTLVL	RW1TS	0h	Set Transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT1 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
7	SETTOA3WUSINTLVL	RW1TS	0h	Set Timeout After 3 Wakeup Signals interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.

Table 5-1559. LIN_SCISSETINTLVL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	SETTOAWUSINTLVL	R/W1TS	0h	Set Timeout After Wakeup Signal interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the the timeout after wakeup interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
5	RESERVED_2	R	0h	Reserved
4	SETTIMEOUTINTLVL	R/W1TS	0h	Set Timeout interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INT1 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
3:2	RESERVED_1	R	0h	Reserved
1	SETWAKEUPINTLVL	R/W1TS	0h	Set Wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INT1 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.
0	SETBRKDTINTLVL	R/W1TS	0h	Set Break-detect interrupt level. This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INT1 line. This field is writable in SCI mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line.

5.13.2.7 LIN_SCICLEARINTLVL Register

5.13.2.7.1 LIN_SCICLEARINTLVL Register (Offset = 18h) [reset = 0h]

The SCICLEARINTLVL register is used to map individual interrupt sources to the INT0 line.

Return to [Summary Table](#)

Table 5-1560. Instance Table

Instance Name	Physical Address
LIN0	5240 0018h
LIN1	5240 1018h
LIN2	5240 2018h

Figure 5-772. LIN_SCICLEARINTLVL Name Register

31	30	29	28	27	26	25	24
CLRBEINTLVL	CLRPBEINTLVL	CLRCINTLVL	CLRISFEINTLVL	CLRNREINTLVL	CLRFEINTLVL	CLROEINTLVL	CLRPEINTLVL
R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC	R/W1TC
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED_7					RESERVED_6	RESERVED_5	
R					R	R	
0h					0h	0h	
15	14	13	12	11	10	9	8
RESERVED_4		CLRIDINTLVL	RESERVED_3			CLRRXINTLVL	CLRTXINTLVL
R		R/W1TC	R			R/W1TC	R/W1TC
0h		0h	0h			0h	0h
7	6	5	4	3	2	1	0
CLRTOA3WUSINTLVL	CLRTOAWUSINTLVL	RESERVED_2	CLRTIMEOUTINTLVL	RESERVED_1		CLRWAKEUPI NTLVL	CLRBKDTINTLVL
R/W1TC	R/W1TC	R	R/W1TC	R		R/W1TC	R/W1TC
0h	0h	0h	0h	0h		0h	0h

Table 5-1561. LIN_SCICLEARINTLVL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	CLRBEINTLVL	R/W1TC	0h	Clear Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT0 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
30	CLRPBEINTLVL	R/W1TC	0h	Clear Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT0 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.

Table 5-1561. LIN_SCICLEARINTLVL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
29	CLRCEINTLVL	RW1TC	0h	Clear Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT0 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
28	CLRISFEINTLVL	RW1TC	0h	Clear Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT0 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
27	CLRNREINTLVL	RW1TC	0h	Clear No-Reponse-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT0 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
26	CLRFEINTLVL	RW1TC	0h	Clear Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT0 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
25	CLROEINTLVL	RW1TC	0h	Clear Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT0 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
24	CLRPEINTLVL	RW1TC	0h	Clear Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity Error interrupt level to the INT0 line. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
23:19	RESERVED_7	R	0h	Reserved
18	RESERVED_6	R	0h	Reserved
17:16	RESERVED_5	R	0h	Reserved
15:14	RESERVED_4	R	0h	Reserved
13	CLRIDINTLVL	RW1TC	0h	Clear ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT0 line. This field is writable in LIN mode only. 0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
12:10	RESERVED_3	R	0h	Reserved

Table 5-1561. LIN_SCICLEARINTLVL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	CLRRXINTLVL	R/W1TC	0h	<p>Clear Receiver interrupt level.</p> <p>This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT0 line.</p> <p>0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p>
8	CLRTXINTLVL	R/W1TC	0h	<p>Clear Transmitter interrupt level.</p> <p>This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT0 line.</p> <p>0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p>
7	CLRTOA3WUSINTLVL	R/W1TC	0h	<p>Clear Timeout After 3 Wakeup Signals interrupt level.</p> <p>This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INT0 line. This field is writable in LIN mode only.</p> <p>0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p>
6	CLRTOAWUSINTLVL	R/W1TC	0h	<p>Clear Timeout After Wakeup Signal interrupt level.</p> <p>This bit is effective in LIN mode only. Writing to this bit maps the the timeout after wakeup interrupt level to the INT0 line. This field is writable in LIN mode only.</p> <p>0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p>
5	RESERVED_2	R	0h	Reserved
4	CLRTIMEOUTINTLVL	R/W1TC	0h	<p>Clear Timeout interrupt level.</p> <p>This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INT0 line. This field is writable in LIN mode only.</p> <p>0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p>
3:2	RESERVED_1	R	0h	Reserved
1	CLRWAKEUPINTLVL	R/W1TC	0h	<p>Clear Wake-up interrupt level.</p> <p>This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INT0 line.</p> <p>0 Interrupt level mapped to INT0 line. writing a 0 to this bit has no effect. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p>
0	CLBRKDTINTLVL	R/W1TC	0h	<p>Clear Break-detect interrupt level.</p> <p>This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INT0 line. This field is writable in SCI mode only.</p> <p>0 Interrupt level mapped to INT0 line. 1 Interrupt level mapped to INT1 line. writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p>

5.13.2.8 LIN_SCIFLR Register

5.13.2.8.1 LIN_SCIFLR Register (Offset = 1Ch) [reset = 904h]

The SCIFLR register indicates the current status of the various interrupt sources of the LIN module.

Return to [Summary Table](#)

Table 5-1562. Instance Table

Instance Name	Physical Address
LIN0	5240 001Ch
LIN1	5240 101Ch
LIN2	5240 201Ch

Figure 5-773. LIN_SCIFLR Name Register

31		30		29		28		27		26		25		24	
BE		PBE		CE		ISFE		NRE		FE		OE		PE	
R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC		R/W1TC	
0h		0h		0h		0h		0h		0h		0h		0h	
23		22		21		20		19		18		17		16	
RESERVED_3															
R															
0h															
15		14		13		12		11		10		9		8	
RESERVED_2		IDRXFLAG		IDTXFLAG		RXWAKE		TXEMPTY		TXWAKE		RXRDY		TXRDY	
R		R/W1TC		R/W1TC		R		R		R/W		R/W1TC		R	
0h		0h		0h		0h		1h		0h		0h		1h	
7		6		5		4		3		2		1		0	
TOA3WUS		TOAWUS		RESERVED_1		TIMEOUT		BUSY		IDLE		WAKEUP		BRKDT	
R/W1TC		R/W1TC		R		R/W1TC		R		R		R/W1TC		R/W1TC	
0h		0h		0h		0h		0h		1h		0h		0h	

Table 5-1563. LIN_SCIFLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	BE	R/W1TC	0h	<p>Bit Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there has been a bit error. This is detected by the bit monitor in the internal bit monitor. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit - Reception of a new sync break <p>This field is writable in LIN mode only.</p> <p>0 No bit error detected. 1 Bit error detected.</p>

Table 5-1563. LIN_SCIFLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
30	PBE	RW1TC	0h	<p>Physical Bus Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there has been a physical bus error. This is detected by the bit monitor in TED. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit - Reception of a new sync break <p>Note: this PBE will only be flagged if no sync break can be generated. [because of a bus shortage to VBAT] or if no sync break delimiter can be generated [because of a bus shortage to GND]. This field is writable in LIN mode only.</p> <p>0 No physical bus error detected. 1 Physical bus error detected.</p>
29	CE	RW1TC	0h	<p>Checksum Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there is checksum error detected by a receiving node. The type of checksum to be used depends on the SCIGCR1.CTYPE bit. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit - Reception of a new sync break <p>This field is writable in LIN mode only.</p> <p>0 No Checksum error detected. 1 Checksum error detected.</p>
28	ISFE	RW1TC	0h	<p>Inconsistent Sync Field Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there has been an inconsistent Sync Field error detected by the synchronizer during header reception. See the "Header Reception and Adaptive Baudrate" section for more information. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit - Reception of a new sync break <p>This field is writable in LIN mode only.</p> <p>0 No Inconsistent Sync Field error detected. 1 Inconsistent Sync Field error detected.</p>
27	NRE	RW1TC	0h	<p>No-Response Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there is no response to a master's header completed within TFRAME_MAX. This timeout period is applied for message frames of unknown length [identifiers 0 to 61]. This error is detected by the synchronizer of the module. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit - Reception of a new sync break <p>This field is writable in LIN mode only.</p> <p>0 No No-Response error detected. 1 No-Response error detected.</p>

Table 5-1563. LIN_SCIFLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26	FE	RW1TC	0h	<p>Framing error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when an expected stop bit is not found. In SCI compatible mode, only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. Detection of a framing error causes the SCI to generate an error interrupt if the RXERR INT ENA bit is set. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit - Reception of a new character [SCI-compatible mode], or frame [LIN mode] <p>In multibuffer mode the frame is defined in the SCIFORMAT register.</p> <p>0 No framing error detected. 1 Framing error detected.</p>
25	OE	RW1TC	0h	<p>Overrun error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when the transfer of data from SCIRXSHF to SCIRD overwrites unread data already in SCIRD or the RDy buffers. Detection of an overrun error causes the LIN to generate an error interrupt if the SET OE INT bit is one. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit <p>0 No overrun error detected. 1 Overrun error detected.</p>
24	PE	RW1TC	0h	<p>Parity error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when a parity error is detected in the received data. In SCI address-bit mode, the parity is calculated on the data and address bit fields of the received frame. In idle-line mode, only the data is used to calculate parity. An error is generated when a character is received with a mismatch between the number of 1s and its parity bit. For more information on parity checking, see the "SCI Global Control Register [SCIGCR1]" description. If the parity function is disabled [that is, SCIGCR1.2 = 0], the PE flag is disabled and read as 0. Detection of a parity error causes the LIN to generate an error interrupt if the SET PE INT bit = 1. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Reception of a new character [SCI-compatible mode] or frame [LIN mode] - Writing a 1 to this bit <p>0 No parity error or parity disabled. 1 Parity error detected.</p>
23:16	RESERVED_3	R	0h	Reserved
15	RESERVED_2	R	0h	Reserved

Table 5-1563. LIN_SCIFLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	IDRXFLAG	R/W1TC	0h	<p>Identifier On Receive Flag.</p> <p>This bit is effective in LIN mode only. This flag is set once an identifier is received with an RX match and no ID-parity error. See the "Message Filtering and Validation" section for more details. When this flag is set it indicates that a new valid identifier has been received on an RX match. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Reading the LINID register - Writing a 1 to this bit <p>This field is writable in LIN mode only.</p> <p>0 No valid ID received. 1 Valid ID RX received in LINID[23:16] on RX match.</p>
13	IDTXFLAG	R/W1TC	0h	<p>Identifier On Transmit Flag.</p> <p>This bit is effective in LIN mode only. This flag is set once an identifier is received with a TX match and no ID-parity error. See the "Message Filtering and Validation" section for more details. When this flag is set it indicates that a new valid identifier has been received on a TX match. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - RESET bit [SCIGCR0.0] - Setting SWnRESET - System reset - Reading the LINID register - Writing a 1 to this bit <p>This field is writable in LIN mode only.</p> <p>0 No valid ID received. 1 Valid ID received in LINID[23:16] on TX match.</p>
12	RXWAKE	R	0h	<p>Receiver wakeup detect flag.</p> <p>This bit is effective in SCI-compatible mode only. The SCI sets this bit to indicate that the data currently in SCIRD is an address. This bit is cleared by:</p> <ul style="list-style-type: none"> - RESET bit - Setting the SWnRESET bit [SCIGCR1.7] - System reset - Receipt of a data frame <p>This bit is writable in SCI mode only.</p> <p>0 The data in SCIRD is not an address. 1 The data in SCIRD is an address. See [1] Section 3.4.4, Sleep Mode for Multiprocessor Communication, on page 16 for more information on using the RXWAKE bit with sleep mode.</p>

Table 5-1563. LIN_SCIFLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11	TXEMPTY	R	1h	<p>Transmitter Empty flag. The value of this flag indicates the contents of the transmitter's buffer register[s] [SCITD/TDy] and shift register [SCITXSHF]. In multibuffer mode, this flag indicates the value of the TDx registers and shift register [SCITXSHF]. In non multibuffer mode, this flag indicates the value of LINTD0 [byte] and shift register [SCITXSHF]. This bit is set by:</p> <ul style="list-style-type: none"> - RESET bit [SCIGCR0.0] - Setting the SWnRESET bit [SCIGCR1.7] - System reset. <p>Note: This bit does not cause an interrupt request.</p> <p>0 Compatible mode or LIN with no multibuffer: Transmitter buffer or shift register (or both) are loaded with data. In LIN mode using multibuffer mode: Multibuffer or shift register (or all) are loaded with data.</p> <p>1 Compatible mode or LIN with no multibuffer: Transmitter buffer and shift registers are both empty. In LIN mode using multibuffer mode: Multibuffer and shift registers are all empty.</p>
10	TXWAKE	R/W	0h	<p>SCI transmitter wakeup method select. This bit is effective in SCI-compatible mode only. The TXWAKE bit controls whether the data in SCITD should be sent as an address or data frame using multiprocessor communication format. This bit is set to 1 or 0 by software before a byte is written to SCITD and is cleared by the SCI when data is transferred from SCITD to SCITXSHF or by a system reset. TXWAKE is not cleared by the SWnRESET bit [SCIGCR1.7].</p> <p>0 Address-bit mode: Frame to be transmitted will be data (address bit = 0). Idle-line mode: Frame to be transmitted will be data.</p> <p>1 Address-bit mode: Frame to be transmitted will be an address (address bit=1). Idle-line mode: Following frame to be transmitted will be an address (writing a 1 to this bit followed by writing dummy data to the SCITD will result in a idle period of 11 bit periods before the next frame is transmitted).</p>

Table 5-1563. LIN_SCIFLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9	RXRDY	RW1TC	0h	<p>Receiver ready flag.</p> <p>In SCI compatibility mode, the receiver sets this bit to indicate that the SCIRD contains new data and is ready to be read by the CPU. In LIN mode, RXRDY is set once a valid frame is received in multibuffer mode, a valid frame being a message frame received with no errors. In non multibuffer mode RXRDY is set for each received byte and will be set for the last byte of the frame if there are no errors. The SCI/LIN generates a receive interrupt when RXRDY flag bit is set if the interrupt-enable bit is set [SCISSETINT.9]. RXRDY is cleared by:</p> <ul style="list-style-type: none"> - RESET bit [SCIGCR0.0] - Setting the SWnRESET - System reset - Writing a 1 to this bit - Reading SCIRD in while in SCI compatibility mode - Reading last data byte RDy of the response in LIN mode <p>Note: The RXRDY flag cannot be cleared by Reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <p>0 No new data in SCIRD/RDy. 1 New data ready to be read from SCIRD.</p>
8	TXRDY	R	1h	<p>Transmitter buffer register ready flag.</p> <p>When set, this bit indicates that the transmit buffer[s] register [SCITD in compatibility mode and LINTD0, LINTD1 in Mbuf mode] is/are ready to get another character from a CPU write.</p> <p>In SCI compatibility mode, Writing data to SCITD automatically clears this bit. In LIN mode, this bit is cleared once byte 0 [TD0] is written to LINTD0. This bit is set after the data of the TX buffer are shifted into the SCITXSHF register. This event can trigger a transmit DMA event if the DMA enable bit is set. This bit is set to 1 by:</p> <ul style="list-style-type: none"> - RESET bit [SCIGCR0.0] - Setting the SWnRESET [SCIGCR1.7] - System reset <p>Note: The TXRDY flag cannot be cleared by Reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <p>Note: The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disaLING the corresponding interrupt via the SCICLEARINT register or by disaLING the transmitter via the TXENA bit [SCIGCR1.25=0].</p> <p>0 Compatible mode: SCITD is full. LIN mode: The multibuffers are full. 1 Compatible mode: SCITD is ready to receive the next character. LIN mode: The multibuffers are ready to receive the next character(s).</p>
7	TOA3WUS	R/W1TC	0h	<p>Timeout After 3 Wakeup Signals flag.</p> <p>This bit is effective in LIN mode only. This flag is set if there is no Sync Break received after 3 wakeup signals and a period of 1.5 seconds have passed. Such expiration time is used before issuing another round of wakeup signals. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit <p>This field is writable in LIN mode only.</p> <p>0 No timeout after 3 wakeup signals. 1 Timeout after 3 wakeup signals and 1.5s time.</p>

Table 5-1563. LIN_SCIFLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	TOAWUS	RW1TC	0h	<p>Timeout After Wakeup Signal flag.</p> <p>This bit is effective in LIN mode only. This bit is set if there is no Sync Break received after a wakeup signal has been sent. A minimum of 150 ms expiration time is used before issuing another wakeup signal. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit <p>This field is writable in LIN mode only.</p> <p>0 No timeout after one wakeup signal (150 ms).</p> <p>1 Timeout after one wakeup signal.</p>
5	RESERVED_1	R	0h	Reserved
4	TIMEOUT	RW1TC	0h	<p>LIN Bus IDLE timeout flag.</p> <p>This bit is effective in LIN mode only. This bit is set if there is no LIN bus activity for at least 4 seconds. LIN bus activity being a transition from recessive to dominant. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit <p>This field is writable in LIN mode only.</p> <p>0 No bus idle detected.</p> <p>1 LIN bus idle detected.</p>
3	BUSY	R	0h	<p>Bus BUSY flag.</p> <p>This bit is effective in LIN mode and SCI-compatible mode. This bit indicates whether the receiver is in the process of receiving a frame. As soon as the receiver detects the beginning of a start bit, the BUSY bit is set to 1. When the reception of a frame is complete, the BUSY bit is cleared. If SET WAKEUP INT is set and power down is requested while this bit is set, the SCI/LIN automatically prevents low-power mode from being entered and generates wakeup interrupt. The BUSY bit is controlled directly by the SCI receiver but can be cleared by:</p> <ul style="list-style-type: none"> - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset. <p>0 Receiver is not currently receiving a frame.</p> <p>1 Receiver is currently receiving a frame.</p>
2	IDLE	R	1h	<p>SCI receiver in idle state.</p> <p>This bit is effective in SCI-compatible mode only. While this bit is set, the SCI looks for an idle period to resynchronize itself with the bit stream. The receiver does not receive any data while the bit is set. The bus must be idle for 11 bit periods to clear this bit. The SCI enters this state:</p> <ul style="list-style-type: none"> - After a system reset - Setting the SWnRESET bit [SCIGCR1.7] - After coming out of power down <p>This bit is writable in SCI mode only.</p> <p>0 Idle period detected, the SCI is ready to receive.</p> <p>1 Idle period not detected, the SCI will not receive any data.</p>

Table 5-1563. LIN_SCIFLR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	WAKEUP	R/W1TC	0h	<p>Wake-up flag.</p> <p>This bit is effective in LIN mode only. This bit is set by the SCI/LIN when receiver or transmitter activity has taken the module out of power-down mode. An interrupt is generated if the SET WAKEUP INT bit [SCISSETINT.1] is set. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register. - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - Writing a 1 to this bit. <p>This field is writable in LIN mode only.</p> <p>0 Do not wake up from power-down mode. 1 wake up from power-down mode.</p>
0	BRKDT	R/W1TC	0h	<p>SCI break-detect flag.</p> <p>This bit is effective in SCI-compatible mode only. This bit is set when the SCI detects a break condition on the LINRX pin. A break condition occurs when the LINRX pin remains continuously low for at least 10 bits after a missing first stop bit, that is, after a framing error. Detection of a break condition causes the SCI to generate an error interrupt if the BRKDT INT ENA bit is set. The BRKDT bit is cleared by the following:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register. - Setting the SWnRESET bit [SCIGCR1.7] - RESET bit [SCIGCR0.0] - System reset - By Writing a 1 to this bit. <p>This bit is writable in SCI mode only.</p> <p>0 No break condition detected. 1 Break condition detected.</p>

5.13.2.9 LIN_SCIINTVECT0 Register

5.13.2.9.1 LIN_SCIINTVECT0 Register (Offset = 20h) [reset = 0h]

The SCIINTVECT0 register indicates the offset for the INT0 interrupt line.

Return to [Summary Table](#)

Table 5-1564. Instance Table

Instance Name	Physical Address
LIN0	5240 0020h
LIN1	5240 1020h
LIN2	5240 2020h

Figure 5-774. LIN_SCIINTVECT0 Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				INTVECT0			
R				R			
0h				0h			

Table 5-1565. LIN_SCIINTVECT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:5	RESERVED_1	R	0h	Reserved
4:0	INTVECT0	R	0h	Interrupt vector offset for INT0. This register indicates the offset for interrupt line INT0. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read. Note: The flags for the receive [SCIFLR.9] and the transmit [SCIFLR.8] interrupts cannot be cleared by Reading the corresponding offset vector in this register [see detailed description in SCIFLR register].

5.13.2.10 LIN_SCIINTVECT1 Register

5.13.2.10.1 LIN_SCIINTVECT1 Register (Offset = 24h) [reset = 0h]

The SCIINTVECT1 register indicates the offset for the INT1 interrupt line.

Return to [Summary Table](#)

Table 5-1566. Instance Table

Instance Name	Physical Address
LIN0	5240 0024h
LIN1	5240 1024h
LIN2	5240 2024h

Figure 5-775. LIN_SCIINTVECT1 Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				INTVECT1			
R				R			
0h				0h			

Table 5-1567. LIN_SCIINTVECT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Reserved
15:5	RESERVED_1	R	0h	Reserved
4:0	INTVECT1	R	0h	Interrupt vector offset for INT1. This register indicates the offset for interrupt line INT1. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read. Note: The flags for the receive [SCIFLR.9] and the transmit [SCIFLR.8] interrupts cannot be cleared by Reading the corresponding offset vector in this register [see detailed description in SCIFLR register].

5.13.2.11 LIN_SCIFORMAT Register

5.13.2.11.1 LIN_SCIFORMAT Register (Offset = 28h) [reset = 0h]

The SCIFORMAT register is used to set up the character and frame lengths.

Return to [Summary Table](#)

Table 5-1568. Instance Table

Instance Name	Physical Address
LIN0	5240 0028h
LIN1	5240 1028h
LIN2	5240 2028h

Figure 5-776. LIN_SCIFORMAT Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2				LENGTH			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1				CHAR			
R				R/W			
0h				0h			

Table 5-1569. LIN_SCIFORMAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED_2	R	0h	Reserved
18:16	LENGTH	R/W	0h	<p>Frame length control bits.</p> <p>In LIN mode, these bits indicate the number of bytes in the response field from 1 to 8 bytes. In buffered SCI mode, these bits indicate the number of characters. When these bits are used to indicate LIN response length [SCIGCR1[0] = 1], then when there is an ID RX match, this value should be updated with the expected length of the response. In buffered SCI mode, these bits indicate the number of characters with SCIFORMAT[2:0] bits per character. i.e. these bits indicate the transmitter/receiver format for the number of characters: 1 to 8. There can be up to eight characters with eight bits each.</p> <p>0 The response field has 1 bytes/characters. 1 The response field has 2 bytes/characters. 2 The response field has 3 bytes/characters. 3 The response field has 4 bytes/characters. 4 The response field has 5 bytes/characters. 5 The response field has 6 bytes/characters. 6 The response field has 7 bytes/characters. 7 The response field has 8 bytes/characters.</p>
15:3	RESERVED_1	R	0h	Reserved

Table 5-1569. LIN_SCIFORMAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	CHAR	R/W	0h	<p>Character length control bits. These bits are effective in SCI compatible mode only. These bits set the SCI character length from 1 to 8 bits.</p> <p>Note: In compatibility mode or buffered SCI mode, when data of fewer than eight bits in length is received, it is left justified in SCIRD/RDy and padded with trailing zeros. Data read from the SCIRD should be shifted by software to make the received data right justified.</p> <p>Note: Data written to the SCITD should be right justified but does not need to be padded with leading zeros.</p> <p>These bits are writable in SCI mode only.</p> <p>0 The character is 1 bits long. 1 The character is 2 bits long. 2 The character is 3 bits long. 3 The character is 4 bits long. 4 The character is 5 bits long. 5 The character is 6 bits long. 6 The character is 7 bits long. 7 The character is 8 bits long.</p>

5.13.2.12 LIN_BRSR Register

5.13.2.12.1 LIN_BRSR Register (Offset = 2Ch) [reset = 0h]

The BRSR register is used to configure the baud rate of the LIN module.

Return to [Summary Table](#)

Table 5-1570. Instance Table

Instance Name	Physical Address
LIN0	5240 002Ch
LIN1	5240 102Ch
LIN2	5240 202Ch

Figure 5-777. LIN_BRSR Name Register

31	30	29	28	27	26	25	24
RESERVED_1		U				M	
R		R/W				R/W	
0h		0h				0h	
23	22	21	20	19	18	17	16
SCI_LIN_PSH							
R/W							
0h							
15	14	13	12	11	10	9	8
SCI_LIN_PSL							
R/W							
0h							
7	6	5	4	3	2	1	0
SCI_LIN_PSL							
R/W							
0h							

Table 5-1571. LIN_BRSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED_1	R	0h	Reserved
30:28	U	R/W	0h	Superfractional Divider Selection. [U] These bits are an additional fractional part for the baudrate specification. These bits allow a super fine tuning of the fractional baudrate with 7 more intermediate values for each of the M fractional divider values. See the Superfractional Divider section for more details.
27:24	M	R/W	0h	SCI/LIN 4-bit Fractional Divider Selection. [M] These bits are effective in LIN or SCI asynchronous mode. These bits are used to select a baud rate for the SCI/LIN module, and they are a fractional part for the baud rate specification. The M divider allows fine-tuning of the baud rate over the P prescaler with 15 additional intermediate values for each of the P integer values.
23:16	SCI_LIN_PSH	R/W	0h	PRESCALER P [High Bits]. SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudate selection.

Table 5-1571. LIN_BRSR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:0	SCI_LIN_PSL	R/W	0h	PRESCALER P [Low Bits]. SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudrate selection.

5.13.2.13 LIN_SCIED Register

5.13.2.13.1 LIN_SCIED Register (Offset = 30h) [reset = 0h]

The SCIED register is a duplicate copy of SCIRD register that has no effect on the RXRDY flag for use with an emulator.

Return to [Summary Table](#)

Table 5-1572. Instance Table

Instance Name	Physical Address
LIN0	5240 0030h
LIN1	5240 1030h
LIN2	5240 2030h

Figure 5-778. LIN_SCIED Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
ED							
R							
0h							

Table 5-1573. LIN_SCIED Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_1	R	0h	Reserved
7:0	ED	R	0h	Receiver Emulation Data. This bit is effective in SCI-compatible mode only. Reading SCIED[7-0] does not clear the RXRDY flag. This register should be used only by an emulator that must continually read the data buffer without affecting the RXRDY flag.

5.13.2.14 LIN_SCIRD Register

5.13.2.14.1 LIN_SCIRD Register (Offset = 34h) [reset = 0h]

The SCIRD register is where received data is stored and can be read from.

Return to [Summary Table](#)

Table 5-1574. Instance Table

Instance Name	Physical Address
LIN0	5240 0034h
LIN1	5240 1034h
LIN2	5240 2034h

Figure 5-779. LIN_SCIRD Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RD							
R							
0h							

Table 5-1575. LIN_SCIRD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_1	R	0h	Reserved
7:0	RD	R	0h	Received Data. This bit is effective in SCI-compatible mode only. When a frame has been completely received, the data in the frame is transferred from the receiver shift register SCIRXSHF to this register. As this transfer occurs, the RXRDY flag is set and a receive interrupt is generated if RX INT ENA [SCISSETINT0.9] is set. When the data is read from SCIRD, the RXRDY flag is automatically cleared. When the SCI receives data that is fewer than eight bits in length, it loads the data into this register in a left justified format padded with trailing zeros. Therefore, your software should perform a logical shift on the data by the correct number of positions to make it right justified.

5.13.2.15 LIN_SCITD Register

5.13.2.15.1 LIN_SCITD Register (Offset = 38h) [reset = 0h]

The SCITD register is where data to be transmitted is written to by application software.

Return to [Summary Table](#)

Table 5-1576. Instance Table

Instance Name	Physical Address
LIN0	5240 0038h
LIN1	5240 1038h
LIN2	5240 2038h

Figure 5-780. LIN_SCITD Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
TD							
R/W							
0h							

Table 5-1577. LIN_SCITD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_1	R	0h	Reserved
7:0	TD	R/W	0h	<p>Transmit data</p> <p>This bit is effective in SCI-compatible mode only. Data to be transmitted is written to this register. The transfer of data from this register to the transmit shift register SCITXSHF sets the TXRDY flag [SCIFLR.23], which indicates that SCITD is ready to be loaded with another byte of data. Note: If TX INT ENA [SCISSETINT.8] is set, this data transfer also causes an interrupt.</p> <p>Note: Data written to the SCIRD register that is fewer than eight bits long must be right justified, but it does not need to be padded with leading zeros.</p>

5.13.2.16 LIN_SCIPIO0 Register

5.13.2.16.1 LIN_SCIPIO0 Register (Offset = 3Ch) [reset = 0h]

The SCIPIO0 register is used to enable the LINTX and LINRX pins.

Return to [Summary Table](#)

Table 5-1578. Instance Table

Instance Name	Physical Address
LIN0	5240 003Ch
LIN1	5240 103Ch
LIN2	5240 203Ch

Figure 5-781. LIN_SCIPIO0 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXFUNC	RXFUNC	RESERVED_1
R					R/W	R/W	R
0h					0h	0h	0h

Table 5-1579. LIN_SCIPIO0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXFUNC	R/W	0h	Transmit pin function. This bit is effective in LIN or SCI mode. This bit defines the function of LINTX pin. 0 LINTX pin is disabled. 1 LINTX pin is enabled.
1	RXFUNC	R/W	0h	Receive pin function. This bit is effective in LIN or SCI mode. This bit defines the function of the LINRX pin. 0 LINRX pin is disabled. 1 LINRX pin is enabled.
0	RESERVED_1	R	0h	Reserved

5.13.2.17 LIN_SCIPIO1 Register

5.13.2.17.1 LIN_SCIPIO1 Register (Offset = 40h) [reset = 0h]

Pin control Register 1

Return to [Summary Table](#)

Table 5-1580. Instance Table

Instance Name	Physical Address
LIN0	5240 0040h
LIN1	5240 1040h
LIN2	5240 2040h

Figure 5-782. LIN_SCIPIO1 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXDIR	RXDIR	RESERVED_1
R					R/W	R/W	R
0h					0h	0h	0h

Table 5-1581. LIN_SCIPIO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXDIR	R/W	0h	Transmit pin direction. This bit is effective in LIN or SCI mode. This bit determines the data direction on the LINTX pin if it is configured with general-purpose I/O functionality [TX FUNC = 0]. 0:general purpose input pin. 1:general-purpose output pin
1	RXDIR	R/W	0h	Receive pin direction. This bit is effective in LIN or SCI mode. This bit determines the data direction on the LINRX pin if it is configured with general-purpose I/O functionality [RX FUNC = 0]. 0:general purpose input pin. 1:general-purpose output pin
0	RESERVED_1	R	0h	Reserved

5.13.2.18 LIN_SCIPIO2 Register

5.13.2.18.1 LIN_SCIPIO2 Register (Offset = 44h) [reset = 0h]

The SCIPIO2 register indicates the current status of the LINTX and LINRX pins.

Return to [Summary Table](#)

Table 5-1582. Instance Table

Instance Name	Physical Address
LIN0	5240 0044h
LIN1	5240 1044h
LIN2	5240 2044h

Figure 5-783. LIN_SCIPIO2 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXIN	RXIN	RESERVED_1
R					R	R	R
0h					0h	0h	0h

Table 5-1583. LIN_SCIPIO2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXIN	R	0h	Transmit data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINTX pin.
1	RXIN	R	0h	Receive data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINRX pin.
0	RESERVED_1	R	0h	Reserved

5.13.2.19 LIN_SCIPIO3 Register

5.13.2.19.1 LIN_SCIPIO3 Register (Offset = 48h) [reset = 0h]

Pin control Register 3

Return to [Summary Table](#)

Table 5-1584. Instance Table

Instance Name	Physical Address
LIN0	5240 0048h
LIN1	5240 1048h
LIN2	5240 2048h

Figure 5-784. LIN_SCIPIO3 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXOUT	RXOUT	RESERVED_1
R					R/W	R/W	R
0h					0h	0h	0h

Table 5-1585. LIN_SCIPIO3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXOUT	R/W	0h	Transmit pin out. This bit is effective in LIN or SCI mode. This pin specifies the logic to be output on pin LINTX.
1	RXOUT	R/W	0h	Receive pin out. This bit is effective in LIN or SCI mode. This pin specifies the logic to be output on pin LINRX.
0	RESERVED_1	R	0h	Reserved

5.13.2.20 LIN_SCIPIO4 Register

5.13.2.20.1 LIN_SCIPIO4 Register (Offset = 4Ch) [reset = 0h]

Pin control Register 4

Return to [Summary Table](#)

Table 5-1586. Instance Table

Instance Name	Physical Address
LIN0	5240 004Ch
LIN1	5240 104Ch
LIN2	5240 204Ch

Figure 5-785. LIN_SCIPIO4 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXSET	RXSET	RESERVED_1
R					R/W1TS	R/W1TS	R
0h					0h	0h	0h

Table 5-1587. LIN_SCIPIO4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXSET	R/W1TS	0h	Transmit pin set. This bit is effective in LIN or SCI mode. This bit sets the logic to be output on pin LINTX.
1	RXSET	R/W1TS	0h	Receive pin set. This bit is effective in LIN or SCI mode. This bit sets the logic to be output on pin LINRX.
0	RESERVED_1	R	0h	Reserved

5.13.2.21 LIN_SCIPIO5 Register

5.13.2.21.1 LIN_SCIPIO5 Register (Offset = 50h) [reset = 0h]

Pin control Register 5

Return to [Summary Table](#)

Table 5-1588. Instance Table

Instance Name	Physical Address
LIN0	5240 0050h
LIN1	5240 1050h
LIN2	5240 2050h

Figure 5-786. LIN_SCIPIO5 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXCLR	RXCLR	RESERVED_1
R					R/W1TC	R/W1TC	R
0h					0h	0h	0h

Table 5-1589. LIN_SCIPIO5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXCLR	R/W1TC	0h	Transmit pin clear. This bit is effective in LIN or SCI mode. This bit clears the logic to be output on pin LINTX.
1	RXCLR	R/W1TC	0h	Receive pin clear. This bit is effective in LIN or SCI mode. This bit clears the logic to be output on pin LINRX.
0	RESERVED_1	R	0h	Reserved

5.13.2.22 LIN_SCIPIO6 Register

5.13.2.22.1 LIN_SCIPIO6 Register (Offset = 54h) [reset = 0h]

Pin control Register 6

Return to [Summary Table](#)

Table 5-1590. Instance Table

Instance Name	Physical Address
LIN0	5240 0054h
LIN1	5240 1054h
LIN2	5240 2054h

Figure 5-787. LIN_SCIPIO6 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXPDR	RXPDR	RESERVED_1
R					R/W	R/W	R
0h					0h	0h	0h

Table 5-1591. LIN_SCIPIO6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXPDR	R/W	0h	Transmit pin open drain enable. This bit is effective in LIN or SCI mode. This bit enables open-drain capability in the output pin LINTX.
1	RXPDR	R/W	0h	Receive pin open drain enable. This bit is effective in LIN or SCI mode. This bit enables open-drain capability in the output pin LINRX.
0	RESERVED_1	R	0h	Reserved

5.13.2.23 LIN_SCIPIO7 Register

5.13.2.23.1 LIN_SCIPIO7 Register (Offset = 58h) [reset = 0h]

Pin control Register 7

Return to [Summary Table](#)

Table 5-1592. Instance Table

Instance Name	Physical Address
LIN0	5240 0058h
LIN1	5240 1058h
LIN2	5240 2058h

Figure 5-788. LIN_SCIPIO7 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXPD	RXPD	RESERVED_1
R					R/W	R/W	R
0h					0h	0h	0h

Table 5-1593. LIN_SCIPIO7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXPD	R/W	0h	Transmit pin pull control disable. This bit is effective in LIN or SCI mode. This bit disables pull control capability on the input pin LINTX.
1	RXPD	R/W	0h	Receive pin pull control disable. This bit is effective in LIN or SCI mode. This bit disables pull control capability on the input pin LINRX.
0	RESERVED_1	R	0h	Reserved

5.13.2.24 LIN_SCIPIO8 Register

5.13.2.24.1 LIN_SCIPIO8 Register (Offset = 5Ch) [reset = 7h]

Pin control Register 8

Return to [Summary Table](#)

Table 5-1594. Instance Table

Instance Name	Physical Address
LIN0	5240 005Ch
LIN1	5240 105Ch
LIN2	5240 205Ch

Figure 5-789. LIN_SCIPIO8 Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2					TXPSL	RXPSL	RESERVED_1
R					R/W	R/W	R
0h					1h	1h	1h

Table 5-1595. LIN_SCIPIO8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:3	RESERVED_2	R	0h	Reserved
2	TXPSL	R/W	1h	TX pin pull select. This bit is effective in LIN or SCI mode. This bit selects pull type in the input pin LINTX.
1	RXPSL	R/W	1h	RX pin pull select. This bit is effective in LIN or SCI mode. This bit selects pull type in the input pin LINRX.
0	RESERVED_1	R	1h	Reserved

5.13.2.25 LIN_LINCOMP Register

5.13.2.25.1 LIN_LINCOMP Register (Offset = 60h) [reset = 0h]

The LINCOMPARE register is used to configure the sync delimiter and sync break extension.

Return to [Summary Table](#)

Table 5-1596. Instance Table

Instance Name	Physical Address
LIN0	5240 0060h
LIN1	5240 1060h
LIN2	5240 2060h

Figure 5-790. LIN_LINCOMP Name Register

31	30	29	28	27	26	25	24
RESERVED_3							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_3							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2						SDEL	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED_1					SBREAK		
R					R/W		
0h					0h		

Table 5-1597. LIN_LINCOMP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_3	R	0h	Reserved
15:10	RESERVED_2	R	0h	Reserved
9:8	SDEL	R/W	0h	2-bit Sync Delimiter compare. These bits are effective in LIN mode only. These bits are used to configure the number of Tbit for the sync delimiter in the sync field. The time delay calculation for the synchronization delimiter is: $TSDEL = [SDEL + 1]Tbit$. These bits are writable in LIN mode only. 0 The sync delimiter has 1 Tbit. 1 The sync delimiter has 2 Tbit. 2 The sync delimiter has 3 Tbit. 3 The sync delimiter has 4 Tbit.
7:3	RESERVED_1	R	0h	Reserved

Table 5-1597. LIN_LINCOMP Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	SBREAK	R/W	0h	3-bit Sync Break extend. LIN mode only. These bits are used to configure the number of Tbits for the sync break to extend the minimum 13 Tbit in the Sync Field to a maximum of 20 Tbit. The time delay calculation for the sync break is: $TSYNBRK = 13Tbit + SBREAK \times Tbit$ These bits are writable in LIN mode only. 0 The sync break has no additional Tbit. 1 The sync break has 1 additional Tbit. 2 The sync break has 2 additional Tbit. 3 The sync break has 3 additional Tbit. 4 The sync break has 4 additional Tbit. 5 The sync break has 5 additional Tbit. 6 The sync break has 6 additional Tbit. 7 The sync break has 7 additional Tbit.

5.13.2.26 LIN_LINRD0 Register

5.13.2.26.1 LIN_LINRD0 Register (Offset = 64h) [reset = 0h]

The LINRD0 register contains the lower 4 bytes of the received LIN frame data.

Return to [Summary Table](#)

Table 5-1598. Instance Table

Instance Name	Physical Address
LIN0	5240 0064h
LIN1	5240 1064h
LIN2	5240 2064h

Figure 5-791. LIN_LINRD0 Name Register

31	30	29	28	27	26	25	24
RD0							
R							
0h							
23	22	21	20	19	18	17	16
RD1							
R							
0h							
15	14	13	12	11	10	9	8
RD2							
R							
0h							
7	6	5	4	3	2	1	0
RD3							
R							
0h							

Table 5-1599. LIN_LINRD0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RD0	R	0h	8-bit Receive Buffer 0 Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. A read of this byte clears the RXDY byte. Note: RD<x-1> is equivalent to Data byte <x> of the LIN frame.
23:16	RD1	R	0h	8-bit Receive Buffer 1. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.
15:8	RD2	R	0h	8-bit Receive Buffer 2. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.
7:0	RD3	R	0h	8-bit Receive Buffer 3. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.

5.13.2.27 LIN_LINRD1 Register

5.13.2.27.1 LIN_LINRD1 Register (Offset = 68h) [reset = 0h]

The LINRD1 register contains the upper 4 bytes of the received LIN frame data.

Return to [Summary Table](#)

Table 5-1600. Instance Table

Instance Name	Physical Address
LIN0	5240 0068h
LIN1	5240 1068h
LIN2	5240 2068h

Figure 5-792. LIN_LINRD1 Name Register

31	30	29	28	27	26	25	24
RD4							
R							
0h							
23	22	21	20	19	18	17	16
RD5							
R							
0h							
15	14	13	12	11	10	9	8
RD6							
R							
0h							
7	6	5	4	3	2	1	0
RD7							
R							
0h							

Table 5-1601. LIN_LINRD1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RD4	R	0h	8-bit Receive Buffer 4 Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.
23:16	RD5	R	0h	8-bit Receive Buffer 5. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.
15:8	RD6	R	0h	8-bit Receive Buffer 6. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.
7:0	RD7	R	0h	8-bit Receive Buffer 7. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.

5.13.2.28 LIN_LINMASK Register

5.13.2.28.1 LIN_LINMASK Register (Offset = 6Ch) [reset = 0h]

The LINMASK register is used to configure the masks used for filtering incoming ID messages for receive and transmit frames.

Return to [Summary Table](#)

Table 5-1602. Instance Table

Instance Name	Physical Address
LIN0	5240 006Ch
LIN1	5240 106Ch
LIN2	5240 206Ch

Figure 5-793. LIN_LINMASK Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RXIDMASK							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
TXIDMASK							
R/W							
0h							

Table 5-1603. LIN_LINMASK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_2	R	0h	Reserved
23:16	RXIDMASK	R/W	0h	Receive ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and compare it to the ID-byte. A compare match of the received ID with the RX ID mask will set the ID RX flag and trigger an ID interrupt if enabled. A 0 bit in the mask indicates that that bit is compared to the ID-byte. A 1 bit in the mask indicates that that bit is filtered and therefore not used in the compare. When HGENCTRL is set to 1, this field must be set to 0xFF.
15:8	RESERVED_1	R	0h	Reserved
7:0	TXIDMASK	R/W	0h	Transmit ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and compare it to the ID-byte. A compare match of the received ID with the TX ID Mask will set the ID TX flag and trigger an ID interrupt if enabled. A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that bit is filtered and therefore not used for the compare. When HGENCTRL is set to 1, this field must be set to 0xFF.

5.13.2.29 LIN_LINID Register

5.13.2.29.1 LIN_LINID Register (Offset = 70h) [reset = 0h]

The LINID register contains the identification fields for LIN communication.

NOTE: For software compatibility with future LIN modules, the HGEN CTRL bit must be set to 1, the RX ID MASK field must be set to FFh, and the TX ID MASK field must be set to FFh.

Return to [Summary Table](#)

Table 5-1604. Instance Table

Instance Name	Physical Address
LIN0	5240 0070h
LIN1	5240 1070h
LIN2	5240 2070h

Figure 5-794. LIN_LINID Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RECEIVEDID							
R							
0h							
15	14	13	12	11	10	9	8
IDSLAVETASKBYTE							
R/W							
0h							
7	6	5	4	3	2	1	0
IDBYTE							
R/W							
0h							

Table 5-1605. LIN_LINID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED_1	R	0h	Reserved
23:16	RECEIVEDID	R	0h	Received ID. This bit is effective in LIN mode only. This byte contains the current message identifier. During header reception the received ID is copied from the SCIRXSHF register to this byte if there is no ID-parity error and there has been an RX/TX match. Note: If a framing error [FE] is detected during ID reception, the received ID will also not be copied to the LINID register.
15:8	IDSLAVETASKBYTE	R/W	0h	ID Target Task byte. This field is effective in LIN mode only. This byte contains the identifier to which the received ID of an incoming header will be compared in order to decide whether a RX response, a TX response, or no action needs to be done by the LIN node. These bits are writable in LIN mode only.
7:0	IDBYTE	R/W	0h	ID byte. This field is effective in LIN mode only. This byte is the LIN mode message ID. On a master node, a write to this register by the CPU initiates a header transmission. For a target task, this byte is used for message filtering when HGENCTRL [SCIGCR1.12] is '0'. These bits are writable in LIN mode only.

5.13.2.30 LIN_LINTD0 Register

5.13.2.30.1 LIN_LINTD0 Register (Offset = 74h) [reset = 0h]

The LINTD0 register contains the lower 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

Return to [Summary Table](#)

Table 5-1606. Instance Table

Instance Name	Physical Address
LIN0	5240 0074h
LIN1	5240 1074h
LIN2	5240 2074h

Figure 5-795. LIN_LINTD0 Name Register

31	30	29	28	27	26	25	24
TD0							
R/W							
0h							
23	22	21	20	19	18	17	16
TD1							
R/W							
0h							
15	14	13	12	11	10	9	8
TD2							
R/W							
0h							
7	6	5	4	3	2	1	0
TD3							
R/W							
0h							

Table 5-1607. LIN_LINTD0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	TD0	R/W	0h	8-bit Transmit Buffer 0. Byte 0 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Once byte 0 is written in TDO buffer, transmission will be initiated.
23:16	TD1	R/W	0h	8-bit Transmit Buffer 3. Byte 1 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
15:8	TD2	R/W	0h	8-bit Transmit Buffer 2. Byte 2 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
7:0	TD3	R/W	0h	8-bit Transmit Buffer 3. Byte 3 to be transmitted is written into this register and then copied to SCITXSHF for transmission.

5.13.2.31 LIN_LINTD1 Register

5.13.2.31.1 LIN_LINTD1 Register (Offset = 78h) [reset = 0h]

The LINTD1 register contains the upper 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

Return to [Summary Table](#)

Table 5-1608. Instance Table

Instance Name	Physical Address
LIN0	5240 0078h
LIN1	5240 1078h
LIN2	5240 2078h

Figure 5-796. LIN_LINTD1 Name Register

31	30	29	28	27	26	25	24
TD4							
R/W							
0h							
23	22	21	20	19	18	17	16
TD5							
R/W							
0h							
15	14	13	12	11	10	9	8
TD6							
R/W							
0h							
7	6	5	4	3	2	1	0
TD7							
R/W							
0h							

Table 5-1609. LIN_LINTD1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	TD4	R/W	0h	8-bit Transmit Buffer 4. Byte 4 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
23:16	TD5	R/W	0h	8-bit Transmit Buffer 5. Byte 5 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
15:8	TD6	R/W	0h	8-bit Transmit Buffer 6. Byte 6 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
7:0	TD7	R/W	0h	8-bit Transmit Buffer 7. Byte 7 to be transmitted is written into this register and then copied to SCITXSHF for transmission.

5.13.2.32 LIN_MBRSR Register

5.13.2.32.1 LIN_MBRSR Register (Offset = 7Ch) [reset = DACH]

The MBRSR register is used to configure the expected maximum baud rate of the LIN network.

Return to [Summary Table](#)

Table 5-1610. Instance Table

Instance Name	Physical Address
LIN0	5240 007Ch
LIN1	5240 107Ch
LIN2	5240 207Ch

Figure 5-797. LIN_MBRSR Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1				MBR			
R				R/W			
0h				DACH			
7	6	5	4	3	2	1	0
MBR							
R/W							
DACH							

Table 5-1611. LIN_MBRSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED_1	R	0h	Reserved
12:0	MBR	R/W	DACH	<p>Maximum Baud Rate Prescaler.</p> <p>This field is effective in LIN mode only. This 13-bit prescaler is used during the synchronization phase [see the "Header Reception and Adaptive Baudrate" section] of a target module if the ADAPT bit is set. In this way, a SCI/LIN target using an automatic or select bit rate modes detects any LIN bus legal rate automatically.</p> <p>The MBR value should be programmed to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise a s 0x00 data byte could mistakenly be detected as sync break.</p> <p>The default value is for a 70MHz LINCLK [0xDAC].</p> <p>This MBR prescaler is used by the wake-up and idle time counters for a constant expiration time relative to a 20kHz rate.</p>

5.13.2.33 LIN_RESERVED_1_J Register

5.13.2.33.1 LIN_RESERVED_1_J Register (Offset = 80h) [reset = 0h]

tbd.

Return to [Summary Table](#)

Table 5-1612. Instance Table

Instance Name	Physical Address
LIN0	5240 0080h + formula
LIN1	5240 1080h + formula
LIN2	5240 2080h + formula

Figure 5-798. LIN_RESERVED_1_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1613. LIN_RESERVED_1_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.13.2.34 LIN_IODFTCTRL Register

5.13.2.34.1 LIN_IODFTCTRL Register (Offset = 90h) [reset = 500h]

The IODFTCTRL register is used to emulate various error and test conditions.

Return to [Summary Table](#)

Table 5-1614. Instance Table

Instance Name	Physical Address
LIN0	5240 0090h
LIN1	5240 1090h
LIN2	5240 2090h

Figure 5-799. LIN_IODFTCTRL Name Register

31		30		29		28		27		26		25		24																	
BERRENA		PBERRENA		CERRENA		ISFERRENA		RESERVED_4		FERRENA		PERRENA		BRKDTERR A																	
R/W		R/W		R/W		R/W		R		R/W		R/W		R/W																	
0h		0h		0h		0h		0h		0h		0h		0h																	
23				22				21				20				19				18				17				16			
RESERVED_3								PINSAMPLEMASK								TXSHIFT															
R/W								R/W								R/W															
0h								0h								0h															
15				14				13				12				11				10				9				8			
RESERVED_2								IODFTENA																							
R								R/W																							
0h								5h																							
7				6				5				4				3				2				1				0			
RESERVED_1								LPBENA				RXPENA																			
R								R/W				R/W																			
0h								0h				0h																			

Table 5-1615. LIN_IODFTCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	BERRENA	R/W	0h	Bit Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Bit error. When this bit is set, the bit received is ORed with 1 and passed to the Bit monitor circuitry.
30	PBERRENA	R/W	0h	Physical Bus Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Physical Bus Error. When this bit is set, the bit received during Sync Break field transmission is ORed with 1 and passed to the Bit monitor circuitry.
29	CERRENA	R/W	0h	Checksum Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a checksum error. When this bit is set, the polarity of the CTYPE [checksum type] in the receive checksum calculator is changed so that a checksum error is generated.
28	ISFERRENA	R/W	0h	Inconsistent Sync Field Error Enable bit. This bit is effective in LIN mode only. This bit is used to create an ISF error. When this bit is set, the bit widths in the sync field are varied so that the ISF check fails and the error flag is set.
27	RESERVED_4	R	0h	Reserved

Table 5-1615. LIN_IODFTCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26	FERRENA	R/W	0h	This bit is used to create a Frame Error. This bit is effective in SCI-compatible mode only. When this bit is set, the stop bit received is ANDed with '0' and passed to the stop bit check circuitry.
25	PERRENA	R/W	0h	Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create a Parity Error. When this bit is set, in compatible mode, the parity bit received is toggled so that a parity error occurs.
24	BRKDTERRRENA	R/W	0h	Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create BRKDT error [SCI mode only]. When this bit is set, the stop bit of the frame is ANDed with '0' and passed to the RSM so that a frame error occurs. Then the RX Pin is forced to continuous low for 10 Tbits so that a BRKDT error occurs.
23:21	RESERVED_3	R/W	0h	Reserved
20:19	PINSAMPLEMASK	R/W	0h	Pin sample mask. These bits define the sample number at which the TX Pin value that is being transmitted will be inverted to verify the receive pin samples correctly with the majority detection circuitry. Note: During IODFT mode testing for the pin sample mask, the prescaler P must be programmed to be greater than 2. 0 No Mask 1 Invert the TX Pin value at TBIT_CENTER 2 Invert the TX Pin value at TBIT_CENTER + SCLK 3 Invert the TX Pin value at TBIT_CENTER + 2 SCLK
18:16	TXSHIFT	R/W	0h	Transmit shift. These bits define the delay by which the value on LINTX is delayed so that the value on LINRX is asynchronous. [Not applicable to Start Bit] 0 No Delay 1 Delay by 1 SCLK 2 Delay by 2 SCLK 3 Delay by 3 SCLK 4 Delay by 4 SCLK 5 Delay by 5 SCLK 6 Delay by 6 SCLK 7 Delay by 7 SCLK
15:12	RESERVED_2	R	0h	Reserved
11:8	IODFTENA	R/W	5h	IO DFT Enable Key This field is used to enable the IODFT mode of the SCI/LIN module for testing. 0 IODFT is disabled 1 IODFT is disabled 2 IODFT is disabled 3 IODFT is disabled 4 IODFT is disabled 5 IODFT is disabled 6 IODFT is disabled 7 IODFT is disabled 8 IODFT is disabled 9 IODFT is disabled 10 IODFT is enabled 11 IODFT is disabled 12 IODFT is disabled 13 IODFT is disabled 14 IODFT is disabled 15 IODFT is disabled
7:2	RESERVED_1	R	0h	Reserved

Table 5-1615. LIN_IODFTCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	LPBENA	R/W	0h	<p>Module loopback enable. In analog loopback mode the complete communication path through the I/Os can be tested, whereas in digital loopback mode the I/O buffers are excluded from this path.</p> <p>0 Digital loopback is enabled. 1 Analog loopback is enabled in module I/O DFT mode (when IODFTENA = 1010)</p>
0	RXPENA	R/W	0h	<p>Module Analog loopback through receive pin enable. This bit defines whether the I/O buffers for the transmit or the receive pin are included in the communication path in analog loopback mode only.</p> <p>0 Analog loopback through the transmit pin is enabled. 1 Analog loopback through the receive pin is enabled.</p>

5.13.2.35 LIN_RESERVED_2_J Register

5.13.2.35.1 LIN_RESERVED_2_J Register (Offset = 94h) [reset = 0h]

tbd.

Return to [Summary Table](#)

Table 5-1616. Instance Table

Instance Name	Physical Address
LIN0	5240 0094h + formula
LIN1	5240 1094h + formula
LIN2	5240 2094h + formula

Figure 5-800. LIN_RESERVED_2_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-1617. LIN_RESERVED_2_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.13.2.36 LIN_LIN_GLB_INT_EN Register

5.13.2.36.1 LIN_LIN_GLB_INT_EN Register (Offset = E0h) [reset = 0h]

The LIN_GLB_INT_EN register is used to enable the INT0 and INT1 interrupt lines to propagate to the PIE block.

Return to [Summary Table](#)

Table 5-1618. Instance Table

Instance Name	Physical Address
LIN0	5240 00E0h
LIN1	5240 10E0h
LIN2	5240 20E0h

Figure 5-801. LIN_LIN_GLB_INT_EN Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						GLBINT1_EN	GLBINT0_EN
R						R/W	R/W
0h						0h	0h

Table 5-1619. LIN_LIN_GLB_INT_EN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED_1	R	0h	Reserved
1	GLBINT1_EN	R/W	0h	Global Interrupt Enable for LIN INT1. This bit determines whether the INT1 interrupt line generates an interrupt to the VIM or not 0 LIN INT1 line does not generate an interrupt to the PIE. 1 LIN INT1 line generates an interrupt to the PIE if an enabled interrupt condition occurs.
0	GLBINT0_EN	R/W	0h	Global Interrupt Enable for LIN INT0. This bit determines whether the INT0 interrupt line generates an interrupt to the VIM or not. 0 LIN INT0 line does not generate an interrupt to the PIE. 1 LIN INT0 line generates an interrupt to the PIE if an enabled interrupt condition occurs.

5.13.2.37 LIN_LIN_GLB_INT_FLG Register

5.13.2.37.1 LIN_LIN_GLB_INT_FLG Register (Offset = E4h) [reset = 0h]

The LIN_GLB_INT_FLG register contains the current status of the INT0 and INT1 flags.

Return to [Summary Table](#)

Table 5-1620. Instance Table

Instance Name	Physical Address
LIN0	5240 00E4h
LIN1	5240 10E4h
LIN2	5240 20E4h

Figure 5-802. LIN_LIN_GLB_INT_FLG Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						INT1_FLG	INT0_FLG
R						R	R
0h						0h	0h

Table 5-1621. LIN_LIN_GLB_INT_FLG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED_1	R	0h	Reserved
1	INT1_FLG	R	0h	Global Interrupt Flag for LIN INT1. This bit indicates if an interrupt was generated to the VIM due to an enabled interrupt on the INT1 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by Writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. 0 No interrupt is active on the INT1 line. 1 An interrupt was generated due to an enabled interrupt on the INT1 interrupt line.
0	INT0_FLG	R	0h	Global Interrupt Flag for LIN INT0. This bit indicates if an interrupt was generated to the VIM due to an enabled interrupt on the INT0 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by Writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. 0 No interrupt is active on the INT0 line. 1 An interrupt was generated due to an enabled interrupt on the INT0 interrupt line.

5.13.2.38 LIN_LIN_GLB_INT_CLR Register

5.13.2.38.1 LIN_LIN_GLB_INT_CLR Register (Offset = E8h) [reset = 0h]

The LIN_GLB_INT_CLR register is used to clear the interrupt flags in LIN_GLB_INT_FLG register.

Return to [Summary Table](#)

Table 5-1622. Instance Table

Instance Name	Physical Address
LIN0	5240 00E8h
LIN1	5240 10E8h
LIN2	5240 20E8h

Figure 5-803. LIN_LIN_GLB_INT_CLR Name Register

31	30	29	28	27	26	25	24
RESERVED_1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_1						INT1_FLG_CLR	INT0_FLG_CLR
R						R/W1TC	R/W1TC
0h						0h	0h

Table 5-1623. LIN_LIN_GLB_INT_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED_1	R	0h	Reserved
1	INT1_FLG_CLR	R/W1TC	0h	Global Interrupt flag clear for LIN INT1. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT1_FLG bit. Writing 0 has no effect.
0	INT0_FLG_CLR	R/W1TC	0h	Global Interrupt flag clear for LIN INT0. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT0_FLG bit. Writing 0 has no effect.

5.14 MSS_MBOX

MSS_MBOX

5.14.1 MSS_MBOX Summaries

MSS_MBOX Summaries

Table 5-1624. MSS_MBOX Registers, Base Address=7200 0000h, Length=16384

Offset	Length	Register Name	MSS_MBOX0 Physical Address
0h	32	MSS_MBOX_START	7200 0000h
3FFCh	32	MSS_MBOX_END	7200 3FFCh

5.14.2 MSS_MBOX Registers

MSS_MBOX Registers

5.14.2.1 MSS_MBOX_START Register

5.14.2.1.1 MSS_MBOX_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 5-1625. Instance Table

Instance Name	Physical Address
MSS_MBOX0	7200 0000h

Figure 5-804. MSS_MBOX_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 5-1626. MSS_MBOX_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	Memory start address

5.14.2.2 MSS_MBOX_END Register

5.14.2.2.1 MSS_MBOX_END Register (Offset = 3FFCh) [reset = 0h]

Return to [Summary Table](#)

Table 5-1627. Instance Table

Instance Name	Physical Address
MSS_MBOX0	7200 3FFCh

Figure 5-805. MSS_MBOX_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 5-1628. MSS_MBOX_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	L2 Memory end address

5.15 MCAN

MCAN

5.15.1 MCAN Summaries

MCAN Summaries

Table 5-1629. MSG_RAM Registers, Base Address=5260 0000h, Length=32768

Offset	Length	Register Name	MCAN0 Physical Address	MCAN1 Physical Address
0h	32	MSG_RAM_START	5260 0000h	5261 0000h
10FFCh	32	MSG_RAM_END	5261 0FFCh	5262 0FFCh

Table 5-1630. CFG Registers, Base Address=5260 8000h, Length=1024

Offset	Length	Register Name	MCAN0 Physical Address	MCAN1 Physical Address
0h	32	CFG_SS_PID	5260 8000h	5261 8000h
4h	32	CFG_SS_CTRL	5260 8004h	5261 8004h
8h	32	CFG_SS_STAT	5260 8008h	5261 8008h
Ch	32	CFG_SS_ICS	5260 800Ch	5261 800Ch
10h	32	CFG_SS_IRS	5260 8010h	5261 8010h
14h	32	CFG_SS_IECS	5260 8014h	5261 8014h
18h	32	CFG_SS_IE	5260 8018h	5261 8018h
1Ch	32	CFG_SS_IES	5260 801Ch	5261 801Ch
20h	32	CFG_SS_EOI	5260 8020h	5261 8020h
24h	32	CFG_SS_EXT_TS_PS	5260 8024h	5261 8024h
28h	32	CFG_SS_EXT_TS_USIC	5260 8028h	5261 8028h
200h	32	CFG_CREL	5260 8200h	5261 8200h
204h	32	CFG_ENDN	5260 8204h	5261 8204h
208h	32	CFG_CUST	5260 8208h	5261 8208h
20Ch	32	CFG_DBTP	5260 820Ch	5261 820Ch
210h	32	CFG_TEST	5260 8210h	5261 8210h
214h	32	CFG_RWD	5260 8214h	5261 8214h
218h	32	CFG_CCCR	5260 8218h	5261 8218h
21Ch	32	CFG_NBTP	5260 821Ch	5261 821Ch
220h	32	CFG_TSCC	5260 8220h	5261 8220h
224h	32	CFG_TSCV	5260 8224h	5261 8224h
228h	32	CFG_TOCC	5260 8228h	5261 8228h
22Ch	32	CFG_TOCV	5260 822Ch	5261 822Ch
240h	32	CFG_ECR	5260 8240h	5261 8240h
244h	32	CFG_PSR	5260 8244h	5261 8244h
248h	32	CFG_TDCR	5260 8248h	5261 8248h
250h	32	CFG_IR	5260 8250h	5261 8250h
254h	32	CFG_IE	5260 8254h	5261 8254h
258h	32	CFG_ILS	5260 8258h	5261 8258h
25Ch	32	CFG_ILE	5260 825Ch	5261 825Ch
280h	32	CFG_GFC	5260 8280h	5261 8280h
284h	32	CFG_SIDFC	5260 8284h	5261 8284h
288h	32	CFG_XIDFC	5260 8288h	5261 8288h
290h	32	CFG_XIDAM	5260 8290h	5261 8290h

Table 5-1630. CFG Registers, Base Address=5260 8000h, Length=1024 (continued)

Offset	Length	Register Name	MCAN0 Physical Address	MCAN1 Physical Address
294h	32	CFG_HPMS	5260 8294h	5261 8294h
298h	32	CFG_NDAT1	5260 8298h	5261 8298h
29Ch	32	CFG_NDAT2	5260 829Ch	5261 829Ch
2A0h	32	CFG_RXF0C	5260 82A0h	5261 82A0h
2A4h	32	CFG_RXF0S	5260 82A4h	5261 82A4h
2A8h	32	CFG_RXF0A	5260 82A8h	5261 82A8h
2ACh	32	CFG_RXBC	5260 82ACh	5261 82ACh
2B0h	32	CFG_RXF1C	5260 82B0h	5261 82B0h
2B4h	32	CFG_RXF1S	5260 82B4h	5261 82B4h
2B8h	32	CFG_RXF1A	5260 82B8h	5261 82B8h
2BCh	32	CFG_RXESC	5260 82BCh	5261 82BCh
2C0h	32	CFG_TXBC	5260 82C0h	5261 82C0h
2C4h	32	CFG_TXFQS	5260 82C4h	5261 82C4h
2C8h	32	CFG_TXESC	5260 82C8h	5261 82C8h
2CCh	32	CFG_TXBRP	5260 82CCh	5261 82CCh
2D0h	32	CFG_TXBAR	5260 82D0h	5261 82D0h
2D4h	32	CFG_TXBCR	5260 82D4h	5261 82D4h
2D8h	32	CFG_TXBTO	5260 82D8h	5261 82D8h
2DCh	32	CFG_TXBCF	5260 82DCh	5261 82DCh
2E0h	32	CFG_TXBTIE	5260 82E0h	5261 82E0h
2E4h	32	CFG_TXBCIE	5260 82E4h	5261 82E4h
2F0h	32	CFG_TXEFC	5260 82F0h	5261 82F0h
2F4h	32	CFG_TXEFS	5260 82F4h	5261 82F4h
2F8h	32	CFG_TXEFA	5260 82F8h	5261 82F8h

Table 5-1631. ECC Registers, Base Address=5270 0000h, Length=1024

Offset	Length	Register Name	MCAN0 Physical Address	MCAN1 Physical Address
0h	32	ECC_REV	5270 0000h	5270 1000h
8h	32	ECC_VECTOR	5270 0008h	5270 1008h
Ch	32	ECC_STAT	5270 000Ch	5270 100Ch
14h	32	ECC_CTRL	5270 0014h	5270 1014h
18h	32	ECC_ERR_CTRL1	5270 0018h	5270 1018h
1Ch	32	ECC_ERR_CTRL2	5270 001Ch	5270 101Ch
20h	32	ECC_ERR_STAT1	5270 0020h	5270 1020h
24h	32	ECC_ERR_STAT2	5270 0024h	5270 1024h
28h	32	ECC_ERR_STAT3	5270 0028h	5270 1028h
3Ch	32	ECC_SEC_EOI_REG	5270 003Ch	5270 103Ch
40h	32	ECC_SEC_STATUS_REG0	5270 0040h	5270 1040h
80h	32	ECC_SEC_ENABLE_SET_REG0	5270 0080h	5270 1080h
C0h	32	ECC_SEC_ENABLE_CLR_REG0	5270 00C0h	5270 10C0h
13Ch	32	ECC_DED_EOI_REG	5270 013Ch	5270 113Ch
140h	32	ECC_DED_STATUS_REG0	5270 0140h	5270 1140h
180h	32	ECC_DED_ENABLE_SET_REG0	5270 0180h	5270 1180h
1C0h	32	ECC_DED_ENABLE_CLR_REG0	5270 01C0h	5270 11C0h
200h	32	ECC_AGGR_ENABLE_SET	5270 0200h	5270 1200h
204h	32	ECC_AGGR_ENABLE_CLR	5270 0204h	5270 1204h

Table 5-1631. ECC Registers, Base Address=5270 0000h, Length=1024 (continued)

Offset	Length	Register Name	MCAN0 Physical Address	MCAN1 Physical Address
208h	32	ECC_AGGR_STATUS_SET	5270 0208h	5270 1208h
20Ch	32	ECC_AGGR_STATUS_CLR	5270 020Ch	5270 120Ch

5.15.2 MCAN Registers

MCAN Registers

5.15.2.1 MSG_RAM_START Register

5.15.2.1.1 MSG_RAM_START Register (Offset = 0h) [reset = 0h]

START.

Return to [Summary Table](#)

Table 5-1632. Instance Table

Instance Name	Physical Address
MCAN0	5260 0000h
MCAN1	5261 0000h

Figure 5-806. MSG_RAM_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 5-1633. MSG_RAM_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	MCAN message mem Start address

5.15.2.2 MSG_RAM_END Register

5.15.2.2.1 MSG_RAM_END Register (Offset = 10FFCh) [reset = 0h]

END.

Return to [Summary Table](#)

Table 5-1634. Instance Table

Instance Name	Physical Address
MCAN0	5261 0FFCh
MCAN1	5262 0FFCh

Figure 5-807. MSG_RAM_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 5-1635. MSG_RAM_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	MCAN message mem End address

5.15.2.3 CFG_SS_PID Register

5.15.2.3.1 CFG_SS_PID Register (Offset = 0h) [reset = 68E05901h]

Revision Register. The Revision Register contains the major and minor revisions for the MCANSS.

Return to [Summary Table](#)

Table 5-1636. Instance Table

Instance Name	Physical Address
MCAN0	5260 8000h
MCAN1	5261 8000h

Figure 5-808. CFG_SS_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		8E0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
8E0h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
Bh				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		1h					

Table 5-1637. CFG_SS_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	PID register scheme
29:28	BU	R	2h	Business Unit: 10 = Processors
27:16	MODULE_ID	R	8E0h	Module ID
15:11	RTL	R	Bh	RTL revision. Will vary depending on release.
10:8	MAJOR	R	1h	Major revision
7:6	CUSTOM	R	0h	Custom
5:0	MINOR	R	1h	Minor revision

5.15.2.4 CFG_SS_CTRL Register

5.15.2.4.1 CFG_SS_CTRL Register (Offset = 4h) [reset = 8h]

Control Register. The Control Register contains general control bits for the MCANSS.

Return to [Summary Table](#)

Table 5-1638. Instance Table

Instance Name	Physical Address
MCAN0	5260 8004h
MCAN1	5261 8004h

Figure 5-809. CFG_SS_CTRL Name Register

31	30	29	28	27	26	25	24
NU0							
R							
0h							
23	22	21	20	19	18	17	16
NU0							
R							
0h							
15	14	13	12	11	10	9	8
NU0							
R							
0h							
7	6	5	4	3	2	1	0
NU0	EXT_TS_CNTR_EN	AUTOWAKEUP	WAKEUPREGEN	DBGSUSP_FREE	NU		
R	R/W	R/W	R/W	R/W	R		
0h	0h	0h	0h	1h	0h		

Table 5-1639. CFG_SS_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	NU0	R	0h	Reserved
6	EXT_TS_CNTR_EN	R/W	0h	External TimeStamp Counter Enable
5	AUTOWAKEUP	R/W	0h	Automatic Wakeup Enable
4	WAKEUPREGEN	R/W	0h	Wakeup Request Enable
3	DBGSUSP_FREE	R/W	1h	0-Honor Debug Suspend, 1-Disregard debug suspend
2:0	NU	R	0h	Reserved

5.15.2.5 CFG_SS_STAT Register

5.15.2.5.1 CFG_SS_STAT Register (Offset = 8h) [reset = 6h]

Status Register. The Status Register provides general status bits for the MCANSS.

Return to [Summary Table](#)

Table 5-1640. Instance Table

Instance Name	Physical Address
MCAN0	5260 8008h
MCAN1	5261 8008h

Figure 5-810. CFG_SS_STAT Name Register

31	30	29	28	27	26	25	24
NU1							
NU1							
0h							
23	22	21	20	19	18	17	16
NU1							
NU1							
0h							
15	14	13	12	11	10	9	8
NU1							
NU1							
0h							
7	6	5	4	3	2	1	0
NU1					EN_FDOE	MMI_DONE	NU
NU1					R	R	R
0h					1h	1h	0h

Table 5-1641. CFG_SS_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	NU1	NU1	0h	Reserved
2	EN_FDOE	R	1h	Enable FD configuration. Reflects the value of mcanss_enable_fdoe configuration port
1	MMI_DONE	R	1h	0:Memory Initialization is in progress, 1:Memory Initialization Done
0	NU	R	0h	Reserved

5.15.2.6 CFG_SS_ICS Register

5.15.2.6.1 CFG_SS_ICS Register (Offset = Ch) [reset = 0h]

Interrupt Clear Shadow Register. Write 1 to clear interrupt bits.

Return to [Summary Table](#)

Table 5-1642. Instance Table

Instance Name	Physical Address
MCAN0	5260 800Ch
MCAN1	5261 800Ch

Figure 5-811. CFG_SS_ICS Name Register

31	30	29	28	27	26	25	24
NU2							
NU2							
0h							
23	22	21	20	19	18	17	16
NU2							
NU2							
0h							
15	14	13	12	11	10	9	8
NU2							
NU2							
0h							
7	6	5	4	3	2	1	0
NU2							ICS
NU2							W
0h							0h

Table 5-1643. CFG_SS_ICS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU2	NU2	0h	Reserved
0	ICS	W	0h	This bit contains the External TimeStamp Counter Overflow Interrupt status. Write '1' to clear bits. [ICS - Interrupt Clear Shadow Register]

5.15.2.7 CFG_SS_IRS Register

5.15.2.7.1 CFG_SS_IRS Register (Offset = 10h) [reset = 0h]

Interrupt Raw Status Register. Write 1 to set interrupt bits.

Return to [Summary Table](#)

Table 5-1644. Instance Table

Instance Name	Physical Address
MCAN0	5260 8010h
MCAN1	5261 8010h

Figure 5-812. CFG_SS_IRS Name Register

31	30	29	28	27	26	25	24
NU3							
R							
0h							
23	22	21	20	19	18	17	16
NU3							
R							
0h							
15	14	13	12	11	10	9	8
NU3							
R							
0h							
7	6	5	4	3	2	1	0
NU3							IRS
R							R
0h							0h

Table 5-1645. CFG_SS_IRS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU3	R	0h	Reserved
0	IRS	R	0h	External TimeStamp Counter Overflow Interrupt status. Read raw interrupt status. [IRS - Interrupt Raw Status Register]

5.15.2.8 CFG_SS_IECS Register

5.15.2.8.1 CFG_SS_IECS Register (Offset = 14h) [reset = 0h]

Interrupt Enable Clear Shadow Register. Write 1 to clear interrupt enable bits.

Return to [Summary Table](#)

Table 5-1646. Instance Table

Instance Name	Physical Address
MCAN0	5260 8014h
MCAN1	5261 8014h

Figure 5-813. CFG_SS_IECS Name Register

31	30	29	28	27	26	25	24
NU4							
R							
0h							
23	22	21	20	19	18	17	16
NU4							
R							
0h							
15	14	13	12	11	10	9	8
NU4							
R							
0h							
7	6	5	4	3	2	1	0
NU4							IECS
R							W
0h							0h

Table 5-1647. CFG_SS_IECS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU4	R	0h	Reserved
0	IECS	W	0h	External TimeStamp Counter Overflow Interrupt. Write '1' to clear bits. [IECS - Interrupt Enable Clear Shadow Register]

5.15.2.9 CFG_SS_IE Register

5.15.2.9.1 CFG_SS_IE Register (Offset = 18h) [reset = 0h]

Interrupt Enable Register. Write 1 to set interrupt bits.

Return to [Summary Table](#)

Table 5-1648. Instance Table

Instance Name	Physical Address
MCAN0	5260 8018h
MCAN1	5261 8018h

Figure 5-814. CFG_SS_IE Name Register

31	30	29	28	27	26	25	24
NU5							
R							
0h							
23	22	21	20	19	18	17	16
NU5							
R							
0h							
15	14	13	12	11	10	9	8
NU5							
R							
0h							
7	6	5	4	3	2	1	0
NU5							IE
R							R/W
0h							0h

Table 5-1649. CFG_SS_IE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU5	R	0h	Reserved
0	IE	R/W	0h	External TimeStamp Counter Overflow Interrupt. Write '1' to set interrupt enable. Read returns interrupt enable. [IE - Interrupt Enable Register]

5.15.2.10 CFG_SS_IES Register

5.15.2.10.1 CFG_SS_IES Register (Offset = 1Ch) [reset = 0h]

Interrupt Enable Status Register. Read enabled interrupts.

Return to [Summary Table](#)

Table 5-1650. Instance Table

Instance Name	Physical Address
MCAN0	5260 801Ch
MCAN1	5261 801Ch

Figure 5-815. CFG_SS_IES Name Register

31	30	29	28	27	26	25	24
NU6							
R							
0h							
23	22	21	20	19	18	17	16
NU6							
R							
0h							
15	14	13	12	11	10	9	8
NU6							
R							
0h							
7	6	5	4	3	2	1	0
NU6							IES
R							R
0h							0h

Table 5-1651. CFG_SS_IES Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU6	R	0h	Reserved
0	IES	R	0h	External TimeStamp Counter Overflow Interrupt. Read Enabled Interrupts. [IES - Interrupt Enable Status]

5.15.2.11 CFG_SS_EOI Register

5.15.2.11.1 CFG_SS_EOI Register (Offset = 20h) [reset = 0h]

End Of Interrupt (EOI) Register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. For level interrupt signals the EOI register is not functional and must not be used.

Return to [Summary Table](#)

Table 5-1652. Instance Table

Instance Name	Physical Address
MCAN0	5260 8020h
MCAN1	5261 8020h

Figure 5-816. CFG_SS_EOI Name Register

31	30	29	28	27	26	25	24
NU7							
R							
0h							
23	22	21	20	19	18	17	16
NU7							
R							
0h							
15	14	13	12	11	10	9	8
NU7							
R							
0h							
7	6	5	4	3	2	1	0
EOI							
W							
0h							

Table 5-1653. CFG_SS_EOI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	NU7	R	0h	Reserved
7:0	EOI	W	0h	Write with bit position of targeted interrupt. [E.g. Ext TS is bit 0]. Upon write, level interrupt will clear and if unserviced interrupt counter > 1 will issue another pulse interrupt. Field values: 8'h00: EOI value for External TS interrupt 8'h01: EOI value for mcan[0] interrupt 8'h02: EOI value for mcan[1] interrupt All other values are not applicable [EOI - End Of Interrupt]

5.15.2.12 CFG_SS_EXT_TS_PS Register

5.15.2.12.1 CFG_SS_EXT_TS_PS Register (Offset = 24h) [reset = 0h]

External Timestamp Prescaler Register.

Return to [Summary Table](#)

Table 5-1654. Instance Table

Instance Name	Physical Address
MCAN0	5260 8024h
MCAN1	5261 8024h

Figure 5-817. CFG_SS_EXT_TS_PS Name Register

31	30	29	28	27	26	25	24
NU8							
R							
0h							
23	22	21	20	19	18	17	16
PRESCALE							
R/W							
0h							
15	14	13	12	11	10	9	8
PRESCALE							
R/W							
0h							
7	6	5	4	3	2	1	0
PRESCALE							
R/W							
0h							

Table 5-1655. CFG_SS_EXT_TS_PS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	NU8	R	0h	Reserved
23:0	PRESCALE	R/W	0h	External Timestamp Prescaler reload value. External Timestamp count rate is host clock rate divided by this value with one exception: a value of 0 has the same effect as 1 .

5.15.2.13 CFG_SS_EXT_TS_USIC Register
5.15.2.13.1 CFG_SS_EXT_TS_USIC Register (Offset = 28h) [reset = 0h]

External Timestamp Unserviced Interrupts Counter Register.

 Return to [Summary Table](#)
Table 5-1656. Instance Table

Instance Name	Physical Address
MCAN0	5260 8028h
MCAN1	5261 8028h

Figure 5-818. CFG_SS_EXT_TS_USIC Name Register

31	30	29	28	27	26	25	24
NU9							
R							
0h							
23	22	21	20	19	18	17	16
NU9							
R							
0h							
15	14	13	12	11	10	9	8
NU9							
R							
0h							
7	6	5	4	3	2	1	0
NU9				EXT_TS_INTR_CNTR			
R				R			
0h				0h			

Table 5-1657. CFG_SS_EXT_TS_USIC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	NU9	R	0h	Reserved
4:0	EXT_TS_INTR_CNTR	R	0h	Number of unserviced rollover interrupts. If >1 an EOI write will issue another pulse interrupt [EXT_TS_USIC - External Timestamp Unserviced Interrupts Counter]

5.15.2.14 CFG_CREL Register

5.15.2.14.1 CFG_CREL Register (Offset = 200h) [reset = 32380608h]

Core Release Register. Release dependent constant (version + date).

Return to [Summary Table](#)

Table 5-1658. Instance Table

Instance Name	Physical Address
MCAN0	5260 8200h
MCAN1	5261 8200h

Figure 5-819. CFG_CREL Name Register

31	30	29	28	27	26	25	24
REL				STEP			
R				R			
3h				2h			
23	22	21	20	19	18	17	16
SUBSTEP				YEAR			
R				R			
3h				8h			
15	14	13	12	11	10	9	8
MON							
R							
6h							
7	6	5	4	3	2	1	0
DAY							
R							
8h							

Table 5-1659. CFG_CREL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	REL	R	3h	Core Release
27:24	STEP	R	2h	Step of Core Release
23:20	SUBSTEP	R	3h	Sub-Step of Core Release
19:16	YEAR	R	8h	Time Stamp Year
15:8	MON	R	6h	Time Stamp Month
7:0	DAY	R	8h	Time Stamp Day

5.15.2.15 CFG_ENDN Register

5.15.2.15.1 CFG_ENDN Register (Offset = 204h) [reset = 87654321h]

Endian Register. Constant 8765 4321h.

Return to [Summary Table](#)

Table 5-1660. Instance Table

Instance Name	Physical Address
MCAN0	5260 8204h
MCAN1	5261 8204h

Figure 5-820. CFG_ENDN Name Register

31	30	29	28	27	26	25	24
ETV							
R							
87654321h							
23	22	21	20	19	18	17	16
ETV							
R							
87654321h							
15	14	13	12	11	10	9	8
ETV							
R							
87654321h							
7	6	5	4	3	2	1	0
ETV							
R							
87654321h							

Table 5-1661. CFG_ENDN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ETV	R	87654321h	Endianess test value

5.15.2.16 CFG_CUST Register

5.15.2.16.1 CFG_CUST Register (Offset = 208h) [reset = 0h]

Custom Register.

Return to [Summary Table](#)

Table 5-1662. Instance Table

Instance Name	Physical Address
MCAN0	5260 8208h
MCAN1	5261 8208h

Figure 5-821. CFG_CUST Name Register

31	30	29	28	27	26	25	24
CUST							
R							
0h							
23	22	21	20	19	18	17	16
CUST							
R							
0h							
15	14	13	12	11	10	9	8
CUST							
R							
0h							
7	6	5	4	3	2	1	0
CUST							
R							
0h							

Table 5-1663. CFG_CUST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CUST	R	0h	Custom

5.15.2.17 CFG_DBTP Register

5.15.2.17.1 CFG_DBTP Register (Offset = 20Ch) [reset = A33h]

Data Bit Timing & Prescaler Register.

Configuration of data phase bit timing, transmitter delay compensation enable. This register is only writable if the MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set. The CAN bit time may be programmed in the range of 4 to 49 time quanta. The CAN time quantum may be programmed in the range of 1 to 32 MCAN functional clock periods. $tq = (MCAN_DBTP[20-16] DBRP + 1) mtq$ (minimum time quantum = CAN clock period (MCAN functional clock)). The MCAN_DBTP[12-8] DTSEG1 field is the sum of Prop_Seg and Phase_Seg1. The MCAN_DBTP[7-4] DTSEG2 field is Phase_Seg2. Therefore the length of the bit time is (programmed values) $[MCAN_DBTP[12-8] DTSEG1 + MCAN_DBTP[7-4] DTSEG2 + 3] tq$ or (functional values) $[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq$. The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

Note: With a CAN clock (MCAN functional clock) of 8 MHz, the reset value of 0000 0A33h configures the MCAN module for a data phase bit rate of 500 kbit/s.

Note: The bit rate configured for the CAN FD data phase via the MCAN_DBTP register must be higher or equal to the bit rate configured for the arbitration phase via the MCAN_DBTP register.

Return to [Summary Table](#)

Table 5-1664. Instance Table

Instance Name	Physical Address
MCAN0	5260 820Ch
MCAN1	5261 820Ch

Figure 5-822. CFG_DBTP Name Register

31	30	29	28	27	26	25	24
NU13							
R							
0h							
23	22	21	20	19	18	17	16
TDC	NU12			DBRP			
R/W	R			R/W			
0h	0h			0h			
15	14	13	12	11	10	9	8
NU11				DTSEG1			
R				R/W			
0h				Ah			
7	6	5	4	3	2	1	0
DTSEG2				DSJW			
R/W				R/W			
3h				3h			

Table 5-1665. CFG_DBTP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	NU13	R	0h	Reserved
23	TDC	R/W	0h	Transmitter Delay Compensation 1'b0 = Transmitter Delay Compensation disabled 1'b1 = Transmitter Delay Compensation enabled
22:21	NU12	R	0h	Reserved

Table 5-1665. CFG_DBTP Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20:16	DBRP	R/W	0h	Data Baud Rate Prescaler The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
15:13	NU11	R	0h	Reserved
12:8	DTSEG1	R/W	Ah	Data time segment before sample point. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
7:4	DTSEG2	R/W	3h	Data time segment after sample point. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
3:0	DSJW	R/W	3h	Data resynchronization Jump Width. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

5.15.2.18 CFG_TEST Register

5.15.2.18.1 CFG_TEST Register (Offset = 210h) [reset = 0h]

Test Register. Test mode selection. Write access to the MCAN_TEST register has to be enabled by setting the MCAN_CCCR[7] TEST bit.

Return to [Summary Table](#)

Table 5-1666. Instance Table

Instance Name	Physical Address
MCAN0	5260 8210h
MCAN1	5261 8210h

Figure 5-823. CFG_TEST Name Register

31	30	29	28	27	26	25	24
NU15							
R							
0h							
23	22	21	20	19	18	17	16
NU15							
R							
0h							
15	14	13	12	11	10	9	8
NU15							
R							
0h							
7	6	5	4	3	2	1	0
RX	TX		LBCK	NU14			
R	R/W		R/W	R			
0h	0h		0h	0h			

Table 5-1667. CFG_TEST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	NU15	R	0h	Reserved
7	RX	R	0h	Receive Pin Monitors the actual value of the MCAN RX pin 1'b0 = The CAN bus is dominant 1'b1 = The CAN bus is recessive
6:5	TX	R/W	0h	Control of Transmit Pin 2'b00 = Reset value, the MCAN TX pin controlled by the CAN Core, updated at the end of the CAN bit time 2'b01 = Sample Point can be monitored at the MCAN TX pin 2'b10 = Dominant ('0') level at the MCAN TX pin 2'b11 = Recessive ('1') at the MCAN TX pin
4	LBCK	R/W	0h	Loop Back Mode 1'b0 = Reset value, Loopback Mode is disabled 1'b1 = Loopback Mode is enabled(see Test Modes)
3:0	NU14	R	0h	Reserved

5.15.2.19 CFG_RWD Register

5.15.2.19.1 CFG_RWD Register (Offset = 214h) [reset = 0h]

RAM Watchdog. Monitors the READY output of the Message RAM.

Return to [Summary Table](#)

Table 5-1668. Instance Table

Instance Name	Physical Address
MCAN0	5260 8214h
MCAN1	5261 8214h

Figure 5-824. CFG_RWD Name Register

31	30	29	28	27	26	25	24
NU16							
R							
0h							
23	22	21	20	19	18	17	16
NU16							
R							
0h							
15	14	13	12	11	10	9	8
WDV							
R							
0h							
7	6	5	4	3	2	1	0
WDC							
R/W							
0h							

Table 5-1669. CFG_RWD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU16	R	0h	Reserved
15:8	WDV	R	0h	Watchdog Value Actual Message RAM Watchdog Counter Value.
7:0	WDC	R/W	0h	Watchdog Counter Value Start value of the Message RAM Watchdog Counter. With the reset value of 8'h0 the counter is disabled.

5.15.2.20 CFG_CCCR Register
5.15.2.20.1 CFG_CCCR Register (Offset = 218h) [reset = 1h]

CC Control Register. Operation mode configuration.

 Return to [Summary Table](#)
Table 5-1670. Instance Table

Instance Name	Physical Address
MCAN0	5260 8218h
MCAN1	5261 8218h

Figure 5-825. CFG_CCCR Name Register

31	30	29	28	27	26	25	24
NU18							
R/W							
0h							
23	22	21	20	19	18	17	16
NU18							
R/W							
0h							
15	14	13	12	11	10	9	8
NU18	TXP	EFBI	PXHD	NU17		BRSE	FDOE
R/W	R/W	R/W	R/W	R		R/W	R/W
0h	0h	0h	0h	0h		0h	0h
7	6	5	4	3	2	1	0
TEST	DAR	MON	CSR	CSA	ASM	CCE	INIT
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	1h

Table 5-1671. CFG_CCCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	NU18	R/W	0h	Reserved
14	TXP	R/W	0h	Transmit Pause If this bit is set, the MCAN module pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame(see Tx Handling) . 1'b0 = Transmit pause disabled 1'b1 = Transmit pause enabled
13	EFBI	R/W	0h	Edge Filtering durign Bus Integration 1'b0 = Edge filtering disabled 1'b1 = Two consecutive dominant tq required to detect an edge for hard synchronization
12	PXHD	R/W	0h	Protocol Exception Handling Disable 1'b0 = Protocol exception handling enabled 1'b1 = Protocol exception handling disabled Note: When protocol exception handling is disabled, the MCAN module will transmit an error frame when it detects a protocol exception condition.
11:10	NU17	R	0h	Reserved
9	BRSE	R/W	0h	Bit Rate Switch Enable 1'b0 = Bit rate switching for transmissions disabled 1'b1 = Bit rate switching for transmissions enabled Note: When CAN FD operation is disabled the MCAN_CCCR[8] FDOE = 1'b0, the MCAN_CCCR[9] BRSE bit is not evaluated.

Table 5-1671. CFG_CCCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	FDOE	R/W	0h	FD Operation Enable 1'b0 = FD operation disabled 1'b1 = FD operation enabled
7	TEST	R/W	0h	Test Mode enable 1'b0 = Normal operation. The MCAN_TEST register holds reset values. 1'b1 = Test Mode. Write access to the MCAN_TEST register enabled
6	DAR	R/W	0h	Disable Automatic Regransmission 1'b0 = Automatic retransmission of messages not transmitted successfully enabled 1'b1 = Automatic retransmission disabled
5	MON	R/W	0h	Bus Monitoring Mode The MCAN_CCCR[5] MON bit can only be set by the Host CPU when both MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set to 1. The bit can be reset by the Host CPU at any time. 1'b0 = Bus Monitoring Mode is disabled 1'b1 = Bus Monitoring Mode is enabled
4	CSR	R/W	0h	Clock Stop Request 1'b0 = No clock stop is requested 1'b1 = Clock stop requested. When clock stop is requested, first the MCAN_CCCR[0] INIT bit and then the MCAN_CCCR[3] CSA bit will be set after all pending transfer requests have been completed and the CAN bus reached idle.
3	CSA	R	0h	Clock Stop Acknowledge 1'b0 = No clock stop acknowledged 1'b1 = The MCAN module may be set in power down by stopping MCAN interface clock and MCAN functional clock
2	ASM	R/W	0h	Restricted Operation Mode The MCAN_CCCR[2] ASM bit can only be set by the Host CPU when both MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set to 1. The bit can be reset by the Host CPU at any time. For a description of the Restricted Operation Mode, see Restricted Operation Mode. 1'b0 = Normal CAN operation 1'b1 = Restricted Operation Mode active
1	CCE	R/W	0h	Configuration Change Enable 1'b0 = The Host CPU has no write access to the protected configuration registers 1'b1 = The Host CPU has write access to the protected configuration registers (while the MCAN_CCCR[0] INIT = 1)
0	INIT	R/W	1h	Initialization 1'b0 = Normal Operation 1'b1 = Initialization is started Note: Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to the MCAN_CCCR[0] INIT bit can be read back. Therefore the software has to assure that the previous value written to the MCAN_CCCR[0] INIT bit has been accepted by Reading the MCAN_CCCR[0] INIT bit before setting the MCAN_CCCR[0] INIT bit to a new value.

5.15.2.21 CFG_NBTP Register
5.15.2.21.1 CFG_NBTP Register (Offset = 21Ch) [reset = 600A03h]

Nominal Bit Timing & Prescaler Register. Configuration of arbitration phase bit timing.

This register is only writable if the MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set. The CAN bit time may be programmed in the range of 4 to 385 time quanta. The CAN time quantum may be programmed in the range of 1 to 512 MCAN functional clock periods. $tq = (MCAN_NBTP[24-16] NBRP + 1) mtq$. The MCAN_NBTP[15-8] NTSEG1 field is the sum of Prop_Seg and Phase_Seg1. The MCAN_NBTP[6-0] NTSEG2 field is Phase_Seg2.

Therefore the length of the bit time is (programmed values) $[MCAN_NBTP[15-8] NTSEG1 + MCAN_NBTP[6-0] NTSEG2 + 3] tq$ or (functional values) $[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq$.

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

Return to [Summary Table](#)

Table 5-1672. Instance Table

Instance Name	Physical Address
MCAN0	5260 821Ch
MCAN1	5261 821Ch

Figure 5-826. CFG_NBTP Name Register

31	30	29	28	27	26	25	24
NSJW							NBRP
R/W							R/W
3h							0h
23	22	21	20	19	18	17	16
NBRP							
R/W							
0h							
15	14	13	12	11	10	9	8
NTSEG1							
R/W							
Ah							
7	6	5	4	3	2	1	0
NU19	NTSEG2						
R	R/W						
0h	3h						

Table 5-1673. CFG_NBTP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	NSJW	R/W	3h	Nominal Resynchronization Jump Width
24:16	NBRP	R/W	0h	Nominal Baud Rate Prescaler
15:8	NTSEG1	R/W	Ah	Nominal Time segment before sample point
7	NU19	R	0h	Reserved
6:0	NTSEG2	R/W	3h	Nominal Time segment after sample point

5.15.2.22 CFG_TSCC Register

5.15.2.22.1 CFG_TSCC Register (Offset = 220h) [reset = 0h]

Timestamp Counter Configuration. Timestamp counter prescaler setting, selection of internal/external timestamp vector.

Return to [Summary Table](#)

Table 5-1674. Instance Table

Instance Name	Physical Address
MCAN0	5260 8220h
MCAN1	5261 8220h

Figure 5-827. CFG_TSCC Name Register

31	30	29	28	27	26	25	24
NU21							
R							
0h							
23	22	21	20	19	18	17	16
NU21				TCP			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
NU20							
R							
0h							
7	6	5	4	3	2	1	0
NU20						TSS	
R						R/W	
0h						0h	

Table 5-1675. CFG_TSCC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	NU21	R	0h	Reserved
19:16	TCP	R/W	0h	Timestamp Counter Prescaler Configures the timestamp and timeout counters time unit in multiples of CAN bit times [1-16]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Note: With CAN FD an external counter is required for timestamp generation. MCAN_TSCC[1-0] TSS = 2'b10
15:2	NU20	R	0h	Reserved
1:0	TSS	R/W	0h	Timestamp Select 2'b00 = Timestamp counter value always 0 2'b01 = Timestamp counter value incremented according to the MCAN_TSCC[19-16] TCP field 2'b10 = External timestamp counter value used 2'b11 = Same as 2'b00

5.15.2.23 CFG_TSCV Register
5.15.2.23.1 CFG_TSCV Register (Offset = 224h) [reset = 0h]

Timestamp Counter Value.

 Return to [Summary Table](#)
Table 5-1676. Instance Table

Instance Name	Physical Address
MCAN0	5260 8224h
MCAN1	5261 8224h

Figure 5-828. CFG_TSCV Name Register

31	30	29	28	27	26	25	24
NU22							
R							
0h							
23	22	21	20	19	18	17	16
NU22							
R							
0h							
15	14	13	12	11	10	9	8
TSC							
R/W							
0h							
7	6	5	4	3	2	1	0
TSC							
R/W							
0h							

Table 5-1677. CFG_TSCV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU22	R	0h	Reserved
15:0	TSC	R/W	0h	Timestamp Counter The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When the MCAN_TSCC[1-0] TSS = 2'b01, the Timestamp Counter is incremented in multiples of CAN bit times [1-16] depending on the configuration of the MCAN_TSCC[19-16] TCP field. A wrap around sets interrupt flag MCAN_IR[16] TSW. Write access resets the counter to zero. When the MCAN_TSCC[1-0] TSS = 2'b10, the MCAN_TSCV[15-0] TSC field reflects the external Timestamp Counter value. A write access has no impact. Note: A 'wrap around' is a change of the Timestamp Counter value from non-zero to zero not caused by write access to the MCAN_TSCV register.

5.15.2.24 CFG_TOCC Register

5.15.2.24.1 CFG_TOCC Register (Offset = 228h) [reset = FFFF0000h]

Timeout Counter Configuration

Configuration of timeout period, selection of timeout counter operation mode.

Return to [Summary Table](#)

Table 5-1678. Instance Table

Instance Name	Physical Address
MCAN0	5260 8228h
MCAN1	5261 8228h

Figure 5-829. CFG_TOCC Name Register

31	30	29	28	27	26	25	24	
TOP								
R/W								
FFFFh								
23	22	21	20	19	18	17	16	
TOP								
R/W								
FFFFh								
15	14	13	12	11	10	9	8	
NU23								
R								
0h								
7	6	5	4	3	2	1	0	
NU23						TOS		ETOC
R						R/W		R/W
0h						0h		0h

Table 5-1679. CFG_TOCC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TOP	R/W	FFFFh	Timeout Period Start value of the Timeout Counter (down-counter). Configures the Timeout Period.
15:3	NU23	R	0h	Reserved
2:1	TOS	R/W	0h	Timeout Select When operating in Continuous mode, a write to the MCAN_TOCV[15-0] TOC field presets the counter to the value configured by the MCAN_TOCC[31-16] TOP field and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by the MCAN_TOCC[31-16] TOP field. Down-counting is started when the first FIFO element is stored. 2'b00 = Continuous operation 2'b01 = Timeout controlled by Tx Event FIFO 2'b10 = Timeout controlled by Rx FIFO 0 2'b11 = Timeout controlled by Rx FIFO 1
0	ETOC	R/W	0h	Enable Timeout Counter 1'b0 = Timeout Counter disabled 1'b1 = Timeout Counter enabled

5.15.2.25 CFG_TOCV Register
5.15.2.25.1 CFG_TOCV Register (Offset = 22Ch) [reset = FFFFh]

Timeout Counter Value. Read/reset timeout counter.

 Return to [Summary Table](#)
Table 5-1680. Instance Table

Instance Name	Physical Address
MCAN0	5260 822Ch
MCAN1	5261 822Ch

Figure 5-830. CFG_TOCV Name Register

31	30	29	28	27	26	25	24
NU24							
R							
0h							
23	22	21	20	19	18	17	16
NU24							
R							
0h							
15	14	13	12	11	10	9	8
TOC							
R/W							
FFFFh							
7	6	5	4	3	2	1	0
TOC							
R/W							
FFFFh							

Table 5-1681. CFG_TOCV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU24	R	0h	Reserved
15:0	TOC	R/W	FFFFh	Timeout Counter The Timeout Counter is decremented in multiples of CAN bit times [1-16] depending on the configuration of the MCAN_TSCC[19-16] TCP field. When decremented to zero, interrupt flag MCAN_IR[18] TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via the MCAN_TOCC[2-1] TOS field.

5.15.2.26 CFG_ECR Register

5.15.2.26.1 CFG_ECR Register (Offset = 240h) [reset = 0h]

Error Counter Register. State of Rx/Tx Error counter, CAN error logging.

Return to [Summary Table](#)

Table 5-1682. Instance Table

Instance Name	Physical Address
MCAN0	5260 8240h
MCAN1	5261 8240h

Figure 5-831. CFG_ECR Name Register

31	30	29	28	27	26	25	24	
NU25								
R								
0h								
23	22	21	20	19	18	17	16	
CEL								
R								
0h								
15	14	13	12	11	10	9	8	
RP							REC	
R							R	
0h							0h	
7	6	5	4	3	2	1	0	
TEC								
R								
0h								

Table 5-1683. CFG_ECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	NU25	R	0h	Reserved
23:16	CEL	R	0h	CAN Error Logging The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to the MCAN_ECR[23-16] CEL field. The counter stops at FFh; the next increment of the MCAN_ECR[7-0] TEC or MCAN_ECR[14-8] REC fields sets interrupt flag MCAN_IR[22] ELO.
15	RP	R	0h	Recieve Error Passive 1'b0 = The Receive Error Counter is below the error passive level of 128 1'b1 = The Receive Error Counter has reached the error passive level of 128
14:8	REC	R	0h	Recieve Error Counter Actual state of the Receive Error Counter, values between 0 and 127.
7:0	TEC	R	0h	Transmit Error Counter Actual state of the Transmit Error Counter, values between 0 and 255. Note: When the MCAN_CCCR[2] ASM bit is set, the CAN protocol controller does not increment the MCAN_ECR[7-0] TEC and MCAN_ECR[14-8] REC fields when a CAN protocol error is detected, but the MCAN_ECR[23-16] CEL field is still incremented.

5.15.2.27 CFG_PSR Register

5.15.2.27.1 CFG_PSR Register (Offset = 244h) [reset = 707h]

Protocol Status Register. CAN protocol controller status, transmitter delay compensation value.

Return to [Summary Table](#)

Table 5-1684. Instance Table

Instance Name	Physical Address
MCAN0	5260 8244h
MCAN1	5261 8244h

Figure 5-832. CFG_PSR Name Register

31	30	29	28	27	26	25	24
NU27							
R							
0h							
23	22	21	20	19	18	17	16
NU27	TDCV						
R	R						
0h	0h						
15	14	13	12	11	10	9	8
NU26	PXE	RFDF	RBRS	RESI	DLEC		
R	R	R	R	R	R		
0h	0h	0h	0h	0h	7h		
7	6	5	4	3	2	1	0
BO	EW	EP	ACT		LEC		
R	R	R	R		R		
0h	0h	0h	0h		7h		

Table 5-1685. CFG_PSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:23	NU27	R	0h	Reserved
22:16	TDCV	R	0h	Transmitter Delay Compensation Value Position of the secondary sample point, defined by the sum of the measured delay from the MCAN TX to MCAN RX pins and the MCAN_TDCR[14-8] TDCO field. The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq.
15	NU26	R	0h	Reserved
14	PXE	R	0h	Protocol Exception Event 1'b0 = No protocol exception event occurred since last read access 1'b1 = Protocol exception event occurred
13	RFDF	R	0h	Received a CAN FD Message This bit is set independent of acceptance filtering. 1'b0 = Since this bit was reset by the Host CPU, no CAN FD message has been received 1'b1 = Message in CAN FD format with FDF flag set has been received
12	RBRS	R	0h	BRS flag of last received CAN FD Message This bit is set together with the MCAN_PSR[13] RFDF bit, independent of acceptance filtering. 1'b0 = Last received CAN FD message did not have its BRS flag set 1'b1 = Last received CAN FD message had its BRS flag set

Table 5-1685. CFG_PSR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11	RESI	R	0h	ESI flag of last recieved CAN FD Message This bit is set together with the MCAN_PSR[13] RFDF bit, independent of acceptance filtering. 1'b0 = Last received CAN FD message did not have its ESI flag set 1'b1 = Last received CAN FD message had its ESI flag set
10:8	DLEC	R	7h	Data Phase Last Error Code Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for the MCAN_PSR[2-0] LEC field. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error.
7	BO	R	0h	Bus_Off status 1'b0 = The MCAN module is not Bus_Off 1'b1 = The MCAN module is in Bus_Off state
6	EW	R	0h	Warning Status 1'b0 = Both error counters are below the Error_Warning limit of 96 1'b1 = At least one of error counter has reached the Error_Warning limit of 96
5	EP	R	0h	Error Passive 1'b0 = The MCAN module is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected 1'b1 = The MCAN module is in the Error_Passive state
4:3	ACT	R	0h	Activity Monitors the module's CAN communication state. 2'b00 = Synchronizing - node is synchronizing on CAN communication 2'b01 = Idle - node is neither receiver nor transmitter 2'b10 = Receiver - node is operating as receiver 2'b11 = Transmitter - node is operating as transmitter Note: ACT is set to 0 by a Protocol Exception Event.

Table 5-1685. CFG_PSR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	LEC	R	7h	<p>Last Error Code</p> <p>The MCAN_PSR[2-0] LEC field indicates the type of the last error to occur on the CAN bus. This field will be cleared to 0h when a message has been transferred (reception or transmission) without error.</p> <p>3'b000 = No Error: No error occurred since the MCAN_PSR[2-0] LEC field has been reset by successful reception or transmission.</p> <p>3'b001 = Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.</p> <p>3'b010 = Form Error: A fixed format part of a received frame has the wrong format.</p> <p>3'b011 = AckError: The message transmitted by the MCAN module was not acknowledged by another node.</p> <p>3'b100 = Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.</p> <p>3'b101 = Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value 0), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the Host CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).</p> <p>3'b110 = CRCErrror: The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.</p> <p>3'b111 = NoChange: Any read access to the Protocol Status Register re-initializes the MCAN_PSR[2-0] LEC field to 3'b111. When the MCAN_PSR[2-0] LEC field shows the value 3'b111, no CAN bus event was detected since the last Host CPU read access to the Protocol Status Register.</p> <p>Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in the MCAN_PSR[10-8] DLEC field instead of the MCAN_PSR[2-0] LEC field. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error.</p>

5.15.2.28 CFG_TDCR Register

5.15.2.28.1 CFG_TDCR Register (Offset = 248h) [reset = 0h]

Transmitter Delay Comensation Register. Configuration of transmitter delay compensation offset and filter window length.

Return to [Summary Table](#)

Table 5-1686. Instance Table

Instance Name	Physical Address
MCAN0	5260 8248h
MCAN1	5261 8248h

Figure 5-833. CFG_TDCR Name Register

31	30	29	28	27	26	25	24	
NU29								
R								
0h								
23	22	21	20	19	18	17	16	
NU29								
R								
0h								
15	14	13	12	11	10	9	8	
NU29							TDCO	
R							R/W	
0h							0h	
7	6	5	4	3	2	1	0	
NU28							TDCF	
R							R/W	
0h							0h	

Table 5-1687. CFG_TDCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:15	NU29	R	0h	Reserved
14:8	TDCO	R/W	0h	Transmitter Delay Compensation Offset Offset value defining the distance between the measured delay from the MCAN RX and MCAN TX pins and the secondary sample point. Valid values are 0 to 127 mtq (0h7Fh).
7	NU28	R	0h	Reserved
6:0	TDCF	R/W	0h	Transmitter Delay Compensation Filter Window Length Defines the minimum value for the SSP position, dominant edges on the MCAN RX pin that would result in an earlier SSP position are ignored for transmitter delay measurement. The feature is enabled when the MCAN_TDCR[6-0] TDCF field is configured to a value greater than the MCAN_TDCR[14-8] TDCO field. Valid values are 0 to 127 mtq

5.15.2.29 CFG_IR Register

5.15.2.29.1 CFG_IR Register (Offset = 250h) [reset = 0h]

Interrupt Register. The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the Host CPU clears them. A flag is cleared by writing a 1h to the corresponding bit position. Writing a 0h has no effect.

Return to [Summary Table](#)

Table 5-1688. Instance Table

Instance Name	Physical Address
MCAN0	5260 8250h
MCAN1	5261 8250h

Figure 5-834. CFG_IR Name Register

31	30	29	28	27	26	25	24
NU30		ARA	PED	PEA	WDI	BO	EW
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
EP	ELO	BEU	BEC	DRX	TOO	MRAF	TSW
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
TEFL	TEFF	TEFW	TEFN	TFE	TCF	TC	HPM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RF1L	RF1F	RF1W	RF1N	RF0L	RF0F	RF0W	RF0N
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1689. CFG_IR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	NU30	R	0h	Reserved
29	ARA	R/W	0h	Access to Reserved Address
28	PED	R/W	0h	Protocol Error in data Phase
27	PEA	R/W	0h	Protocol Error in Arbitration Phase
26	WDI	R/W	0h	Watchdog Interrupt
25	BO	R/W	0h	Bus_Off Status
24	EW	R/W	0h	Warning Status
23	EP	R/W	0h	Error Passive
22	ELO	R/W	0h	Error Logging Overflow
21	BEU	R/W	0h	Bit Error Uncorrected
20	BEC	R/W	0h	Bit Error Corrected
19	DRX	R/W	0h	Message stored to Dedicated Rx Buffer
18	TOO	R/W	0h	Timeout Occurred

Table 5-1689. CFG_IR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	MRAF	R/W	0h	<p>Message RAM Access Failure</p> <p>The flag is set, when the Rx Handler:</p> <ul style="list-style-type: none"> i. has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message. ii. was not able to write a message to the Message RAM. In this case message storage is aborted. <p>In both cases the FIFO put index is not updated respectively the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location.</p> <p>The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN module is switched into Restricted Operation Mode (see Restricted Operation Mode). To leave Restricted Operation Mode, the Host CPU has to reset the MCAN_CCCR[2] ASM bit.</p> <p>1'b0 = No Message RAM access failure occurred 1'b1 = Message RAM access failure occurred</p>
16	TSW	R/W	0h	Timestamp Wraparound
15	TEFL	R/W	0h	Tx Event FIFO Element Lost
14	TEFF	R/W	0h	Tx Event FIFO Full
13	TEFW	R/W	0h	Tx Event FIFO Watermark Reached
12	TEFN	R/W	0h	Tx Event FIFO New Entry
11	TFE	R/W	0h	Tx FIFO Empty
10	TCF	R/W	0h	Transmission Cancellation Finished
9	TC	R/W	0h	Transmission Complete
8	HPM	R/W	0h	High Priority Message
7	RF1L	R/W	0h	Rx FIFO 1 Message Lost
6	RF1F	R/W	0h	Rx FIFO 1 Full
5	RF1W	R/W	0h	Rx FIFO 1 Watermark Reached
4	RF1N	R/W	0h	Rx FIFO 1 New Message
3	RF0L	R/W	0h	Rx FIFO 0 Message Lost
2	RF0F	R/W	0h	Rx FIFO 0 Full
1	RF0W	R/W	0h	Rx FIFO 0 Watermark Reached
0	RF0N	R/W	0h	Rx FIFO 0 New Message

5.15.2.30 CFG_IE Register

5.15.2.30.1 CFG_IE Register (Offset = 254h) [reset = 0h]

Interrupt Enable Register. The settings in the Interrupt Enable register determine which status changes in the MCAN_IR register are signalled on an interrupt line.

Return to [Summary Table](#)

Table 5-1690. Instance Table

Instance Name	Physical Address
MCAN0	5260 8254h
MCAN1	5261 8254h

Figure 5-835. CFG_IE Name Register

31	30	29	28	27	26	25	24
NU31		ARAE	PEDE	PEAE	WDIE	BOE	EWE
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
EPE	ELOE	BEUE	BECE	DRX	TOOE	MRAFE	TSWE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
TEFLE	TEFFE	TEFWE	TEFNE	TFEE	TCFE	TCE	HPME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RF1LE	RF1FE	RF1WE	RF1NE	RF0LE	RF0FE	RF0WE	RF0NE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1691. CFG_IE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	NU31	R	0h	Reserved
29	ARAE	R/W	0h	Access to Reserve Address Interrupt Enable
28	PEDE	R/W	0h	Protocol Error in Data Phase Interrupt Enable
27	PEAE	R/W	0h	Protocol Error in Arbitration Phase Interrupt Enable
26	WDIE	R/W	0h	Watchdog Interrupt Enable
25	BOE	R/W	0h	Bus_Off Status Interrupt Enable
24	EWE	R/W	0h	Warning Status Interrupt Enable
23	EPE	R/W	0h	Error Passive Interrupt Enable
22	ELOE	R/W	0h	Error Logging Overflow Interrupt Enable
21	BEUE	R/W	0h	Bit Error Uncorrected Interrupt Enable
20	BECE	R/W	0h	Bit Error Corrected Interrupt Enable
19	DRX	R/W	0h	Message stored to Dedicated Rx Buffer Interrupt Enable
18	TOOE	R/W	0h	Timeout Occurred Interrupt Enable
17	MRAFE	R/W	0h	Message RAM Access Failure Interrupt Enable
16	TSWE	R/W	0h	Timestamp Wraparound Interrupt Enable
15	TEFLE	R/W	0h	Tx Event FIFO Event Lost Interrupt Enable
14	TEFFE	R/W	0h	Tx Event FIFO Full Interrupt Enable
13	TEFWE	R/W	0h	Tx Event FIFO Watermark Reached Interrupt enable

Table 5-1691. CFG_IE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	TEFNE	R/W	0h	Tx Event FIFO New Entry Interrupt Enable
11	TFEE	R/W	0h	Tx FIFO Empty Interrupt Enable
10	TCFE	R/W	0h	Transmission Cancellation Finished Interrupt Enable
9	TCE	R/W	0h	Transmission Completed Interrupt Enable
8	HPME	R/W	0h	High Priority message Interrupt Enable
7	RF1LE	R/W	0h	Rx FIFO 1 Message Lost Interrupt Enable
6	RF1FE	R/W	0h	Rx FIFO 1 Full Interrupt Enable
5	RF1WE	R/W	0h	Rx FIFO 1 Watermark Reached Interrupt Enable
4	RF1NE	R/W	0h	Rx FIFO 1 New Message Interrupt Enable
3	RF0LE	R/W	0h	Rx FIFO 0 Message Lost Interrupt Enable
2	RF0FE	R/W	0h	Rx FIFO 0 Full Interrupt Enable
1	RF0WE	R/W	0h	Rx FIFO 0 Watermark Reached Interrupt Enable
0	RF0NE	R/W	0h	Rx FIFO 0 New Message Interrupt Enable

5.15.2.31 CFG_ILS Register
5.15.2.31.1 CFG_ILS Register (Offset = 258h) [reset = 0h]

Interrupt line select. The Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the MCAN_IR register to one of the two module interrupt lines. For assigning interrupt to INT0, write 0 to corresponding bit field and for assigning interrupt to INT1, write 1 to corresponding bit field.

Return to [Summary Table](#)

Table 5-1692. Instance Table

Instance Name	Physical Address
MCAN0	5260 8258h
MCAN1	5261 8258h

Figure 5-836. CFG_ILS Name Register

31	30	29	28	27	26	25	24
NU32		ARAL	PEDL	PEAL	WDIL	BOL	EWL
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
EPL	ELOL	BEUL	BECL	DRXL	TOOL	MRAFL	TSWL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
TEFLL	TEFFL	TEFWL	TEFNL	TFEL	TCFL	TCL	HPML
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RF1LL	RF1FL	RF1WL	RF1NL	RF0LL	RF0FL	RF0WL	RF0NL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1693. CFG_ILS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	NU32	R	0h	Reserved
29	ARAL	R/W	0h	Access to Reserve Address Interrupt Line
28	PEDL	R/W	0h	Protocol Error in Data Phase Interrupt Line
27	PEAL	R/W	0h	Protocol Error in Arbitration Phase Interrupt Line
26	WDIL	R/W	0h	Watchdog Interrupt Line
25	BOL	R/W	0h	Bus_Off Status Interrupt Line
24	EWL	R/W	0h	Warning Status Interrupt Line
23	EPL	R/W	0h	Error Passive Interrupt Line
22	ELOL	R/W	0h	Error Logging Overflow Interrupt Line
21	BEUL	R/W	0h	Bit Error Uncorrected Interrupt Line
20	BECL	R/W	0h	Bit Error Corrected Interrupt Line
19	DRXL	R/W	0h	Message stored to Dedicated Rx Buffer Interrupt Line
18	TOOL	R/W	0h	Timeout Occurred Interrupt Line
17	MRAFL	R/W	0h	Message RAM Access Failure Interrupt Line
16	TSWL	R/W	0h	Timestamp Wraparound Interrupt Line
15	TEFLL	R/W	0h	Tx Event FIFO Event Lost Interrupt Line
14	TEFFL	R/W	0h	Tx Event FIFO Full Interrupt Line

Table 5-1693. CFG_ILS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	TEFWL	R/W	0h	Tx Event FIFO Watermark Reached Interrupt Line
12	TEFNL	R/W	0h	Tx Event FIFO New Entry Interrupt Line
11	TFEL	R/W	0h	Tx FIFO Empty Interrupt Line
10	TCFL	R/W	0h	Transmission Cancellation Finished Interrupt Line
9	TCL	R/W	0h	Transmission Completed Interrupt Line
8	HPML	R/W	0h	High Priority message Interrupt Line
7	RF1LL	R/W	0h	Rx FIFO 1 Message Lost Interrupt Line
6	RF1FL	R/W	0h	Rx FIFO 1 Full Interrupt Line
5	RF1WL	R/W	0h	Rx FIFO 1 Watermark Reached Interrupt Line
4	RF1NL	R/W	0h	Rx FIFO 1 New Message Interrupt Line
3	RF0LL	R/W	0h	Rx FIFO 0 Message Lost Interrupt Line
2	RF0FL	R/W	0h	Rx FIFO 0 Full Interrupt Line
1	RF0WL	R/W	0h	Rx FIFO 0 Watermark Reached Interrupt Line
0	RF0NL	R/W	0h	Rx FIFO 0 New Message Interrupt Line

5.15.2.32 CFG_ILE Register
5.15.2.32.1 CFG_ILE Register (Offset = 25Ch) [reset = 0h]

Interrupt line enable Register. Enable/Disable interrupt lines INT0/INT1.

Return to [Summary Table](#)

Table 5-1694. Instance Table

Instance Name	Physical Address
MCAN0	5260 825Ch
MCAN1	5261 825Ch

Figure 5-837. CFG_ILE Name Register

31	30	29	28	27	26	25	24
NU33							
R							
0h							
23	22	21	20	19	18	17	16
NU33							
R							
0h							
15	14	13	12	11	10	9	8
NU33							
R							
0h							
7	6	5	4	3	2	1	0
NU33						EINT1	EINT0
R						R/W	R/W
0h						0h	0h

Table 5-1695. CFG_ILE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU33	R	0h	Reserved
1	EINT1	R/W	0h	Enable Interrupt Line 1
0	EINT0	R/W	0h	Enable Interrupt Line 0

5.15.2.33 CFG_GFC Register

5.15.2.33.1 CFG_GFC Register (Offset = 280h) [reset = 0h]

Global Filter Configuration. Handling of non-matching frames and remote frames. Global settings for Message ID filtering. The MCAN_GFC register controls the filter path for standard and extended messages.

Return to [Summary Table](#)

Table 5-1696. Instance Table

Instance Name	Physical Address
MCAN0	5260 8280h
MCAN1	5261 8280h

Figure 5-838. CFG_GFC Name Register

31	30	29	28	27	26	25	24
NU34							
R							
0h							
23	22	21	20	19	18	17	16
NU34							
R							
0h							
15	14	13	12	11	10	9	8
NU34							
R							
0h							
7	6	5	4	3	2	1	0
NU34		ANFS		ANFE		RRFS	RRFE
R		R/W		R/W		R/W	R/W
0h		0h		0h		0h	0h

Table 5-1697. CFG_GFC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	NU34	R	0h	Reserved
5:4	ANFS	R/W	0h	Accept Non-matching Frames Standard Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. 2'b00 = Accept in Rx FIFO 0 2'b01 = Accept in Rx FIFO 1 2'b10 = Reject 2'b11 = Reject
3:2	ANFE	R/W	0h	Accept Non-matching Frames Extended Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. 2'b00 = Accept in Rx FIFO 0 2'b01 = Accept in Rx FIFO 1 2'b10 = Reject 2'b11 = Reject
1	RRFS	R/W	0h	Reject Remote Frames Standard 1'b0 = Filter remote frames with 11-bit standard IDs 1'b1 = Reject all remote frames with 11-bit standard IDs
0	RRFE	R/W	0h	Reject Remote Frames Extended 1'b0 = Filter remote frames with 29-bit extended IDs 1'b1 = Reject all remote frames with 29-bit extended IDs

5.15.2.34 CFG_SIDFC Register

5.15.2.34.1 CFG_SIDFC Register (Offset = 284h) [reset = 0h]

Standard ID Filter Configuration. Settings for 11-bit standard Message ID filtering. The Standard ID Filter Configuration controls the filter path for standard messages.

Return to [Summary Table](#)

Table 5-1698. Instance Table

Instance Name	Physical Address
MCAN0	5260 8284h
MCAN1	5261 8284h

Figure 5-839. CFG_SIDFC Name Register

31	30	29	28	27	26	25	24
NU36							
R							
0h							
23	22	21	20	19	18	17	16
LSS_S							
R/W							
0h							
15	14	13	12	11	10	9	8
FLSSA_S							
R/W							
0h							
7	6	5	4	3	2	1	0
FLSSA_S						NU35	
R/W						R	
0h						0h	

Table 5-1699. CFG_SIDFC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	NU36	R	0h	Reserved
23:16	LSS_S	R/W	0h	List Size Standard 8'h00 = No standard Message ID filter 8'h01-8'h80 (1-128) = Number of standard Message ID filter elements > 8'h80 (128) = Values greater than 128 are interpreted as 128
15:2	FLSSA_S	R/W	0h	Filter List Standard Start Address Start address of standard Message ID filter list (32-bit word address, see Message RAM Configuration).
1:0	NU35	R	0h	Reserved

5.15.2.35 CFG_XIDFC Register

5.15.2.35.1 CFG_XIDFC Register (Offset = 288h) [reset = 0h]

Extended ID Filter Configuration. Settings for 29-bit extended Message ID filtering. The Extended ID Filter Configuration controls the filter path for standard messages.

Return to [Summary Table](#)

Table 5-1700. Instance Table

Instance Name	Physical Address
MCAN0	5260 8288h
MCAN1	5261 8288h

Figure 5-840. CFG_XIDFC Name Register

31	30	29	28	27	26	25	24
NU38							
R							
0h							
23	22	21	20	19	18	17	16
LSS_X							
R/W							
0h							
15	14	13	12	11	10	9	8
FLSSA_X							
R/W							
0h							
7	6	5	4	3	2	1	0
FLSSA_X						NU37	
R/W						R	
0h						0h	

Table 5-1701. CFG_XIDFC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	NU38	R	0h	Reserved
23:16	LSS_X	R/W	0h	List Size Extended 8'h00 = No extended Message ID filter 8'h01-8'h40 (1-64) = Number of extended Message ID filter elements > 8'h40 (64) = Values greater than 64 are interpreted as 64
15:2	FLSSA_X	R/W	0h	Filter List Extended Start Address Start address of extended Message ID filter list (32-bit word address, see Message RAM Configuration).
1:0	NU37	R	0h	Reserved

5.15.2.36 CFG_XIDAM Register

5.15.2.36.1 CFG_XIDAM Register (Offset = 290h) [reset = 1FFFFFFFh]

Extended ID and Mask.

Return to [Summary Table](#)

Table 5-1702. Instance Table

Instance Name	Physical Address
MCAN0	5260 8290h
MCAN1	5261 8290h

Figure 5-841. CFG_XIDAM Name Register

31	30	29	28	27	26	25	24
NU39			EIDM				
R			R/W				
0h			1FFFFFFFh				
23	22	21	20	19	18	17	16
EIDM							
R/W							
1FFFFFFFh							
15	14	13	12	11	10	9	8
EIDM							
R/W							
1FFFFFFFh							
7	6	5	4	3	2	1	0
EIDM							
R/W							
1FFFFFFFh							

Table 5-1703. CFG_XIDAM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	NU39	R	0h	Reserved
28:0	EIDM	R/W	1FFFFFFFh	Extended ID Mask. For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active.

5.15.2.37 CFG_HPMS Register

5.15.2.37.1 CFG_HPMS Register (Offset = 294h) [reset = 0h]

High Priority Message Status. Status monitoring of incoming high priority messages. This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.

Return to [Summary Table](#)

Table 5-1704. Instance Table

Instance Name	Physical Address
MCAN0	5260 8294h
MCAN1	5261 8294h

Figure 5-842. CFG_HPMS Name Register

31	30	29	28	27	26	25	24		
NU40									
R									
0h									
23	22	21	20	19	18	17	16		
NU40									
R									
0h									
15	14	13	12	11	10	9	8		
FLST							FIDX		
R							R		
0h							0h		
7	6	5	4	3	2	1	0		
MSI								BIDX	
R								R	
0h								0h	

Table 5-1705. CFG_HPMS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU40	R	0h	Reserved
15	FLST	R	0h	Filter List Indicates the filter list of the matching filter element. 1'b0 = Standard Filter List 1'b1 = Extended Filter List
14:8	FIDX	R	0h	Filter Index Index of matching filter element. Range is 0 to MCAN_SIDFC[23-16] LSS - 1 respectively MCAN_XIDFC[22-16] LSE - 1.
7:6	MSI	R	0h	Message Storage Indicator 2'b00 = No FIFO selected 2'b01 = FIFO message lost 2'b10 = Message stored in FIFO 0 2'b11 = Message stored in FIFO 1
5:0	BIDX	R	0h	Buffer Index Index of Rx FIFO element to which the message was stored. Only valid when the MCAN_HPMS[7-6] MSI = 1.

5.15.2.38 CFG_NDAT1 Register

5.15.2.38.1 CFG_NDAT1 Register (Offset = 298h) [reset = 0h]

New Data 1 register. NewData flags of dedicated Rx buffers 0-31. The register holds the New Data flags of Rx Buffers 0 to 31. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host CPU clears them. Aflag is cleared by writing a 1h to the corresponding bit position. Writing a 0h has no effect. A hard reset will clear the register .

Return to [Summary Table](#)

Table 5-1706. Instance Table

Instance Name	Physical Address
MCAN0	5260 8298h
MCAN1	5261 8298h

Figure 5-843. CFG_NDAT1 Name Register

31	30	29	28	27	26	25	24
ND0_31							
R/W							
0h							
23	22	21	20	19	18	17	16
ND0_31							
R/W							
0h							
15	14	13	12	11	10	9	8
ND0_31							
R/W							
0h							
7	6	5	4	3	2	1	0
ND0_31							
R/W							
0h							

Table 5-1707. CFG_NDAT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ND0_31	R/W	0h	New Data 31-0

5.15.2.39 CFG_NDAT2 Register

5.15.2.39.1 CFG_NDAT2 Register (Offset = 29Ch) [reset = 0h]

New Data 2 register. NewData flags of dedicated Rx buffers 32-63. The register holds the New Data flags of Rx Buffers 32 to 63. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host CPU clears them. A flag is cleared by writing a 1h to the corresponding bit position. Writing a 0h has no effect. A hard reset will clear the register .

Return to [Summary Table](#)

Table 5-1708. Instance Table

Instance Name	Physical Address
MCAN0	5260 829Ch
MCAN1	5261 829Ch

Figure 5-844. CFG_NDAT2 Name Register

31	30	29	28	27	26	25	24
ND32_63							
R/W							
0h							
23	22	21	20	19	18	17	16
ND32_63							
R/W							
0h							
15	14	13	12	11	10	9	8
ND32_63							
R/W							
0h							
7	6	5	4	3	2	1	0
ND32_63							
R/W							
0h							

Table 5-1709. CFG_NDAT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ND32_63	R/W	0h	New Data 63-32

5.15.2.40 CFG_RXF0C Register

5.15.2.40.1 CFG_RXF0C Register (Offset = 2A0h) [reset = 0h]

Rx FIFO 0 Configuration register. FIFO 0 operation mode, watermark, size and start address.

Return to [Summary Table](#)

Table 5-1710. Instance Table

Instance Name	Physical Address
MCAN0	5260 82A0h
MCAN1	5261 82A0h

Figure 5-845. CFG_RXF0C Name Register

31	30	29	28	27	26	25	24
F0OM				F0WM			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
NU42_1				F0S			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
NU42				F0SA			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
		F0SA					NU41
		R/W					R
		0h					0h

Table 5-1711. CFG_RXF0C Register Field Descriptions

Bit	Field	Type	Reset	Description
31	F0OM	R/W	0h	Rx FIFO 0 Operation Mode FIFO 0 can be operated in blocking or in overwrite mode (see Rx FIFOs). 1'b0 = FIFO 0 blocking mode 1'b1 = FIFO 0 overwrite mode
30:24	F0WM	R/W	0h	Rx FIFO 0 Watermark 7'h00 = Watermark interrupt disabled 7'h01-7'h40 (1-64) = Level for Rx FIFO 0 watermark interrupt (MCAN_IR[1] RF0W) > 7'h40 (64) = Watermark interrupt disabled
23	NU42_1	R	0h	Reserved
22:16	F0S	R/W	0h	Rx FIFO 0 Size 7'h00 = No Rx FIFO 0 7'h01-7'h40 (1-64) = Number of Rx FIFO 0 elements > 7'h40 (64) = Values greater than 64 are interpreted as 64 The Rx FIFO 0 elements are indexed from 0 to MCAN_RXF0C[22-16] F0S - 1.
15	NU42	R	0h	Reserved
14:2	F0SA	R/W	0h	Rx FIFO 0 Start Address Start address of Rx FIFO 0 in Message RAM (32-bit word address, see Message RAM Configuration).
1:0	NU41	R	0h	Reserved

5.15.2.41 CFG_RXF0S Register

5.15.2.41.1 CFG_RXF0S Register (Offset = 2A4h) [reset = 0h]

Rx FIFO 0 Status register. FIFO 0 message lost/full indication, put index, get index and fill level.

Return to [Summary Table](#)

Table 5-1712. Instance Table

Instance Name	Physical Address
MCAN0	5260 82A4h
MCAN1	5261 82A4h

Figure 5-846. CFG_RXF0S Name Register

31	30	29	28	27	26	25	24
NU46						RF0L	F0F
R						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
NU45			F0PI				
R			R				
0h			0h				
15	14	13	12	11	10	9	8
NU44			F0GI				
R			R				
0h			0h				
7	6	5	4	3	2	1	0
NU43	F0FL						
R	R						
0h	0h						

Table 5-1713. CFG_RXF0S Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	NU46	R	0h	Reserved
25	RF0L	R	0h	Rx FIFO 0 Message Lost This bit is a copy of interrupt flag MCAN_IR[3] RF0L. When the MCAN_IR[3] RF0L flag is reset, this bit is also reset. 1'b0 = No Rx FIFO 0 message lost 1'b1 = Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Note: OverWriting the oldest message when the MCAN_RXF0C[31] F0OM = 1'b1 will not set this flag.
24	F0F	R	0h	Rx FIFO 0 Full
23:22	NU45	R	0h	Reserved
21:16	F0PI	R	0h	Rx FIFO 0 Put Index
15:14	NU44	R	0h	Reserved
13:8	F0GI	R	0h	Rx FIFO 0 Get Index
7	NU43	R	0h	Reserved
6:0	F0FL	R	0h	Rx FIFO 0 Fill Level

5.15.2.42 CFG_RXF0A Register
5.15.2.42.1 CFG_RXF0A Register (Offset = 2A8h) [reset = 0h]

Rx FIFO 0 Acknowledge register. FIFO 0 acknowledge last index of read buffers, updates get index and fill level.

Return to [Summary Table](#)

Table 5-1714. Instance Table

Instance Name	Physical Address
MCAN0	5260 82A8h
MCAN1	5261 82A8h

Figure 5-847. CFG_RXF0A Name Register

31	30	29	28	27	26	25	24
NU47							
R							
0h							
23	22	21	20	19	18	17	16
NU47							
R							
0h							
15	14	13	12	11	10	9	8
NU47							
R							
0h							
7	6	5	4	3	2	1	0
NU47				FOAI			
R				R/W			
0h				0h			

Table 5-1715. CFG_RXF0A Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	NU47	R	0h	Reserved
5:0	FOAI	R/W	0h	Rx FIFO 0 Acknowledge Index After the Host CPU has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to the MCAN_RXF0A[5-0] FOAI field. This will set the Rx FIFO 0 Get Index MCAN_RXF0S[13-8] F0GI field to the MCAN_RXF0A[5-0] FOAI field + 1 and update the FIFO 0 Fill Level MCAN_RXF0S[6-0] F0FL field.

5.15.2.43 CFG_RXBC Register

5.15.2.43.1 CFG_RXBC Register (Offset = 2ACh) [reset = 0h]

Rx Buffer Configuration register. Start address of Rx buffer section.

Return to [Summary Table](#)

Table 5-1716. Instance Table

Instance Name	Physical Address
MCAN0	5260 82ACh
MCAN1	5261 82ACh

Figure 5-848. CFG_RXBC Name Register

31	30	29	28	27	26	25	24
NU49							
R							
0h							
23	22	21	20	19	18	17	16
NU49							
R							
0h							
15	14	13	12	11	10	9	8
RBSA							
R/W							
0h							
7	6	5	4	3	2	1	0
RBSA						NU48	
R/W						R	
0h						0h	

Table 5-1717. CFG_RXBC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NU49	R	0h	Reserved
15:2	RBSA	R/W	0h	Rx Buffer Start Address
1:0	NU48	R	0h	Reserved

5.15.2.44 CFG_RXF1C Register
5.15.2.44.1 CFG_RXF1C Register (Offset = 2B0h) [reset = 0h]

Rx FIFO 1 Configuration register. FIFO 1 operation mode, watermark, size and start address.

 Return to [Summary Table](#)
Table 5-1718. Instance Table

Instance Name	Physical Address
MCAN0	5260 82B0h
MCAN1	5261 82B0h

Figure 5-849. CFG_RXF1C Name Register

31	30	29	28	27	26	25	24
F1OM				F1WM			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
NU50_1				F1S			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
NU50				F1SA			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
			F1SA				NU499
			R/W				R
			0h				0h

Table 5-1719. CFG_RXF1C Register Field Descriptions

Bit	Field	Type	Reset	Description
31	F1OM	R/W	0h	Rx FIFO 1 Operation Mode FIFO 1 can be operated in blocking or in overwrite mode (see Rx FIFOs). 1'b0 = FIFO 1 blocking mode 1'b1 = FIFO 1 overwrite mode
30:24	F1WM	R/W	0h	Rx FIFO 1 Watermark 7'h00 = Watermark interrupt disabled 7'h01-7'h40 (1-64) = Level for Rx FIFO 1 watermark interrupt (MCAN_IR[5] RF1W) > 7'h40 (64) = Watermark interrupt disabled
23	NU50_1	R	0h	Reserved
22:16	F1S	R/W	0h	Rx FIFO 1 Size 7'h00 = No Rx FIFO 1 7'h01-7'h40 (1-64) = Number of Rx FIFO 1 elements > 7'h40 (64) = Values greater than 64 are interpreted as 64 The Rx FIFO 1 elements are indexed from 0 to MCAN_RXF1C[22-16] F1S - 1.
15	NU50	R	0h	Reserved
14:2	F1SA	R/W	0h	Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address, see Message RAM Configuration).
1:0	NU499	R	0h	Reserved

5.15.2.45 CFG_RXF1S Register

5.15.2.45.1 CFG_RXF1S Register (Offset = 2B4h) [reset = 0h]

Rx FIFO 1 Status register. FIFO 1 message lost/full indication, put index, get index and fill level.

Return to [Summary Table](#)

Table 5-1720. Instance Table

Instance Name	Physical Address
MCAN0	5260 82B4h
MCAN1	5261 82B4h

Figure 5-850. CFG_RXF1S Name Register

31	30	29	28	27	26	25	24
NU54						RF1L	F1F
R						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
NU53			F1PI				
R			R				
0h			0h				
15	14	13	12	11	10	9	8
NU52			F1GI				
R			R				
0h			0h				
7	6	5	4	3	2	1	0
NU51		F1FL					
R		R					
0h		0h					

Table 5-1721. CFG_RXF1S Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	NU54	R	0h	Reserved
25	RF1L	R	0h	Rx FIFO 1 Message Lost This bit is a copy of interrupt flag MCAN_IR[7] RF1L. When the MCAN_IR[7] RF1L flag is reset, this bit is also reset. 1'b0 = No Rx FIFO 1 message lost 1'b1 = Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Note: OverWriting the oldest message when the MCAN_RXF1C[31] F1OM = 1'b1 will not set this flag.
24	F1F	R	0h	Rx FIFO 1 Full
23:22	NU53	R	0h	Reserved
21:16	F1PI	R	0h	Rx FIFO 1 Put Index
15:14	NU52	R	0h	Reserved
13:8	F1GI	R	0h	Rx FIFO 1 Get Index
7	NU51	R	0h	Reserved
6:0	F1FL	R	0h	Rx FIFO 1 Fill Level

5.15.2.46 CFG_RXF1A Register

5.15.2.46.1 CFG_RXF1A Register (Offset = 2B8h) [reset = 0h]

Rx FIFO 1 Acknowledge register. FIFO 1 acknowledge last index of read buffers, updates get index and fill level.

Return to [Summary Table](#)

Table 5-1722. Instance Table

Instance Name	Physical Address
MCAN0	5260 82B8h
MCAN1	5261 82B8h

Figure 5-851. CFG_RXF1A Name Register

31	30	29	28	27	26	25	24
NU55							
R							
0h							
23	22	21	20	19	18	17	16
NU55							
R							
0h							
15	14	13	12	11	10	9	8
NU55							
R							
0h							
7	6	5	4	3	2	1	0
NU55				F1AI			
R				R/W			
0h				0h			

Table 5-1723. CFG_RXF1A Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	NU55	R	0h	Reserved
5:0	F1AI	R/W	0h	Rx FIFO 1 Acknowledge Index After the Host CPU has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to the MCAN_RXF1A[5-0] F1AI field. This will set the Rx FIFO 1 Get Index MCAN_RXF1S[13-8] F1GI field to the MCAN_RXF1A[5-0] F1AI field + 1 and update the FIFO 1 Fill Level MCAN_RXF1S[6-0] F1FL field.

5.15.2.47 CFG_RXESC Register

5.15.2.47.1 CFG_RXESC Register (Offset = 2BCh) [reset = 0h]

Rx Buffer/FIFO Element Size Configuration register. Configure data field size for storage of accepted frames.

Return to [Summary Table](#)

Table 5-1724. Instance Table

Instance Name	Physical Address
MCAN0	5260 82BCh
MCAN1	5261 82BCh

Figure 5-852. CFG_RXESC Name Register

31	30	29	28	27	26	25	24
NU58							
R							
0h							
23	22	21	20	19	18	17	16
NU58							
R							
0h							
15	14	13	12	11	10	9	8
NU58				RBDS			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
NU57	F1DS			NU56	F0DS		
R	R/W			R	R/W		
0h	0h			0h	0h		

Table 5-1725. CFG_RXESC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	NU58	R	0h	Reserved
10:8	RBDS	R/W	0h	Rx Buffer data Field Size 3'b000 = 8 byte data field 3'b001 = 12 byte data field 3'b010 = 16 byte data field 3'b011 = 20 byte data field 3'b100 = 24 byte data field 3'b101 = 32 byte data field 3'b110 = 48 byte data field 3'b111 = 64 byte data field
7	NU57	R	0h	Reserved
6:4	F1DS	R/W	0h	Rx FIFO 1 Data Field Size 3'b000 = 8 byte data field 3'b001 = 12 byte data field 3'b010 = 16 byte data field 3'b011 = 20 byte data field 3'b100 = 24 byte data field 3'b101 = 32 byte data field 3'b110 = 48 byte data field 3'b111 = 64 byte data field
3	NU56	R	0h	Reserved

Table 5-1725. CFG_RXESC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	F0DS	R/W	0h	Rx FIFO 0 Data Field Size 3'b000 = 8 byte data field 3'b001 = 12 byte data field 3'b010 = 16 byte data field 3'b011 = 20 byte data field 3'b100 = 24 byte data field 3'b101 = 32 byte data field 3'b110 = 48 byte data field 3'b111 = 64 byte data field Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by the MCAN_RXESC register are stored to the Rx Buffer respectively Rx FIFO element. The rest of the frame's data field is ignored.

5.15.2.48 CFG_TXBC Register

5.15.2.48.1 CFG_TXBC Register (Offset = 2C0h) [reset = 0h]

Tx Buffer Configuration register. Configure Tx FIFO/Queue mode, Tx FIFO/Queue size, number of dedicated Tx buffers, Tx buffer start address.

Return to [Summary Table](#)

Table 5-1726. Instance Table

Instance Name	Physical Address
MCAN0	5260 82C0h
MCAN1	5261 82C0h

Figure 5-853. CFG_TXBC Name Register

31	30	29	28	27	26	25	24	
NU61	TFQM					TFQS		
R	R					R		
0h	0h					0h		
23	22	21	20	19	18	17	16	
NU60						NDTB		
R						R		
0h						0h		
15	14	13	12	11	10	9	8	
TBSA								
R								
0h								
7	6	5	4	3	2	1	0	
TBSA						NU59		
R						R		
0h						0h		

Table 5-1727. CFG_TXBC Register Field Descriptions

Bit	Field	Type	Reset	Description
31	NU61	R	0h	Reserved
30	TFQM	R	0h	Tx FIFO/Queue Mode 1'b0 = Tx FIFO operation 1'b1 = Tx Queue operation
29:24	TFQS	R	0h	Transmit FIFO/Queue Size 6'h00 = No Tx FIFO/Queue 6'b01-6'h20 (1-32) = Number of Tx Buffers used for Tx FIFO/Queue > 6'h20 (32) = Values greater than 32 are interpreted as 32
23:22	NU60	R	0h	Reserved
21:16	NDTB	R	0h	Number of Dedicated Transmit Buffers 6'h00 = No Dedicated Tx Buffers 6'h01-6'h20 (1-32) = Number of Dedicated Tx Buffers > 6'h20 (32) = Values greater than 32 are interpreted as 32
15:2	TBSA	R	0h	Tx Buffers Start Address Start address of Tx Buffers section in Message RAM (32-bit word address, see Message RAM Configuration). Note: Be aware that the sum of the MCAN_TXBC[29-24] TFQS and MCAN_TXBC[21-16] NDTB fields may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers.
1:0	NU59	R	0h	Reserved

5.15.2.49 CFG_TXFQS Register
5.15.2.49.1 CFG_TXFQS Register (Offset = 2C4h) [reset = 0h]

Tx FIFO/Queue Status register. Tx FIFO/Queue full indication and put index, Tx FIFO get index and fill level. The Tx FIFO/Queue status is related to the pending Tx requests listed in the MCAN_TXBRP register. Therefore the effect of Add/Cancellation requests may be delayed due to a running Tx scan (the MCAN_TXBRP register not yet updated).

Return to [Summary Table](#)

Table 5-1728. Instance Table

Instance Name	Physical Address
MCAN0	5260 82C4h
MCAN1	5261 82C4h

Figure 5-854. CFG_TXFQS Name Register

31	30	29	28	27	26	25	24
NU64							
R							
0h							
23	22	21	20	19	18	17	16
NU64		TFQF		TFQPI			
R		R		R			
0h		0h		0h			
15	14	13	12	11	10	9	8
NU63				TFGI			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
NU62		TFFL					
R		R					
0h		0h					

Table 5-1729. CFG_TXFQS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	NU64	R	0h	Reserved
21	TFQF	R	0h	Tx FIFO/Queue Full
20:16	TFQPI	R	0h	Tx FIFO/Queue Put Index
15:13	NU63	R	0h	Reserved
12:8	TFGI	R	0h	Tx Queue Get Index
7:6	NU62	R	0h	Reserved
5:0	TFFL	R	0h	Tx FIFO Free Level. Number of consecutive free Tx FIFO elements starting from the MCAN_TXFQS[12-8] TFGI field, range 0 to 32. Read as zero when Tx Queue operation is configured (MCAN_TXBC[30] TFQM = 1'b1). Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers.

5.15.2.50 CFG_TXESC Register

5.15.2.50.1 CFG_TXESC Register (Offset = 2C8h) [reset = 0h]

Tx Buffer Element Size Configuration register. ConfigurationConfigure data field size for frame transmission. Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes > 8 bytes are intended for CAN FD operation only.

Return to [Summary Table](#)

Table 5-1730. Instance Table

Instance Name	Physical Address
MCAN0	5260 82C8h
MCAN1	5261 82C8h

Figure 5-855. CFG_TXESC Name Register

31	30	29	28	27	26	25	24
NU65							
R							
0h							
23	22	21	20	19	18	17	16
NU65							
R							
0h							
15	14	13	12	11	10	9	8
NU65							
R							
0h							
7	6	5	4	3	2	1	0
NU65				TBDS			
R				R/W			
0h				0h			

Table 5-1731. CFG_TXESC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	NU65	R	0h	Reserved
2:0	TBDS	R/W	0h	Tx Buffer Data Field Size 3'b000 = 8 byte data field 3'b001 = 12 byte data field 3'b010 = 16 byte data field 3'b011 = 20 byte data field 3'b100 = 24 byte data field 3'b101 = 32 byte data field 3'b110 = 48 byte data field 3'b111 = 64 byte data field Note: In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size MCAN_TXESC[2-0] TBDS, the bytes not defined by the Tx Buffer are transmitted as CCh (padding bytes).

5.15.2.51 CFG_TXBRP Register

5.15.2.51.1 CFG_TXBRP Register (Offset = 2CCh) [reset = 0h]

Tx Buffer Request Pending register. PendingTx buffers with pending transmission request. Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via the MCAN_TXBAR register. The bits are reset after a requested transmission has completed or has been cancelled via the MCAN_TXBCR register. The MCAN_TXBRP bits are set only for those Tx Buffers configured via the MCAN_TXBC register. After a MCAN_TXBRP bit has been set, a Tx scan (see Tx Handling) is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).

Return to [Summary Table](#)

Table 5-1732. Instance Table

Instance Name	Physical Address
MCAN0	5260 82CCh
MCAN1	5261 82CCh

Figure 5-856. CFG_TXBRP Name Register

31	30	29	28	27	26	25	24
TRP							
R							
0h							
23	22	21	20	19	18	17	16
TRP							
R							
0h							
15	14	13	12	11	10	9	8
TRP							
R							
0h							
7	6	5	4	3	2	1	0
TRP							
R							
0h							

Table 5-1733. CFG_TXBRP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TRP	R	0h	Transmission Request Pending

5.15.2.52 CFG_TXBAR Register

5.15.2.52.1 CFG_TXBAR Register (Offset = 2D0h) [reset = 0h]

Tx Buffer Add Request register. Add transmission requests. Each Tx Buffer has its own Add Request bit. Writing 1h will set the corresponding Add Request bit; writing a 0h has no impact. This enables the Host CPU to set transmission requests for multiple Tx Buffers with one write to the MCAN_TXBAR register. The MCAN_TXBAR bits are set only for those Tx Buffers configured via the MCAN_TXBC register. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed. Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding MCAN_TXBRP bit already set), this add request is ignored.

Return to [Summary Table](#)

Table 5-1734. Instance Table

Instance Name	Physical Address
MCAN0	5260 82D0h
MCAN1	5261 82D0h

Figure 5-857. CFG_TXBAR Name Register

31	30	29	28	27	26	25	24
AR							
R/W0TC							
0h							
23	22	21	20	19	18	17	16
AR							
R/W0TC							
0h							
15	14	13	12	11	10	9	8
AR							
R/W0TC							
0h							
7	6	5	4	3	2	1	0
AR							
R/W0TC							
0h							

Table 5-1735. CFG_TXBAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	AR	R/W0TC	0h	Add request

5.15.2.53 CFG_TXBCR Register

5.15.2.53.1 CFG_TXBCR Register (Offset = 2D4h) [reset = 0h]

Tx Buffer Cancellation Request register. Request cancellation of pending transmissions. Each Tx Buffer has its own Cancellation Request bit. Writing a 1h will set the corresponding Cancellation Request bit; writing a 0h has no impact. This enables the Host CPU to set cancellation requests for multiple Tx Buffers with one write to the MCAN_TXBCR register. The MCAN_TXBCR bits are set only for those Tx Buffers configured via the MCAN_TXBC register. The bits remain set until the corresponding bit of the MCAN_TXBRP register is reset.

Return to [Summary Table](#)

Table 5-1736. Instance Table

Instance Name	Physical Address
MCAN0	5260 82D4h
MCAN1	5261 82D4h

Figure 5-858. CFG_TXBCR Name Register

31	30	29	28	27	26	25	24
CR							
R/W0TC							
0h							
23	22	21	20	19	18	17	16
CR							
R/W0TC							
0h							
15	14	13	12	11	10	9	8
CR							
R/W0TC							
0h							
7	6	5	4	3	2	1	0
CR							
R/W0TC							
0h							

Table 5-1737. CFG_TXBCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CR	R/W0TC	0h	Cancellation Request

5.15.2.54 CFG_TXBTO Register

5.15.2.54.1 CFG_TXBTO Register (Offset = 2D8h) [reset = 0h]

Tx Buffer Transmission Occurred register. Signals successful transmissions, set when corresponding MCAN_TXBRP flag is cleared. Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding MCAN_TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a 1h to the corresponding bit of register the MCAN_TXBAR register.

Return to [Summary Table](#)

Table 5-1738. Instance Table

Instance Name	Physical Address
MCAN0	5260 82D8h
MCAN1	5261 82D8h

Figure 5-859. CFG_TXBTO Name Register

31	30	29	28	27	26	25	24
TO							
R							
0h							
23	22	21	20	19	18	17	16
TO							
R							
0h							
15	14	13	12	11	10	9	8
TO							
R							
0h							
7	6	5	4	3	2	1	0
TO							
R							
0h							

Table 5-1739. CFG_TXBTO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TO	R	0h	Transmission Occurred

5.15.2.55 CFG_TXBCF Register

5.15.2.55.1 CFG_TXBCF Register (Offset = 2DCh) [reset = 0h]

Tx Buffer Cancellation Finished register. Signals successful transmit cancellation, set when corresponding MCAN_TXBRP flag is cleared after cancellation request. Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding MCAN_TXBRP bit is cleared after a cancellation was requested via the MCAN_TXBCR register. In case the corresponding MCAN_TXBRP bit was not set at the point of cancellation, MCAN_TXBCF[n] CF bit is set immediately. The bits are reset when a new transmission is requested by writing a 1h to the corresponding bit of the MCAN_TXBAR register.

Return to [Summary Table](#)

Table 5-1740. Instance Table

Instance Name	Physical Address
MCAN0	5260 82DCh
MCAN1	5261 82DCh

Figure 5-860. CFG_TXBCF Name Register

31	30	29	28	27	26	25	24
CF							
R							
0h							
23	22	21	20	19	18	17	16
CF							
R							
0h							
15	14	13	12	11	10	9	8
CF							
R							
0h							
7	6	5	4	3	2	1	0
CF							
R							
0h							

Table 5-1741. CFG_TXBCF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CF	R	0h	Cancellation Finished

5.15.2.56 CFG_TXBTIE Register

5.15.2.56.1 CFG_TXBTIE Register (Offset = 2E0h) [reset = 0h]

Tx Buffer Transmission Interrupt Enable register. Enable transmit interrupts for selected Tx buffers.

Return to [Summary Table](#)

Table 5-1742. Instance Table

Instance Name	Physical Address
MCAN0	5260 82E0h
MCAN1	5261 82E0h

Figure 5-861. CFG_TXBTIE Name Register

31	30	29	28	27	26	25	24
TIE							
R/W							
0h							
23	22	21	20	19	18	17	16
TIE							
R/W							
0h							
15	14	13	12	11	10	9	8
TIE							
R/W							
0h							
7	6	5	4	3	2	1	0
TIE							
R/W							
0h							

Table 5-1743. CFG_TXBTIE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TIE	R/W	0h	Transmission Interrupt Enable

5.15.2.57 CFG_TXBCIE Register

5.15.2.57.1 CFG_TXBCIE Register (Offset = 2E4h) [reset = 0h]

Tx Buffer Cancellation Finished Interrupt Enable register. Enable cancellation finished interrupts for selected Tx buffers.

Return to [Summary Table](#)

Table 5-1744. Instance Table

Instance Name	Physical Address
MCAN0	5260 82E4h
MCAN1	5261 82E4h

Figure 5-862. CFG_TXBCIE Name Register

31	30	29	28	27	26	25	24
CFIE							
R/W							
0h							
23	22	21	20	19	18	17	16
CFIE							
R/W							
0h							
15	14	13	12	11	10	9	8
CFIE							
R/W							
0h							
7	6	5	4	3	2	1	0
CFIE							
R/W							
0h							

Table 5-1745. CFG_TXBCIE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CFIE	R/W	0h	Cancellation Finished Interrupt Enable

5.15.2.58 CFG_TXEFC Register

5.15.2.58.1 CFG_TXEFC Register (Offset = 2F0h) [reset = 0h]

Tx Event FIFO Configuration register. Tx event FIFO watermark, size and start address.

Return to [Summary Table](#)

Table 5-1746. Instance Table

Instance Name	Physical Address
MCAN0	5260 82F0h
MCAN1	5261 82F0h

Figure 5-863. CFG_TXEFC Name Register

31	30	29	28	27	26	25	24
NU68		EFWM					
R/W		R/W					
0h		0h					
23	22	21	20	19	18	17	16
NU67		EFS					
R/W		R/W					
0h		0h					
15	14	13	12	11	10	9	8
EFSA							
R/W							
0h							
7	6	5	4	3	2	1	0
EFSA						NU66	
R/W						R/W	
0h						0h	

Table 5-1747. CFG_TXEFC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	NU68	R/W	0h	Reserved
29:24	EFWM	R/W	0h	Event FIFO Watermark 6'h00 = Watermark interrupt disabled 6'h01-6'h20 (1-32) = Level for Tx Event FIFO watermark interrupt (MCAN_IR[13] TEFW) > 6'h20 (32) = Watermark interrupt disabled
23:22	NU67	R/W	0h	Reserved
21:16	EFS	R/W	0h	Event FIFO Size 6'h00 = Tx Event FIFO disabled 6'h01-6'h20 (1-32) = Number of Tx Event FIFO elements > 6'h20 (32) = Values greater than 32 are interpreted as 32 The Tx Event FIFO elements are indexed from 0 to MCAN_TXEFC[21-16] EFS field - 1.
15:2	EFSA	R/W	0h	Event FIFO Start Address Start address of Tx Event FIFO in Message RAM (32-bit word address, see Message RAM Configuration).
1:0	NU66	R/W	0h	Reserved

5.15.2.59 CFG_TXEFS Register

5.15.2.59.1 CFG_TXEFS Register (Offset = 2F4h) [reset = 0h]

Tx Event FIFO Status register. Tx event FIFO element lost/full indication, put index, get index, and fill level.

Return to [Summary Table](#)

Table 5-1748. Instance Table

Instance Name	Physical Address
MCAN0	5260 82F4h
MCAN1	5261 82F4h

Figure 5-864. CFG_TXEFS Name Register

31	30	29	28	27	26	25	24
NU72						TEFL	EFF
R						R	R
0h						0h	0h
23	22	21	20	19	18	17	16
NU71				EFPI			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
NU70				EFGI			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
NU69		EFFL					
R		R					
0h		0h					

Table 5-1749. CFG_TXEFS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	NU72	R	0h	Reserved
25	TEFL	R	0h	Tx Event FIFO Element Lost This bit is a copy of interrupt flag MCAN_IR[15] TEFL. When the MCAN_IR[15] TEFL flag is reset, this bit is also reset. 1'b0 = No Tx Event FIFO element lost 1'b1 = Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero.
24	EFF	R	0h	Event FIFO Full
23:21	NU71	R	0h	Reserved
20:16	EFPI	R	0h	Event FIFO Put Index
15:13	NU70	R	0h	Reserved
12:8	EFGI	R	0h	Event FIFO Get Index
7:6	NU69	R	0h	Reserved
5:0	EFFL	R	0h	Event FIFO Fill Level

5.15.2.60 CFG_TXEFA Register

5.15.2.60.1 CFG_TXEFA Register (Offset = 2F8h) [reset = 0h]

Tx Event FIFO Acknowledge register. Tx event FIFO acknowledge last index of read elements, updates get index and fill level.

Return to [Summary Table](#)

Table 5-1750. Instance Table

Instance Name	Physical Address
MCAN0	5260 82F8h
MCAN1	5261 82F8h

Figure 5-865. CFG_TXEFA Name Register

31	30	29	28	27	26	25	24
NU73							
R							
0h							
23	22	21	20	19	18	17	16
NU73							
R							
0h							
15	14	13	12	11	10	9	8
NU73							
R							
0h							
7	6	5	4	3	2	1	0
NU73				EFAI			
R				R			
0h				0h			

Table 5-1751. CFG_TXEFA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	NU73	R	0h	Reserved
4:0	EFAI	R	0h	Event FIFO Acknowledge Index After the Host CPU has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to the MCAN_TXEFA[4-0] EFAI field. This will set the Tx Event FIFO Get Index MCAN_TXEFS[12-8] EFGI field to the MCAN_TXEFA[4-0] EFAI field + 1 and update the Event FIFO Fill Level MCAN_TXEFS[5-0] EFFL field.

5.15.2.61 ECC_REV Register

5.15.2.61.1 ECC_REV Register (Offset = 0h) [reset = 66A0EA00h]

Aggregator Revision Register. The Aggregator Revision Register contains the revision parameters for the ECC Aggregator.

Return to [Summary Table](#)

Table 5-1752. Instance Table

Instance Name	Physical Address
MCAN0	5270 0000h
MCAN1	5270 1000h

Figure 5-866. ECC_REV Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		MODULE_ID			
R		R		R			
1h		2h		6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R							
6A0h							
15	14	13	12	11	10	9	8
REVRTL				REVM AJ			
R				R			
1Dh				2h			
7	6	5	4	3	2	1	0
CUSTOM		REVM IN					
R		R					
0h		0h					

Table 5-1753. ECC_REV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	Business Unit
27:16	MODULE_ID	R	6A0h	Module ID
15:11	REVRTL	R	1Dh	RTL version
10:8	REVM AJ	R	2h	Major version
7:6	CUSTOM	R	0h	Custom version
5:0	REVM IN	R	0h	Minor version

5.15.2.62 ECC_VECTOR Register

5.15.2.62.1 ECC_VECTOR Register (Offset = 8h) [reset = 0h]

ECC RAM ID to select which ECC RAM to control or read status from.

Return to [Summary Table](#)

Table 5-1754. Instance Table

Instance Name	Physical Address
MCAN0	5270 0008h
MCAN1	5270 1008h

Figure 5-867. ECC_VECTOR Name Register

31	30	29	28	27	26	25	24
NU1							RD_SVBUS_D ONE
NU1							R/W
0h							0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
RD_SVBUS	NU0				ECC_VEC		
R/W	R				R/W		
0h	0h				0h		
7	6	5	4	3	2	1	0
ECC_VEC							
R/W							
0h							

Table 5-1755. ECC_VECTOR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	NU1	NU1	0h	Reserved
24	RD_SVBUS_DONE	R/W	0h	Status to indicate if read on serial VBUS is complete, write of any value will clear this bit. Writing 1 to any bit will clear the corresponding bits. Reads do not alter the value of the field.
23:16	RD_SVBUS_ADDR	R/W	0h	Read address
15	RD_SVBUS	R/W	0h	Write 1 to trigger a read on the serial VBUS. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field.
14:11	NU0	R	0h	Reserved
10:0	ECC_VEC	R/W	0h	Value written to select the corresponding ECC RAM for control or status

5.15.2.63 ECC_STAT Register
5.15.2.63.1 ECC_STAT Register (Offset = Ch) [reset = 2h]

Contains misc status such as number of ECC RAMs serviced by the ECC aggregator.

Return to [Summary Table](#)

Table 5-1756. Instance Table

Instance Name	Physical Address
MCAN0	5270 000Ch
MCAN1	5270 100Ch

Figure 5-868. ECC_STAT Name Register

31	30	29	28	27	26	25	24
NU2							
NU2							
0h							
23	22	21	20	19	18	17	16
NU2							
NU2							
0h							
15	14	13	12	11	10	9	8
NU2				NUM_RAMs			
NU2				R			
0h				2h			
7	6	5	4	3	2	1	0
NUM_RAMs							
R							
2h							

Table 5-1757. ECC_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:11	NU2	NU2	0h	Reserved
10:0	NUM_RAMs	R	2h	Indicates the number of RAMs serviced by the ECC aggregator

5.15.2.64 ECC_CTRL Register

5.15.2.64.1 ECC_CTRL Register (Offset = 14h) [reset = 107h]

ECC Control Register.

Return to [Summary Table](#)

Table 5-1758. Instance Table

Instance Name	Physical Address
MCAN0	5270 0014h
MCAN1	5270 1014h

Figure 5-869. ECC_CTRL Name Register

31	30	29	28	27	26	25	24
NU3							
R							
0h							
23	22	21	20	19	18	17	16
NU3							
R							
0h							
15	14	13	12	11	10	9	8
NU3							CHECK
R							R/W
0h							1h
7	6	5	4	3	2	1	0
RESERVED	ERROR_ONCE	FORCE_N_ROW	FORCE_DED	FORCE_SEC	EN_RMW	ECC_CHK	ECC_EN
NONE	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	1h	1h	1h

Table 5-1759. ECC_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	NU3	R	0h	TI Internal : Reserved
8	CHECK	R/W	1h	TI Internal : Check Parity TI Internal : Check timeout
7	RESERVED	NONE	0h	Reserved
6	ERROR_ONCE	W	0h	TI Internal : Force Error only once
5	FORCE_N_ROW	W	0h	TI Internal : Force Error on any RAM read
4	FORCE_DED	W	0h	TI Internal : Force Double Bit Error
3	FORCE_SEC	W	0h	TI Internal : Force Single Bit Error
2	EN_RMW	W	1h	TI Internal : Enable rmw
1	ECC_CHK	W	1h	TI Internal : Enable ECC check
0	ECC_EN	W	1h	TI Internal : Enable ECC

5.15.2.65 ECC_ERR_CTRL1 Register

5.15.2.65.1 ECC_ERR_CTRL1 Register (Offset = 18h) [reset = 0h]

ECC Error Control1 Register.

Return to [Summary Table](#)

Table 5-1760. Instance Table

Instance Name	Physical Address
MCAN0	5270 0018h
MCAN1	5270 1018h

Figure 5-870. ECC_ERR_CTRL1 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R/W							
0h							

Table 5-1761. ECC_ERR_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R/W	0h	TI Internal : Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set

5.15.2.66 ECC_ERR_CTRL2 Register

5.15.2.66.1 ECC_ERR_CTRL2 Register (Offset = 1Ch) [reset = 0h]

ECC Error Control2 Register.

Return to [Summary Table](#)

Table 5-1762. Instance Table

Instance Name	Physical Address
MCAN0	5270 001Ch
MCAN1	5270 101Ch

Figure 5-871. ECC_ERR_CTRL2 Name Register

31	30	29	28	27	26	25	24
ECC_BIT2							
R/W							
0h							
23	22	21	20	19	18	17	16
ECC_BIT2							
R/W							
0h							
15	14	13	12	11	10	9	8
ECC_BIT1							
R/W							
0h							
7	6	5	4	3	2	1	0
ECC_BIT1							
R/W							
0h							

Table 5-1763. ECC_ERR_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT2	R/W	0h	TI Internal : Data bit that needs to be flipped if double bit error needs to be forced
15:0	ECC_BIT1	R/W	0h	TI Internal : Data bit that needs to be flipped when force_sec is set

5.15.2.67 ECC_ERR_STAT1 Register

5.15.2.67.1 ECC_ERR_STAT1 Register (Offset = 20h) [reset = 0h]

ECC Error Status1 Register.

Return to [Summary Table](#)

Table 5-1764. Instance Table

Instance Name	Physical Address
MCAN0	5270 0020h
MCAN1	5270 1020h

Figure 5-872. ECC_ERR_STAT1 Name Register

31	30	29	28	27	26	25	24
ECC_BIT1_STS							
R							
0h							
23	22	21	20	19	18	17	16
ECC_BIT1_STS							
R							
0h							
15	14	13	12	11	10	9	8
CLR_ECC_CTL_REG	CLR_ECC_PAR		CLR_ECC_OTHER	CLR_ECC_DED		CLR_ECC_SEC	
W	W		W	W		W	
0h	0h		0h	0h		0h	
7	6	5	4	3	2	1	0
ECC_CTRL_REG	ECC_PAR		ECC_OTHER	ECC_DED		ECC_SEC	
W	W		W	W		W	
0h	0h		0h	0h		0h	

Table 5-1765. ECC_ERR_STAT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	ECC_BIT1_STS	R	0h	TI Internal : Data bit that corresponds to the single-bit error
15	CLR_ECC_CTRL_REG	W	0h	TI Internal : Clear Ctrl Reg Error Status. Write 1 to clear. This bit is self clearing.
14:13	CLR_ECC_PAR	W	0h	TI Internal : Clear Parity Error Status. Write 1 to clear. This bit is self clearing.
12	CLR_ECC_OTHER	W	0h	TI Internal : Clear Other Error Status. Write 1 to clear. This bit is self clearing.
11:10	CLR_ECC_DED	W	0h	TI Internal : Clear Double Bit Error Status. Write 1 to clear. This bit is self clearing.
9:8	CLR_ECC_SEC	W	0h	TI Internal : Clear Single Bit Error Status. Write 1 to clear. This bit is self clearing.
7	ECC_CTRL_REG	W	0h	TI Internal : Force ctrl reg pending interrupt. Write 1 to set. This bit is self clearing.
6:5	ECC_PAR	W	0h	TI Internal : Force ECC parity pending interrupt. Write 1 to set. This bit is self clearing.
4	ECC_OTHER	W	0h	TI Internal : Force ECC other pending interrupt. Write 1 to set. This bit is self clearing.
3:2	ECC_DED	W	0h	TI Internal : Force ECC DED pending interrupt. Write 1 to set. This bit is self clearing.

Table 5-1765. ECC_ERR_STAT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	ECC_SEC	W	0h	TI Internal : Force ECC SEC pending interrupt. Write 1 to set. This bit is self clearing.

5.15.2.68 ECC_ERR_STAT2 Register

5.15.2.68.1 ECC_ERR_STAT2 Register (Offset = 24h) [reset = 0h]

ECC Error Status2 Register.

Return to [Summary Table](#)

Table 5-1766. Instance Table

Instance Name	Physical Address
MCAN0	5270 0024h
MCAN1	5270 1024h

Figure 5-873. ECC_ERR_STAT2 Name Register

31	30	29	28	27	26	25	24
ECC_ROW							
R							
0h							
23	22	21	20	19	18	17	16
ECC_ROW							
R							
0h							
15	14	13	12	11	10	9	8
ECC_ROW							
R							
0h							
7	6	5	4	3	2	1	0
ECC_ROW							
R							
0h							

Table 5-1767. ECC_ERR_STAT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ECC_ROW	R	0h	TI Internal : Row address where the single or double-bit error has occurred

5.15.2.69 ECC_ERR_STAT3 Register

5.15.2.69.1 ECC_ERR_STAT3 Register (Offset = 28h) [reset = 0h]

ECC Error Status3 Register.

Return to [Summary Table](#)

Table 5-1768. Instance Table

Instance Name	Physical Address
MCAN0	5270 0028h
MCAN1	5270 1028h

Figure 5-874. ECC_ERR_STAT3 Name Register

31	30	29	28	27	26	25	24
NU6							
R							
0h							
23	22	21	20	19	18	17	16
NU6							
R							
0h							
15	14	13	12	11	10	9	8
NU6						CLR_TIMEOUT_PEND	NU5
R						W	R
0h						0h	0h
7	6	5	4	3	2	1	0
NU5						TIMEOUT_PEND	NU4
R						W	R
0h						0h	0h

Table 5-1769. ECC_ERR_STAT3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	NU6	R	0h	TI Internal : Reserved
9	CLR_TIMEOUT_PEND	W	0h	TI Internal : Clear timeout pending
8:2	NU5	R	0h	TI Internal : Reserved
1	TIMEOUT_PEND	W	0h	TI Internal : Timeout pending
0	NU4	R	0h	TI Internal : Reserved

5.15.2.70 ECC_SEC_EOI_REG Register

5.15.2.70.1 ECC_SEC_EOI_REG Register (Offset = 3Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 5-1770. Instance Table

Instance Name	Physical Address
MCAN0	5270 003Ch
MCAN1	5270 103Ch

Figure 5-875. ECC_SEC_EOI_REG Name Register

31	30	29	28	27	26	25	24
NU7							
R							
0h							
23	22	21	20	19	18	17	16
NU7							
R							
0h							
15	14	13	12	11	10	9	8
NU7							
R							
0h							
7	6	5	4	3	2	1	0
NU7							SEC_EOI_WR
R							R/W
0h							0h

Table 5-1771. ECC_SEC_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU7	R	0h	Reserved
0	SEC_EOI_WR	R/W	0h	EOI Register. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field. This bit is self clearing, Reading this bit will return 0.

5.15.2.71 ECC_SEC_STATUS_REG0 Register

5.15.2.71.1 ECC_SEC_STATUS_REG0 Register (Offset = 40h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 5-1772. Instance Table

Instance Name	Physical Address
MCAN0	5270 0040h
MCAN1	5270 1040h

Figure 5-876. ECC_SEC_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
NU8							
R							
0h							
23	22	21	20	19	18	17	16
NU8							
R							
0h							
15	14	13	12	11	10	9	8
NU8							
R							
0h							
7	6	5	4	3	2	1	0
NU8						CTRL_EDC_VB USS_PEND	SEC_PEND
R						R	R
0h						0h	0h

Table 5-1773. ECC_SEC_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU8	R	0h	Reserved
1	CTRL_EDC_VBUSS_PEN D	R	0h	Interrupt Pending Status for ctrl_edc_vbuss_pend.
0	SEC_PEND	R	0h	Interrupt Pending Status for msgmem_pend.

5.15.2.72 ECC_SEC_ENABLE_SET_REG0 Register

5.15.2.72.1 ECC_SEC_ENABLE_SET_REG0 Register (Offset = 80h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)

Table 5-1774. Instance Table

Instance Name	Physical Address
MCAN0	5270 0080h
MCAN1	5270 1080h

Figure 5-877. ECC_SEC_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
NU9							
R							
0h							
23	22	21	20	19	18	17	16
NU9							
R							
0h							
15	14	13	12	11	10	9	8
NU9							
R							
0h							
7	6	5	4	3	2	1	0
NU9						CTRL_EDC_VB USS_ENABLE_ SET	SEC_EN_SET
R						R/W	R/W
0h						0h	0h

Table 5-1775. ECC_SEC_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU9	R	0h	Reserved
1	CTRL_EDC_VBUSS_ENA BLE_SET	R/W	0h	Interrupt Enable Set Register for ctrl_edc_vbuss_pend. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field.
0	SEC_EN_SET	R/W	0h	Interrupt Enable Set Register for msgmem_pend. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field.

5.15.2.73 ECC_SEC_ENABLE_CLR_REG0 Register

5.15.2.73.1 ECC_SEC_ENABLE_CLR_REG0 Register (Offset = C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 5-1776. Instance Table

Instance Name	Physical Address
MCAN0	5270 00C0h
MCAN1	5270 10C0h

Figure 5-878. ECC_SEC_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
NU10							
R							
0h							
23	22	21	20	19	18	17	16
NU10							
R							
0h							
15	14	13	12	11	10	9	8
NU10							
R							
0h							
7	6	5	4	3	2	1	0
NU10						CTRL_EDC_VB USS_ENABLE_ CLR	SEC_EN_CLR
R						R/W	R/W
0h						0h	0h

Table 5-1777. ECC_SEC_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU10	R	0h	Reserved
1	CTRL_EDC_VBUSS_ENA BLE_CLR	R/W	0h	Interrupt Enable Clear Register for ctrl_edc_vbuss_pend. Writing 1 to any bit will clear the corresponding bits. Reads do not alter the value of the field. Reading this bit will return 0.
0	SEC_EN_CLR	R/W	0h	Interrupt Enable Clear Register for msgmem_pend. Writing 1 to any bit will clear the corresponding bits. Reads do not alter the value of the field. Reading this bit will return 0.

5.15.2.74 ECC_DED_EOI_REG Register

5.15.2.74.1 ECC_DED_EOI_REG Register (Offset = 13Ch) [reset = 0h]

EOI Register.

Return to [Summary Table](#)

Table 5-1778. Instance Table

Instance Name	Physical Address
MCAN0	5270 013Ch
MCAN1	5270 113Ch

Figure 5-879. ECC_DED_EOI_REG Name Register

31	30	29	28	27	26	25	24
NU11							
R							
0h							
23	22	21	20	19	18	17	16
NU11							
R							
0h							
15	14	13	12	11	10	9	8
NU11							
R							
0h							
7	6	5	4	3	2	1	0
NU11							DED_EOI_WR
R							R/W
0h							0h

Table 5-1779. ECC_DED_EOI_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	NU11	R	0h	Reserved
0	DED_EOI_WR	R/W	0h	EOI Register. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field. This bit is self clearing, Reading this bit will return 0.

5.15.2.75 ECC_DED_STATUS_REG0 Register

5.15.2.75.1 ECC_DED_STATUS_REG0 Register (Offset = 140h) [reset = 0h]

Interrupt Status Register 0

Return to [Summary Table](#)

Table 5-1780. Instance Table

Instance Name	Physical Address
MCAN0	5270 0140h
MCAN1	5270 1140h

Figure 5-880. ECC_DED_STATUS_REG0 Name Register

31	30	29	28	27	26	25	24
NU12							
R							
0h							
23	22	21	20	19	18	17	16
NU12							
R							
0h							
15	14	13	12	11	10	9	8
NU12							
R							
0h							
7	6	5	4	3	2	1	0
NU12						CTRL_EDC_VB USS_PEND	DED_PEND
R						R	R
0h						0h	0h

Table 5-1781. ECC_DED_STATUS_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU12	R	0h	Reserved
1	CTRL_EDC_VBUSS_PEND	R	0h	Interrupt Pending Status for ctrl_edc_vbuss_pend.
0	DED_PEND	R	0h	Interrupt Pending Status for msgmem_pend.

5.15.2.76 ECC_DED_ENABLE_SET_REG0 Register

5.15.2.76.1 ECC_DED_ENABLE_SET_REG0 Register (Offset = 180h) [reset = 0h]

Interrupt Enable Set Register 0

Return to [Summary Table](#)
Table 5-1782. Instance Table

Instance Name	Physical Address
MCAN0	5270 0180h
MCAN1	5270 1180h

Figure 5-881. ECC_DED_ENABLE_SET_REG0 Name Register

31	30	29	28	27	26	25	24
NU13							
R							
0h							
23	22	21	20	19	18	17	16
NU13							
R							
0h							
15	14	13	12	11	10	9	8
NU13							
R							
0h							
7	6	5	4	3	2	1	0
NU13						CTRL_EDC_VB USS_ENABLE_ SET	DED_EN_SET
R						R/W	R/W
0h						0h	0h

Table 5-1783. ECC_DED_ENABLE_SET_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU13	R	0h	Reserved
1	CTRL_EDC_VBUSS_ENA BLE_SET	R/W	0h	Interrupt Enable Set Register for ctrl_edc_vbuss_pend. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field.
0	DED_EN_SET	R/W	0h	Interrupt Enable Set Register for msgmem_pend. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field.

5.15.2.77 ECC_DED_ENABLE_CLR_REG0 Register

5.15.2.77.1 ECC_DED_ENABLE_CLR_REG0 Register (Offset = 1C0h) [reset = 0h]

Interrupt Enable Clear Register 0

Return to [Summary Table](#)

Table 5-1784. Instance Table

Instance Name	Physical Address
MCAN0	5270 01C0h
MCAN1	5270 11C0h

Figure 5-882. ECC_DED_ENABLE_CLR_REG0 Name Register

31	30	29	28	27	26	25	24
NU14							
R							
0h							
23	22	21	20	19	18	17	16
NU14							
R							
0h							
15	14	13	12	11	10	9	8
NU14							
R							
0h							
7	6	5	4	3	2	1	0
NU14						CTRL_EDC_VB USS_ENABLE_ CLR	DED_EN_CLR
R						R/W	R/W
0h						0h	0h

Table 5-1785. ECC_DED_ENABLE_CLR_REG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU14	R	0h	Reserved
1	CTRL_EDC_VBUSS_ENA BLE_CLR	R/W	0h	Interrupt Enable Clear Register for ctrl_edc_vbuss_pend. Writing 1 to any bit will clear the corresponding bits. Reads do not alter the value of the field. Reading this bit will return 0.
0	DED_EN_CLR	R/W	0h	Interrupt Enable Clear Register for msgmem_pend. Writing 1 to any bit will clear the corresponding bits. Reads do not alter the value of the field. Reading this bit will return 0.

5.15.2.78 ECC_AGGR_ENABLE_SET Register

5.15.2.78.1 ECC_AGGR_ENABLE_SET Register (Offset = 200h) [reset = 0h]

AGGR interrupt enable set Register.

Return to [Summary Table](#)

Table 5-1786. Instance Table

Instance Name	Physical Address
MCAN0	5270 0200h
MCAN1	5270 1200h

Figure 5-883. ECC_AGGR_ENABLE_SET Name Register

31	30	29	28	27	26	25	24
NU15							
R							
0h							
23	22	21	20	19	18	17	16
NU15							
R							
0h							
15	14	13	12	11	10	9	8
NU15							
R							
0h							
7	6	5	4	3	2	1	0
NU15						TIMEOUT	PARITY
R						R/W	R/W
0h						0h	0h

Table 5-1787. ECC_AGGR_ENABLE_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU15	R	0h	Reserved
1	TIMEOUT	R/W	0h	Interrupt Enable Set Register for svbus timeout errors. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field.
0	PARITY	R/W	0h	Interrupt Enable Set Register for parity errors. Writing 1 to any bit will set the corresponding bit. Reads do not alter the value of the field.

5.15.2.79 ECC_AGGR_ENABLE_CLR Register

5.15.2.79.1 ECC_AGGR_ENABLE_CLR Register (Offset = 204h) [reset = 0h]

AGGR interrupt enable clear Register.

Return to [Summary Table](#)

Table 5-1788. Instance Table

Instance Name	Physical Address
MCAN0	5270 0204h
MCAN1	5270 1204h

Figure 5-884. ECC_AGGR_ENABLE_CLR Name Register

31	30	29	28	27	26	25	24
NU16							
R							
0h							
23	22	21	20	19	18	17	16
NU16							
R							
0h							
15	14	13	12	11	10	9	8
NU16							
R							
0h							
7	6	5	4	3	2	1	0
NU16						TIMEOUT	PARITY
R						R/W	R/W
0h						0h	0h

Table 5-1789. ECC_AGGR_ENABLE_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	NU16	R	0h	Reserved
1	TIMEOUT	R/W	0h	Interrupt Enable Clear for svbus timeout errors. Writing 1 to any bit will clear the corresponding bits. Reads do not alter the value of the field. Reading this bit will return 0.
0	PARITY	R/W	0h	Interrupt Enable Clear for parity errors. Writing 1 to any bit will clear the corresponding bits. Reads do not alter the value of the field. Reading this bit will return 0.

5.15.2.80 ECC_AGGR_STATUS_SET Register
5.15.2.80.1 ECC_AGGR_STATUS_SET Register (Offset = 208h) [reset = 0h]

AGGR interrupt status set Register.

 Return to [Summary Table](#)
Table 5-1790. Instance Table

Instance Name	Physical Address
MCAN0	5270 0208h
MCAN1	5270 1208h

Figure 5-885. ECC_AGGR_STATUS_SET Name Register

31	30	29	28	27	26	25	24
NU17							
R							
0h							
23	22	21	20	19	18	17	16
NU17							
R							
0h							
15	14	13	12	11	10	9	8
NU17							
R							
0h							
7	6	5	4	3	2	1	0
NU17				TIMEOUT		PARITY	
R				R/W		R/W	
0h				0h		0h	

Table 5-1791. ECC_AGGR_STATUS_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	NU17	R	0h	Reserved
3:2	TIMEOUT	R/W	0h	2-bit saturating counter of the number of timeout errors that have occurred since last cleared. 2'b00 - No timeout errors have occurred 2'b01 - 1 timeout error has occurred 2'b10 - 2 timeout error has occurred 2'b11 - 3 or more timeout errors have occurred A write of a non-zero value to this register increments that many from the timeout fields. If the value written is less than the current value of the counter, then the pending level interrupt stays asserted. . If this register goes from 0 to non zero a level interrupt will be asserted as well as a pulse interrupt. If the value was non zero to non zero then the level interrupt would remain asserted, but no new pulse interrupt would be asserted. You must write the eoi register to get a new pulse interrupt.

Table 5-1791. ECC_AGGR_STATUS_SET Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	PARITY	R/W	0h	<p>2-bit saturating counter of the number of parity errors that have occurred since last cleared.</p> <p>2'b00 - No parity errors have occurred</p> <p>2'b01 - 1 parity error has occurred</p> <p>2'b10 - 2 parity error has occurred</p> <p>2'b11 - 3 or more parity error have occurred</p> <p>A write of a non-zero value to this register increments that many from the parity fields. If the value written is less than the current value of the counter, then the pending level interrupt stays asserted. If this register goes from 0 to non zero a level interrupt will be asserted as well as a pulse interrupt. If the value was non zero to non zero then the level interrupt would remain asserted, but no new pulse interrupt would be asserted. You must write the eoi register to get a new pulse interrupt.</p>

5.15.2.81 ECC_AGGR_STATUS_CLR Register

5.15.2.81.1 ECC_AGGR_STATUS_CLR Register (Offset = 20Ch) [reset = 0h]

AGGR interrupt status clear Register.

Return to [Summary Table](#)

Table 5-1792. Instance Table

Instance Name	Physical Address
MCAN0	5270 020Ch
MCAN1	5270 120Ch

Figure 5-886. ECC_AGGR_STATUS_CLR Name Register

31	30	29	28	27	26	25	24
NU18							
R							
0h							
23	22	21	20	19	18	17	16
NU18							
R							
0h							
15	14	13	12	11	10	9	8
NU18							
R							
0h							
7	6	5	4	3	2	1	0
NU18				TIMEOUT		PARITY	
R				R/W		R/W	
0h				0h		0h	

Table 5-1793. ECC_AGGR_STATUS_CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	NU18	R	0h	Reserved
3:2	TIMEOUT	R/W	0h	2'b00 - No timeout errors have occurred 2'b01 - 1 timeout error has occurred 2'b10 - 2 timeout error has occurred 2'b11 - 3 or more timeout errors have occurred A write of a non-zero value to this register decrements that many from the timeout fields. If the resulting written value is non zero, then the pending level interrupt stays asserted. A new pulse interrupt will nto be asserted, you must write the eoi register for that to occur. If you write a value more than the counter value the result will be zero.
1:0	PARITY	R/W	0h	2'b00 - No parity errors have occurred 2'b01 - 1 parity error has occurred 2'b10 - 2 parity error has occurred 2'b11 - 3 or more parity error have occurred A write of a non-zero value to this register decrements that many from the parity fields. If the resulting written value is non zero, then the pending level interrupt stays asserted. A new pulse interrupt will nto be asserted, you must write the eoi register for that to occur. If you write a value more than the counter value the result will be zero.

5.16 MCRC

MCRC

5.16.1 MCRC Summaries

MCRC Summaries

Table 5-1794. MSS_MCRC Registers, Base Address=3500 0000h, Length=1024

Offset	Length	Register Name	MCRC0 Physical Address
0h	32	MSS_MCRC_CRC_CTRL0	3500 0000h
8h	32	MSS_MCRC_CRC_CTRL1	3500 0008h
10h	32	MSS_MCRC_CRC_CTRL2	3500 0010h
18h	32	MSS_MCRC_CRC_INTS	3500 0018h
20h	32	MSS_MCRC_CRC_INTR	3500 0020h
28h	32	MSS_MCRC_CRC_STATUS_REG	3500 0028h
30h	32	MSS_MCRC_CRC_INT_OFFSET_REG	3500 0030h
38h	32	MSS_MCRC_CRC_BUSY	3500 0038h
40h	32	MSS_MCRC_CRC_PCOUNT_REG1	3500 0040h
44h	32	MSS_MCRC_CRC_SCOUNT_REG1	3500 0044h
48h	32	MSS_MCRC_CRC_CURSEC_REG1	3500 0048h
4Ch	32	MSS_MCRC_CRC_WDTPLD1	3500 004Ch
50h	32	MSS_MCRC_CRC_BCTOPLD1	3500 0050h
60h	32	MSS_MCRC_PSA_SIGREGL1	3500 0060h
64h	32	MSS_MCRC_PSA_SIGREGH1	3500 0064h
68h	32	MSS_MCRC_CRC_REGL1	3500 0068h
6Ch	32	MSS_MCRC_CRC_REGH1	3500 006Ch
70h	32	MSS_MCRC_PSA_SECSIGREGL1	3500 0070h
74h	32	MSS_MCRC_PSA_SECSIGREGH1	3500 0074h
78h	32	MSS_MCRC_RAW_DATAREGL1	3500 0078h
7Ch	32	MSS_MCRC_RAW_DATAAREGH1	3500 007Ch
80h	32	MSS_MCRC_CRC_PCOUNT_REG2	3500 0080h
84h	32	MSS_MCRC_CRC_SCOUNT_REG2	3500 0084h
88h	32	MSS_MCRC_CRC_CURSEC_REG2	3500 0088h
8Ch	32	MSS_MCRC_CRC_WDTPLD2	3500 008Ch
90h	32	MSS_MCRC_CRC_BCTOPLD2	3500 0090h
A0h	32	MSS_MCRC_PSA_SIGREGL2	3500 00A0h
A4h	32	MSS_MCRC_PSA_SIGREGH2	3500 00A4h
A8h	32	MSS_MCRC_CRC_REGL2	3500 00A8h
ACh	32	MSS_MCRC_CRC_REGH2	3500 00ACh
B0h	32	MSS_MCRC_PSA_SECSIGREGL2	3500 00B0h
B4h	32	MSS_MCRC_PSA_SECSIGREGH2	3500 00B4h
B8h	32	MSS_MCRC_RAW_DATAREGL2	3500 00B8h
BCh	32	MSS_MCRC_RAW_DATAAREGH2	3500 00BCh
C0h	32	MSS_MCRC_CRC_PCOUNT_REG3	3500 00C0h
C4h	32	MSS_MCRC_CRC_SCOUNT_REG3	3500 00C4h
C8h	32	MSS_MCRC_CRC_CURSEC_REG3	3500 00C8h
CCh	32	MSS_MCRC_CRC_WDTPLD3	3500 00CCh
D0h	32	MSS_MCRC_CRC_BCTOPLD3	3500 00D0h
E0h	32	MSS_MCRC_PSA_SIGREGL3	3500 00E0h

Table 5-1794. MSS_MCRC Registers, Base Address=3500 0000h, Length=1024 (continued)

Offset	Length	Register Name	MCRC0 Physical Address
E4h	32	MSS_MCRC_PSA_SIGREGH3	3500 00E4h
E8h	32	MSS_MCRC_CRC_REGL3	3500 00E8h
ECh	32	MSS_MCRC_CRC_REGH3	3500 00ECh
F0h	32	MSS_MCRC_PSA_SECSIGREGL3	3500 00F0h
F4h	32	MSS_MCRC_PSA_SECSIGREGH3	3500 00F4h
F8h	32	MSS_MCRC_RAW_DATAREGL3	3500 00F8h
FCh	32	MSS_MCRC_RAW_DATAREGH3	3500 00FCh
100h	32	MSS_MCRC_CRC_PCOUNT_REG4	3500 0100h
104h	32	MSS_MCRC_CRC_SCOUNT_REG4	3500 0104h
108h	32	MSS_MCRC_CRC_CURSEC_REG4	3500 0108h
10Ch	32	MSS_MCRC_CRC_WDTPLD4	3500 010Ch
110h	32	MSS_MCRC_CRC_BCTOPLD4	3500 0110h
120h	32	MSS_MCRC_PSA_SIGREGL4	3500 0120h
124h	32	MSS_MCRC_PSA_SIGREGH4	3500 0124h
128h	32	MSS_MCRC_CRC_REGL4	3500 0128h
12Ch	32	MSS_MCRC_CRC_REGH4	3500 012Ch
130h	32	MSS_MCRC_PSA_SECSIGREGL4	3500 0130h
134h	32	MSS_MCRC_PSA_SECSIGREGH4	3500 0134h
138h	32	MSS_MCRC_RAW_DATAREGL4	3500 0138h
13Ch	32	MSS_MCRC_RAW_DATAREGH4	3500 013Ch
140h	32	MSS_MCRC_MCRC_BUS_SEL	3500 0140h

5.16.2 MCRC Registers

MCRC Registers

5.16.2.1 MSS_MCRC_CRC_CTRL0 Register

5.16.2.1.1 MSS_MCRC_CRC_CTRL0 Register (Offset = 0h) [reset = 0h]

Contains sw reset control bit to reset PSA.

Return to [Summary Table](#)

Table 5-1795. Instance Table

Instance Name	Physical Address
MCRC0	3500 0000h

Figure 5-887. MSS_MCRC_CRC_CTRL0 Name Register

31	30	29	28	27	26	25	24
CH4_CRC_SEL 2	CH4_BYTE_S WAP	CH4_BIT_SWA P	CH4_CRC_SEL		CH4_DW_SEL		CH4_PSA_SW REST
R/W	R/W	R/W	R/W		R/W		R/W
0h	0h	0h	0h		0h		0h
23	22	21	20	19	18	17	16
CH3_CRC_SEL 2	CH3_BYTE_S WAP	CH3_BIT_SWA P	CH3_CRC_SEL		CH3_DW_SEL		CH3_PSA_SW REST
R/W	R/W	R/W	R/W		R/W		R/W
0h	0h	0h	0h		0h		0h
15	14	13	12	11	10	9	8
CH2_CRC_SEL 2	CH2_BYTE_S WAP	CH2_BIT_SWA P	CH2_CRC_SEL		CH2_DW_SEL		CH2_PSA_SW REST
R/W	R/W	R/W	R/W		R/W		R/W
0h	0h	0h	0h		0h		0h
7	6	5	4	3	2	1	0
CH1_CRC_SEL 2	CH1_BYTE_S WAP	CH1_BIT_SWA P	CH1_CRC_SEL		CH1_DW_SEL		CH1_PSA_SW REST
R/W	R/W	R/W	R/W		R/W		R/W
0h	0h	0h	0h		0h		0h

Table 5-1796. MSS_MCRC_CRC_CTRL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	CH4_CRC_SEL2	R/W	0h	Refer "CH4_DW_SEL" field description
30	CH4_BYTE_SWAP	R/W	0h	BYTE SWAP Enable across Data Size 0 Byte Swap Disabled 1 Byte Swap enabled.
29	CH4_BIT_SWAP	R/W	0h	msb/lbs SWAPPING 0 msb [most significant bit First] 1 lsb [least significant bit First]
28:27	CH4_CRC_SEL	R/W	0h	CRC type select. {CH1_CRC_SEL2,CH1_CRC_SEL[1:0]} 000 CRC-64 001 - CRC-16 010 CRC-32 100 - VDA CAN, SAE-J1850 CRC-8 101 - H2F, Autosar 4.0 110 - CASTAGNOLI, iSCSI 111 / 011 - E2E Profile 4
26:25	CH4_DW_SEL	R/W	0h	CRC Data Size select. 000 64 bit Data Size 001 - 16 bit Data Size 010 32 Bit Data Size

Table 5-1796. MSS_MCRC_CRC_CTRL0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
24	CH4_PSA_SWREST	R/W	0h	Channel 4 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by Writing a 0. 0 = PSA Signature Register not reset 1 = PSA Signature Register reset
23	CH3_CRC_SEL2	R/W	0h	Refer "CH3_DW_SEL" field description
22	CH3_BYTE_SWAP	R/W	0h	BYTE SWAP Enable across Data Size 0 Byte Swap Disabled 1 Byte Swap enabled.
21	CH3_BIT_SWAP	R/W	0h	msb/lbs SWAPPING 0 msb [most significant bit First] 1 lsb [least significant bit First]
20:19	CH3_CRC_SEL	R/W	0h	CRC type select. {CH1_CRC_SEL2,CH1_CRC_SEL[1:0]} 000 CRC-64 001 - CRC-16 010 CRC-32 100 - VDA CAN, SAE-J1850 CRC-8 101 - H2F, Autosar 4.0 110 - CASTAGNOLI, iSCSI 111 / 011 - E2E Profile 4
18:17	CH3_DW_SEL	R/W	0h	CRC Data Size select. 000 64 bit Data Size 001 - 16 bit Data Size 010 32 Bit Data Size
16	CH3_PSA_SWREST	R/W	0h	Channel 3 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by Writing a 0. 0 = PSA Signature Register not reset 1 = PSA Signature Register reset
15	CH2_CRC_SEL2	R/W	0h	Refer "CH2_DW_SEL" field description
14	CH2_BYTE_SWAP	R/W	0h	BYTE SWAP Enable across Data Size 0 Byte Swap Disabled 1 Byte Swap enabled.
13	CH2_BIT_SWAP	R/W	0h	msb/lbs SWAPPING 0 msb [most significant bit First] 1 lsb [least significant bit First]
12:11	CH2_CRC_SEL	R/W	0h	CRC type select. {CH1_CRC_SEL2,CH1_CRC_SEL[1:0]} 000 CRC-64 001 - CRC-16 010 CRC-32 100 - VDA CAN, SAE-J1850 CRC-8 101 - H2F, Autosar 4.0 110 - CASTAGNOLI, iSCSI 111 / 011 - E2E Profile 4
10:9	CH2_DW_SEL	R/W	0h	CRC Data Size select. 000 64 bit Data Size 001 - 16 bit Data Size 010 32 Bit Data Size
8	CH2_PSA_SWREST	R/W	0h	Channel 2 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by Writing a 0. 0 = PSA Signature Register not reset 1 = PSA Signature Register reset
7	CH1_CRC_SEL2	R/W	0h	Refer "CH1_DW_SEL" field description
6	CH1_BYTE_SWAP	R/W	0h	BYTE SWAP Enable across Data Size 0 Byte Swap Disabled 1 Byte Swap enabled.

Table 5-1796. MSS_MCRC_CRC_CTRL0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	CH1_BIT_SWAP	R/W	0h	msb/lbs SWAPPING 0 msb [most significant bit First] 1 lsb [least significant bit First]
4:3	CH1_CRC_SEL	R/W	0h	CRC type select. {CH1_CRC_SEL2,CH1_CRC_SEL[1:0]} 000 CRC-64 001 - CRC-16 010 CRC-32 100 - VDA CAN, SAE-J1850 CRC-8 101 - H2F, Autosar 4.0 110 - CASTAGNOLI, iSCSI 111 / 011 - E2E Profile 4
2:1	CH1_DW_SEL	R/W	0h	CRC Data Size select. 000 64 bit Data Size 001 - 16 bit Data Size 010 32 Bit Data Size
0	CH1_PSA_SWREST	R/W	0h	Channel 1 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by Writing a 0. 0 = PSA Signature Register not reset 1 = PSA Signature Register reset

5.16.2.2 MSS_MCRC_CRC_CTRL1 Register

5.16.2.2.1 MSS_MCRC_CRC_CTRL1 Register (Offset = 8h) [reset = 0h]

Contains power down control bit.

Return to [Summary Table](#)

Table 5-1797. Instance Table

Instance Name	Physical Address
MCRC0	3500 0008h

Figure 5-888. MSS_MCRC_CRC_CTRL1 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED1							PWDN
R							R/W
0h							0h

Table 5-1798. MSS_MCRC_CRC_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED1	R	0h	
0	PWDN	R/W	0h	Power Down. When set, MCRC moduleMCRC Module is put in power down mode. 0 = MCRC is not in power down mode 1 = MCRC is in power down mode

5.16.2.3 MSS_MCRC_CRC_CTRL2 Register

5.16.2.3.1 MSS_MCRC_CRC_CTRL2 Register (Offset = 10h) [reset = 0h]

Contains channel mode, data trace enable control bits.

Return to [Summary Table](#)

Table 5-1799. Instance Table

Instance Name	Physical Address
MCRC0	3500 0010h

Figure 5-889. MSS_MCRC_CRC_CTRL2 Name Register

31	30	29	28	27	26	25	24
RESERVED5						CH4_MODE	
R						R/W	
0h						0h	
23	22	21	20	19	18	17	16
RESERVED4						CH3_MODE	
R						R/W	
0h						0h	
15	14	13	12	11	10	9	8
RESERVED3						CH2_MODE	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
RESERVED2			CH1_TRACEE N	RESERVED1		CH1_MODE	
R			R/W	R		R/W	
0h			0h	0h		0h	

Table 5-1800. MSS_MCRC_CRC_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:26	RESERVED5	R	0h	
25:24	CH4_MODE	R/W	0h	Channel 4 Mode: 0 0 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register 0 1 = AUTO mode 1 0 = reserved 1 1 = Full-CPU mode
23:18	RESERVED4	R	0h	
17:16	CH3_MODE	R/W	0h	Channel 3 Mode: 0 0 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register 0 1 = AUTO mode 1 0 = reserved 1 1 = Full-CPU mode
15:10	RESERVED3	R	0h	

Table 5-1800. MSS_MCRC_CRC_CTRL2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9:8	CH2_MODE	R/W	0h	Channel 2 Mode: 0 0 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register 0 1 = AUTO mode 1 0 = reserved 1 1 = Full-CPU mode
7:5	RESERVED2	R	0h	
4	CH1_TRACEEN	R/W	0h	Channel 1 Data Trace Enable. When set, the channel is put into data trace mode. The channel snoops on the CPU VBUSM, ITCM, DTCM buses for any read transaction. Any read data on these buses is compressed by the PSA Signature Register. When suspend is on, the PSA Signature Register does not compress any read data on these buses. 0 = Data Trace disable 1 = Data Trace enable
3:2	RESERVED1	R	0h	
1:0	CH1_MODE	R/W	0h	Channel 1 Mode: 0 0 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register 0 1 = AUTO mode 1 0 = reserved 1 1 = Full-CPU mode

5.16.2.4 MSS_MCRC_CRC_INTS Register

5.16.2.4.1 MSS_MCRC_CRC_INTS Register (Offset = 18h) [reset = 0h]

CRC interrupt enable register. Write one to a bit to enable a interrupt.

Return to [Summary Table](#)

Table 5-1801. Instance Table

Instance Name	Physical Address
MCRC0	3500 0018h

Figure 5-890. MSS_MCRC_CRC_INTS Name Register

31	30	29	28	27	26	25	24
RESERVED5			CH4_TIMEOUT ENS	CH4_UNDERE NS	CH4_OVEREN S	CH4_CRCFAIL ENS	RESERVED4
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED4			CH3_TIMEOUT ENS	CH3_UNDERE NS	CH3_OVEREN S	CH3_CRCFAIL ENS	RESERVED3
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED3			CH2_TIMEOUT ENS	CH2_UNDERE NS	CH2_OVEREN S	CH2_CRCFAIL ENS	RESERVED2
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED2			CH1_TIMEOUT ENS	CH1_UNDERE NS	CH1_OVEREN S	CH1_CRCFAIL ENS	RESERVED1
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h

Table 5-1802. MSS_MCRC_CRC_INTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED5	R	0h	
28	CH4_TIMEOUTENS	R/W	0h	Channel 4 Timeout Interrupt Enable Bit. Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable
27	CH4_UNDERENS	R/W	0h	Channel 4 Underrun Interrupt Enable Bit. Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable

Table 5-1802. MSS_MCRC_CRC_INTS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26	CH4_OVERENS	R/W	0h	Channel 4 Overrun Interrupt Enable Bit. Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable
25	CH4_CRCFAILENS	R/W	0h	Channel 4 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable
24:21	RESERVED4	R	0h	
20	CH3_TIMEOUTENS	R/W	0h	Channel 3 Timeout Interrupt Enable Bit. Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable
19	CH3_UNDERENS	R/W	0h	Channel 3 Underrun Interrupt Enable Bit. Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable
18	CH3_OVERENS	R/W	0h	Channel 3 Overrun Interrupt Enable Bit. Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable
17	CH3_CRCFAILENS	R/W	0h	Channel 3 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable
16:13	RESERVED3	R	0h	

Table 5-1802. MSS_MCRC_CRC_INTS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	CH2_TIMEOUTENS	R/W	0h	Channel 2 Timeout Interrupt Enable Bit. Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable
11	CH2_UNDERENS	R/W	0h	Channel 2 Underrun Interrupt Enable Bit. Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable
10	CH2_OVERENS	R/W	0h	Channel 2 Overrun Interrupt Enable Bit. Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable
9	CH2_CRCFAILENS	R/W	0h	Channel 2 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable
8:5	RESERVED2	R	0h	
4	CH1_TIMEOUTENS	R/W	0h	Channel 1 Timeout Interrupt Enable Bit. Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable
3	CH1_UNDERENS	R/W	0h	Channel 1 Underrun Interrupt Enable Bit. Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable
2	CH1_OVERENS	R/W	0h	Channel 1 Overrun Interrupt Enable Bit. Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable

Table 5-1802. MSS_MCRC_CRC_INTS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	CH1_CRCFAILENS	R/W	0h	Channel 1 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable
0	RESERVED1	R	0h	

5.16.2.5 MSS_MCRC_CRC_INTR Register

5.16.2.5.1 MSS_MCRC_CRC_INTR Register (Offset = 20h) [reset = 0h]

CRC interrupt disable register. Write one to a bit to disable a interrupt.

Return to [Summary Table](#)

Table 5-1803. Instance Table

Instance Name	Physical Address
MCRC0	3500 0020h

Figure 5-891. MSS_MCRC_CRC_INTR Name Register

31	30	29	28	27	26	25	24
RESERVED5			CH4_TIMEOUT ENR	CH4_UNDERE NR	CH4_OVEREN R	CH4_CRCFAIL ENR	RESERVED4
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED4			CH3_TIMEOUT ENR	CH3_UNDERE NR	CH3_OVEREN R	CH3_CRCFAIL ENR	RESERVED3
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED3			CH2_TIMEOUT ENR	CH2_UNDERE NR	CH2_OVEREN R	CH2_CRCFAIL ENR	RESERVED2
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED2			CH1_TIMEOUT ENR	CH1_UNDERE NR	CH1_OVEREN R	CH1_CRCFAIL ENR	RESERVED1
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h

Table 5-1804. MSS_MCRC_CRC_INTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED5	R	0h	
28	CH4_TIMEOUTENR	R/W	0h	Channel 4 Timeout Interrupt Disable Bit. Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt disable
27	CH4_UNDERENR	R/W	0h	Channel 4 Underrun Interrupt Disable Bit. Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt disable

Table 5-1804. MSS_MCRC_CRC_INTR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26	CH4_OVERENR	R/W	0h	Channel 4 Overrun Interrupt Disable Bit. Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt disable
25	CH4_CRCFAILENR	R/W	0h	Channel 4 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt disable
24:21	RESERVED4	R	0h	
20	CH3_TIMEOUTENR	R/W	0h	Channel 3 Timeout Interrupt Disable Bit. Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt disable
19	CH3_UNDERENR	R/W	0h	Channel 3 Underrun Interrupt Disable Bit. Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt disable
18	CH3_OVERENR	R/W	0h	Channel 3 Overrun Interrupt Disable Bit. Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt disable
17	CH3_CRCFAILENR	R/W	0h	Channel 3 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt disable
16:13	RESERVED3	R	0h	

Table 5-1804. MSS_MCRC_CRC_INTR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	CH2_TIMEOUTENR	R/W	0h	Channel 2 Timeout Interrupt Disable Bit. Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt disable
11	CH2_UNDERENR	R/W	0h	Channel 2 Underrun Interrupt Disable Bit. Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt disable
10	CH2_OVERENR	R/W	0h	Channel 2 Overrun Interrupt Disable Bit. Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt disable
9	CH2_CRCFAILENR	R/W	0h	Channel 2 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt disable
8:5	RESERVED2	R	0h	
4	CH1_TIMEOUTENR	R/W	0h	Channel 1 Timeout Interrupt Disable Bit. Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt disable
3	CH1_UNDERENR	R/W	0h	Channel 1 Underrun Interrupt Disable Bit. Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt disable

Table 5-1804. MSS_MCRC_CRC_INTR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	CH1_OVERENR	R/W	0h	Channel 1 Overrun Interrupt Disable Bit. Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt disable
1	CH1_CRCFAILNR	R/W	0h	Channel 1 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status [interrupt enable/disable]. User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt disable
0	RESERVED1	R	0h	

5.16.2.6 MSS_MCRC_CRC_STATUS_REG Register

5.16.2.6.1 MSS_MCRC_CRC_STATUS_REG Register (Offset = 28h) [reset = 0h]

CRC interrupt status register. Contains interrupt flags for different types of interrupt.

Return to [Summary Table](#)

Table 5-1805. Instance Table

Instance Name	Physical Address
MCRC0	3500 0028h

Figure 5-892. MSS_MCRC_CRC_STATUS_REG Name Register

31	30	29	28	27	26	25	24
RESERVED5			CH4_TIMEOUT	CH4_UNDER	CH4_OVER	CH4_CRCFAIL	RESERVED4
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED4			CH3_TIMEOUT	CH3_UNDER	CH3_OVER	CH3_CRCFAIL	RESERVED3
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED3			CH2_TIMEOUT	CH2_UNDER	CH2_OVER	CH2_CRCFAIL	RESERVED2
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED2			CH1_TIMEOUT	CH1_UNDER	CH1_OVER	CH1_CRCFAIL	RESERVED1
R			R/W	R/W	R/W	R/W	R
0h			0h	0h	0h	0h	0h

Table 5-1806. MSS_MCRC_CRC_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED5	R	0h	
28	CH4_TIMEOUT	R/W	0h	Channel 4 CRC Timeout Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active
27	CH4_UNDER	R/W	0h	Channel 4 CRC Underrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active
26	CH4_OVER	R/W	0h	Channel 4 CRC Overrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active
25	CH4_CRCFAIL	R/W	0h	Channel 4 CRC Compare Fail Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active
24:21	RESERVED4	R	0h	

Table 5-1806. MSS_MCRC_CRC_STATUS_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	CH3_TIMEOUT	R/W	0h	Channel 3 CRC Timeout Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active
19	CH3_UNDER	R/W	0h	Channel 3 CRC Underrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active
18	CH3_OVER	R/W	0h	Channel 3 CRC Overrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active
17	CH3_CRCFAIL	R/W	0h	Channel 3 CRC Compare Fail Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active
16:13	RESERVED3	R	0h	
12	CH2_TIMEOUT	R/W	0h	Channel 2 CRC Timeout Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active
11	CH2_UNDER	R/W	0h	Channel 2 CRC Underrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active
10	CH2_OVER	R/W	0h	Channel 2 CRC Overrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active
9	CH2_CRCFAIL	R/W	0h	Channel 2 CRC Compare Fail Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active
8:5	RESERVED2	R	0h	
4	CH1_TIMEOUT	R/W	0h	Channel 1 CRC Timeout Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active
3	CH1_UNDER	R/W	0h	Channel 1 CRC Underrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active
2	CH1_OVER	R/W	0h	Channel 1 CRC Overrun Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active
1	CH1_CRCFAIL	R/W	0h	Channel 1 CRC Compare Fail Status Flag. This bit is cleared by Writing a 1 to it only. Writing 0 has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active

Table 5-1806. MSS_MCRC_CRC_STATUS_REG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	RESERVED1	R	0h	

5.16.2.7 MSS_MCRC_CRC_INT_OFFSET_REG Register

5.16.2.7.1 MSS_MCRC_CRC_INT_OFFSET_REG Register (Offset = 30h) [reset = 0h]

Register indicates highest priority pending interrupt vector address.

Return to [Summary Table](#)

Table 5-1807. Instance Table

Instance Name	Physical Address
MCRC0	3500 0030h

Figure 5-893. MSS_MCRC_CRC_INT_OFFSET_REG Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
OFSTREG							
R/W							
0h							

Table 5-1808. MSS_MCRC_CRC_INT_OFFSET_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	
7:0	OFSTREG	R/W	0h	CRC Interrupt Offset. This register indicates the highest priority pending interrupt vector address. Reading the offset register automatically clear the respective interrupt flag.

5.16.2.8 MSS_MCRC_CRC_BUSY Register

5.16.2.8.1 MSS_MCRC_CRC_BUSY Register (Offset = 38h) [reset = 0h]

Register indicates CRC busy flag for each channel.

Return to [Summary Table](#)

Table 5-1809. Instance Table

Instance Name	Physical Address
MCRC0	3500 0038h

Figure 5-894. MSS_MCRC_CRC_BUSY Name Register

31	30	29	28	27	26	25	24
RESERVED4							CH4_BUSY
R							R
0h							0h
23	22	21	20	19	18	17	16
RESERVED3							CH3_BUSY
R							R
0h							0h
15	14	13	12	11	10	9	8
RESERVED2							CH2_BUSY
R							R
0h							0h
7	6	5	4	3	2	1	0
RESERVED1							CH1_BUSY
R							R
0h							0h

Table 5-1810. MSS_MCRC_CRC_BUSY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED4	R	0h	
24	CH4_BUSY	R	0h	Ch4_BUSY. During AUTO mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed.
23:17	RESERVED3	R	0h	
16	CH3_BUSY	R	0h	Ch3_BUSY. During AUTO mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed.
15:9	RESERVED2	R	0h	
8	CH2_BUSY	R	0h	Ch2_BUSY. During AUTO mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed.
7:1	RESERVED1	R	0h	
0	CH1_BUSY	R	0h	CH1_BUSY. During AUTO mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed.

5.16.2.9 MSS_MCRC_CRC_PCOUNT_REG1 Register

5.16.2.9.1 MSS_MCRC_CRC_PCOUNT_REG1 Register (Offset = 40h) [reset = 0h]

Channel 1 preload register for the pattern count.

Return to [Summary Table](#)

Table 5-1811. Instance Table

Instance Name	Physical Address
MCRC0	3500 0040h

Figure 5-895. MSS_MCRC_CRC_PCOUNT_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1				CRC_PAT_COUNT1			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
CRC_PAT_COUNT1							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_PAT_COUNT1							
R/W							
0h							

Table 5-1812. MSS_MCRC_CRC_PCOUNT_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED1	R	0h	
19:0	CRC_PAT_COUNT1	R/W	0h	Channel 1 Pattern Counter Preload Register. This register contains the number of data patterns in one sector to be compressed before a CRC is performed.

5.16.2.10 MSS_MCRC_CRC_SCOUNT_REG1 Register

5.16.2.10.1 MSS_MCRC_CRC_SCOUNT_REG1 Register (Offset = 44h) [reset = 0h]

Channel 1 preload register for the sector count.

Return to [Summary Table](#)

Table 5-1813. Instance Table

Instance Name	Physical Address
MCRC0	3500 0044h

Figure 5-896. MSS_MCRC_CRC_SCOUNT_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_SEC_COUNT1							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_SEC_COUNT1							
R/W							
0h							

Table 5-1814. MSS_MCRC_CRC_SCOUNT_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_SEC_COUNT1	R/W	0h	Channel 1 Sector Counter Preload Register. This register contains the number of sectors in one block of memory.

5.16.2.11 MSS_MCRC_CRC_CURSEC_REG1 Register

5.16.2.11.1 MSS_MCRC_CRC_CURSEC_REG1 Register (Offset = 48h) [reset = 0h]

Channel 1 current sector register contains the sector number which causes CRC failure.

Return to [Summary Table](#)

Table 5-1815. Instance Table

Instance Name	Physical Address
MCRC0	3500 0048h

Figure 5-897. MSS_MCRC_CRC_CURSEC_REG1 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_CURSEC1							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_CURSEC1							
R/W							
0h							

Table 5-1816. MSS_MCRC_CRC_CURSEC_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_CURSEC1	R/W	0h	Channel 1 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated. The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number.

5.16.2.12 MSS_MCRC_CRC_WDTPLD1 Register

5.16.2.12.1 MSS_MCRC_CRC_WDTPLD1 Register (Offset = 4Ch) [reset = 0h]

Channel 1 timeout pre-load value to check if within a given time DMA initiates a block transfer.

Return to [Summary Table](#)

Table 5-1817. Instance Table

Instance Name	Physical Address
MCRC0	3500 004Ch

Figure 5-898. MSS_MCRC_CRC_WDTPLD1 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_WDTPLD1							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_WDTPLD1							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_WDTPLD1							
R/W							
0h							

Table 5-1818. MSS_MCRC_CRC_WDTPLD1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_WDTPLD1	R/W	0h	Channel 1 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns.

5.16.2.13 MSS_MCRC_CRC_BCTOPLD1 Register
5.16.2.13.1 MSS_MCRC_CRC_BCTOPLD1 Register (Offset = 50h) [reset = 0h]

Channel 1 timeout pre-load value to check if one block of patterns are compressed with a given time.

Return to [Summary Table](#)

Table 5-1819. Instance Table

Instance Name	Physical Address
MCRC0	3500 0050h

Figure 5-899. MSS_MCRC_CRC_BCTOPLD1 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_BCTOPLD1							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_BCTOPLD1							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_BCTOPLD1							
R/W							
0h							

Table 5-1820. MSS_MCRC_CRC_BCTOPLD1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_BCTOPLD1	R/W	0h	Channel 1 Block Complete Timeout Counter Preload Register. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.

5.16.2.14 MSS_MCRC_PSA_SIGREGL1 Register

5.16.2.14.1 MSS_MCRC_PSA_SIGREGL1 Register (Offset = 60h) [reset = 0h]

Channel 1 PSA signature low register.

Return to [Summary Table](#)

Table 5-1821. Instance Table

Instance Name	Physical Address
MCRC0	3500 0060h

Figure 5-900. MSS_MCRC_PSA_SIGREGL1 Name Register

31	30	29	28	27	26	25	24
PSASIG1_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
PSASIG1_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
PSASIG1_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
PSASIG1_31_0							
R/W							
0h							

Table 5-1822. MSS_MCRC_PSA_SIGREGL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASIG1_31_0	R/W	0h	Channel 1 PSA Signature Low Register. This register contains the value stored at PSASIG1[31:0] register.

5.16.2.15 MSS_MCRC_PSA_SIGREGH1 Register
5.16.2.15.1 MSS_MCRC_PSA_SIGREGH1 Register (Offset = 64h) [reset = 0h]

Channel 1 PSA signature high register.

 Return to [Summary Table](#)
Table 5-1823. Instance Table

Instance Name	Physical Address
MCRC0	3500 0064h

Figure 5-901. MSS_MCRC_PSA_SIGREGH1 Name Register

31	30	29	28	27	26	25	24
PSA_SIG1_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
PSA_SIG1_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
PSA_SIG1_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
PSA_SIG1_63_32							
R/W							
0h							

Table 5-1824. MSS_MCRC_PSA_SIGREGH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSA_SIG1_63_32	R/W	0h	Channel 1 PSA Signature High Register. This register contains the value stored at PSASIG1[63:32] register.

5.16.2.16 MSS_MCRC_CRC_REGL1 Register

5.16.2.16.1 MSS_MCRC_CRC_REGL1 Register (Offset = 68h) [reset = 0h]

Channel 1 CRC value low register.

Return to [Summary Table](#)

Table 5-1825. Instance Table

Instance Name	Physical Address
MCRC0	3500 0068h

Figure 5-902. MSS_MCRC_CRC_REGL1 Name Register

31	30	29	28	27	26	25	24
CRC1_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC1_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC1_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC1_31_0							
R/W							
0h							

Table 5-1826. MSS_MCRC_CRC_REGL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC1_31_0	R/W	0h	Channel 1 CRC Value Low Register. This register contains the current known good signature value stored at CRC1[31:0] register.

5.16.2.17 MSS_MCRC_CRC_REGH1 Register

5.16.2.17.1 MSS_MCRC_CRC_REGH1 Register (Offset = 6Ch) [reset = 0h]

Channel 1 CRC value high register.

Return to [Summary Table](#)

Table 5-1827. Instance Table

Instance Name	Physical Address
MCRC0	3500 006Ch

Figure 5-903. MSS_MCRC_CRC_REGH1 Name Register

31	30	29	28	27	26	25	24
CRC1_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC1_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC1_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC1_63_32							
R/W							
0h							

Table 5-1828. MSS_MCRC_CRC_REGH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC1_63_32	R/W	0h	Channel 1 CRC Value High Register. This register contains the current known good signature value stored at CRC1[63:32] register.

5.16.2.18 MSS_MCRC_PSA_SECSIGREGL1 Register

5.16.2.18.1 MSS_MCRC_PSA_SECSIGREGL1 Register (Offset = 70h) [reset = 0h]

Channel 1 PSA sector signature low register.

Return to [Summary Table](#)

Table 5-1829. Instance Table

Instance Name	Physical Address
MCRC0	3500 0070h

Figure 5-904. MSS_MCRC_PSA_SECSIGREGL1 Name Register

31	30	29	28	27	26	25	24
PSASECSIG1_31_0							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG1_31_0							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG1_31_0							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG1_31_0							
R							
0h							

Table 5-1830. MSS_MCRC_PSA_SECSIGREGL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG1_31_0	R	0h	Channel 1 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG1[31:0] register.

5.16.2.19 MSS_MCRC_PSA_SECSIGREGH1 Register
5.16.2.19.1 MSS_MCRC_PSA_SECSIGREGH1 Register (Offset = 74h) [reset = 0h]

Channel 1 PSA sector signature high regis-ter.

 Return to [Summary Table](#)
Table 5-1831. Instance Table

Instance Name	Physical Address
MCRC0	3500 0074h

Figure 5-905. MSS_MCRC_PSA_SECSIGREGH1 Name Register

31	30	29	28	27	26	25	24
PSASECSIG1_63_32							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG1_63_32							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG1_63_32							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG1_63_32							
R							
0h							

Table 5-1832. MSS_MCRC_PSA_SECSIGREGH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG1_63_32	R	0h	Channel 1 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG1[63:32] register.

5.16.2.20 MSS_MCRC_RAW_DATAREGL1 Register

5.16.2.20.1 MSS_MCRC_RAW_DATAREGL1 Register (Offset = 78h) [reset = 0h]

Channel 1 un-compressed raw data low register.

Return to [Summary Table](#)

Table 5-1833. Instance Table

Instance Name	Physical Address
MCRC0	3500 0078h

Figure 5-906. MSS_MCRC_RAW_DATAREGL1 Name Register

31	30	29	28	27	26	25	24
RAW_DATA1_31_0							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA1_31_0							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA1_31_0							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA1_31_0							
R							
0h							

Table 5-1834. MSS_MCRC_RAW_DATAREGL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA1_31_0	R	0h	Channel 1 Raw Data Low Register. This register contains bit 31:0 of the un-compressed raw data.

5.16.2.21 MSS_MCRC_RAW_DATAREGH1 Register

5.16.2.21.1 MSS_MCRC_RAW_DATAREGH1 Register (Offset = 7Ch) [reset = 0h]

Channel 1 un-compressed raw data high register.

Return to [Summary Table](#)

Table 5-1835. Instance Table

Instance Name	Physical Address
MCRC0	3500 007Ch

Figure 5-907. MSS_MCRC_RAW_DATAREGH1 Name Register

31	30	29	28	27	26	25	24
RAW_DATA1_63_32							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA1_63_32							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA1_63_32							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA1_63_32							
R							
0h							

Table 5-1836. MSS_MCRC_RAW_DATAREGH1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA1_63_32	R	0h	Channel 1 Raw Data High Register. This register contains bit 63:32 of the un-compressed raw data.

5.16.2.22 MSS_MCRC_CRC_PCOUNT_REG2 Register

5.16.2.22.1 MSS_MCRC_CRC_PCOUNT_REG2 Register (Offset = 80h) [reset = 0h]

Channel 2 preload register for the pattern count.

Return to [Summary Table](#)

Table 5-1837. Instance Table

Instance Name	Physical Address
MCRC0	3500 0080h

Figure 5-908. MSS_MCRC_CRC_PCOUNT_REG2 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1				CRC_PAT_COUNT2			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
CRC_PAT_COUNT2							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_PAT_COUNT2							
R/W							
0h							

Table 5-1838. MSS_MCRC_CRC_PCOUNT_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED1	R	0h	
19:0	CRC_PAT_COUNT2	R/W	0h	Channel 2 Pattern Counter Preload Register. This register contains the number of data patterns in one sector to be compressed before a CRC is performed.

5.16.2.23 MSS_MCRC_CRC_SCOUNT_REG2 Register

5.16.2.23.1 MSS_MCRC_CRC_SCOUNT_REG2 Register (Offset = 84h) [reset = 0h]

Channel 2 preload register for the sector count.

Return to [Summary Table](#)

Table 5-1839. Instance Table

Instance Name	Physical Address
MCRC0	3500 0084h

Figure 5-909. MSS_MCRC_CRC_SCOUNT_REG2 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_SEC_COUNT2							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_SEC_COUNT2							
R/W							
0h							

Table 5-1840. MSS_MCRC_CRC_SCOUNT_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_SEC_COUNT2	R/W	0h	Channel 2 Sector Counter Preload Register. This register contains the number of sectors in one block of memory.

5.16.2.24 MSS_MCRC_CRC_CURSEC_REG2 Register

5.16.2.24.1 MSS_MCRC_CRC_CURSEC_REG2 Register (Offset = 88h) [reset = 0h]

Channel 2 current sector register contains the sector number which causes CRC fail-ure.

Return to [Summary Table](#)

Table 5-1841. Instance Table

Instance Name	Physical Address
MCRC0	3500 0088h

Figure 5-910. MSS_MCRC_CRC_CURSEC_REG2 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_CURSEC2							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_CURSEC2							
R/W							
0h							

Table 5-1842. MSS_MCRC_CRC_CURSEC_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_CURSEC2	R/W	0h	Channel 2 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated. The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number.

5.16.2.25 MSS_MCRC_CRC_WDTPLD2 Register

5.16.2.25.1 MSS_MCRC_CRC_WDTPLD2 Register (Offset = 8Ch) [reset = 0h]

Channel 2 timeout pre-load value to check if within a given time DMA initiates a block transfer.

Return to [Summary Table](#)

Table 5-1843. Instance Table

Instance Name	Physical Address
MCRC0	3500 008Ch

Figure 5-911. MSS_MCRC_CRC_WDTPLD2 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_WDTPLD2							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_WDTPLD2							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_WDTPLD2							
R/W							
0h							

Table 5-1844. MSS_MCRC_CRC_WDTPLD2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_WDTPLD2	R/W	0h	Channel 2 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns.

5.16.2.26 MSS_MCRC_CRC_BCTOPLD2 Register

5.16.2.26.1 MSS_MCRC_CRC_BCTOPLD2 Register (Offset = 90h) [reset = 0h]

Channel 2 timeout pre-load value to check if one block of patterns are compressed with a given time.

Return to [Summary Table](#)

Table 5-1845. Instance Table

Instance Name	Physical Address
MCRC0	3500 0090h

Figure 5-912. MSS_MCRC_CRC_BCTOPLD2 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_BCTOPLD2							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_BCTOPLD2							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_BCTOPLD2							
R/W							
0h							

Table 5-1846. MSS_MCRC_CRC_BCTOPLD2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_BCTOPLD2	R/W	0h	Channel 2 Block Complete Timeout Counter Preload Register. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.

5.16.2.27 MSS_MCRC_PSA_SIGREGL2 Register

5.16.2.27.1 MSS_MCRC_PSA_SIGREGL2 Register (Offset = A0h) [reset = 0h]

Channel 2 PSA signature low register.

Return to [Summary Table](#)

Table 5-1847. Instance Table

Instance Name	Physical Address
MCRC0	3500 00A0h

Figure 5-913. MSS_MCRC_PSA_SIGREGL2 Name Register

31	30	29	28	27	26	25	24
PSASIG2_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
PSASIG2_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
PSASIG2_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
PSASIG2_31_0							
R/W							
0h							

Table 5-1848. MSS_MCRC_PSA_SIGREGL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASIG2_31_0	R/W	0h	Channel 2 PSA Signature Low Register. This register contains the value stored at PSASIG2[31:0] register.

5.16.2.28 MSS_MCRC_PSA_SIGREGH2 Register

5.16.2.28.1 MSS_MCRC_PSA_SIGREGH2 Register (Offset = A4h) [reset = 0h]

Channel 2 PSA signature high register.

Return to [Summary Table](#)

Table 5-1849. Instance Table

Instance Name	Physical Address
MCRC0	3500 00A4h

Figure 5-914. MSS_MCRC_PSA_SIGREGH2 Name Register

31	30	29	28	27	26	25	24
PSA_SIG2_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
PSA_SIG2_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
PSA_SIG2_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
PSA_SIG2_63_32							
R/W							
0h							

Table 5-1850. MSS_MCRC_PSA_SIGREGH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSA_SIG2_63_32	R/W	0h	Channel 2 PSA Signature High Register. This register contains the value stored at PSASIG2[63:32] register.

5.16.2.29 MSS_MCRC_CRC_REGL2 Register

5.16.2.29.1 MSS_MCRC_CRC_REGL2 Register (Offset = A8h) [reset = 0h]

Channel 2 CRC value low register.

Return to [Summary Table](#)

Table 5-1851. Instance Table

Instance Name	Physical Address
MCRC0	3500 00A8h

Figure 5-915. MSS_MCRC_CRC_REGL2 Name Register

31	30	29	28	27	26	25	24
CRC2_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC2_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC2_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC2_31_0							
R/W							
0h							

Table 5-1852. MSS_MCRC_CRC_REGL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC2_31_0	R/W	0h	Channel 2 CRC Value Low Register. This register contains the current known good signature value stored at CRC2[31:0] register.

5.16.2.30 MSS_MCRC_CRC_REGH2 Register

5.16.2.30.1 MSS_MCRC_CRC_REGH2 Register (Offset = ACh) [reset = 0h]

Channel 2 CRC value high register.

Return to [Summary Table](#)

Table 5-1853. Instance Table

Instance Name	Physical Address
MCRC0	3500 00ACh

Figure 5-916. MSS_MCRC_CRC_REGH2 Name Register

31	30	29	28	27	26	25	24
CRC2_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC2_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC2_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC2_63_32							
R/W							
0h							

Table 5-1854. MSS_MCRC_CRC_REGH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC2_63_32	R/W	0h	Channel 2 CRC Value High Register. This register contains the current known good signature value stored at CRC2[63:32] register.

5.16.2.31 MSS_MCRC_PSA_SECSIGREGL2 Register
5.16.2.31.1 MSS_MCRC_PSA_SECSIGREGL2 Register (Offset = B0h) [reset = 0h]

Channel 2 PSA sector signature low register.

 Return to [Summary Table](#)
Table 5-1855. Instance Table

Instance Name	Physical Address
MCRC0	3500 00B0h

Figure 5-917. MSS_MCRC_PSA_SECSIGREGL2 Name Register

31	30	29	28	27	26	25	24
PSASECSIG2_31_0							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG2_31_0							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG2_31_0							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG2_31_0							
R							
0h							

Table 5-1856. MSS_MCRC_PSA_SECSIGREGL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG2_31_0	R	0h	Channel 2 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG2[31:0] register.

5.16.2.32 MSS_MCRC_PSA_SECSIGREGH2 Register

5.16.2.32.1 MSS_MCRC_PSA_SECSIGREGH2 Register (Offset = B4h) [reset = 0h]

Channel 2 PSA sector signature high regis-ter.

Return to [Summary Table](#)

Table 5-1857. Instance Table

Instance Name	Physical Address
MCRC0	3500 00B4h

Figure 5-918. MSS_MCRC_PSA_SECSIGREGH2 Name Register

31	30	29	28	27	26	25	24
PSASECSIG2_63_32							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG2_63_32							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG2_63_32							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG2_63_32							
R							
0h							

Table 5-1858. MSS_MCRC_PSA_SECSIGREGH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG2_63_32	R	0h	Channel 2 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG2[63:32] register.

5.16.2.33 MSS_MCRC_RAW_DATAREGL2 Register

5.16.2.33.1 MSS_MCRC_RAW_DATAREGL2 Register (Offset = B8h) [reset = 0h]

Channel 2 un-compressed raw data low register.

Return to [Summary Table](#)

Table 5-1859. Instance Table

Instance Name	Physical Address
MCRC0	3500 00B8h

Figure 5-919. MSS_MCRC_RAW_DATAREGL2 Name Register

31	30	29	28	27	26	25	24
RAW_DATA2_31_0							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA2_31_0							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA2_31_0							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA2_31_0							
R							
0h							

Table 5-1860. MSS_MCRC_RAW_DATAREGL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA2_31_0	R	0h	Channel 2 Raw Data Low Register. This register contains bit 31:0 of the un-compressed raw data.

5.16.2.34 MSS_MCRC_RAW_DATAREGH2 Register

5.16.2.34.1 MSS_MCRC_RAW_DATAREGH2 Register (Offset = BCh) [reset = 0h]

Channel 2 un-compressed raw data high Register.

Return to [Summary Table](#)

Table 5-1861. Instance Table

Instance Name	Physical Address
MCRC0	3500 00BCh

Figure 5-920. MSS_MCRC_RAW_DATAREGH2 Name Register

31	30	29	28	27	26	25	24
RAW_DATA2_63_32							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA2_63_32							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA2_63_32							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA2_63_32							
R							
0h							

Table 5-1862. MSS_MCRC_RAW_DATAREGH2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA2_63_32	R	0h	Channel 2 Raw Data High Register. This register contains bit 63:32 of the un-compressed raw data.

5.16.2.35 MSS_MCRC_CRC_PCOUNT_REG3 Register
5.16.2.35.1 MSS_MCRC_CRC_PCOUNT_REG3 Register (Offset = C0h) [reset = 0h]

Channel 3 preload register for the pattern count.

Return to [Summary Table](#)

Table 5-1863. Instance Table

Instance Name	Physical Address
MCRC0	3500 00C0h

Figure 5-921. MSS_MCRC_CRC_PCOUNT_REG3 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1				CRC_PAT_COUNT3			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
CRC_PAT_COUNT3							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_PAT_COUNT3							
R/W							
0h							

Table 5-1864. MSS_MCRC_CRC_PCOUNT_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED1	R	0h	
19:0	CRC_PAT_COUNT3	R/W	0h	Channel 3 Pattern Counter Preload Register. This register contains the number of data patterns in one sector to be compressed before a CRC is performed.

5.16.2.36 MSS_MCRC_CRC_COUNT_REG3 Register

5.16.2.36.1 MSS_MCRC_CRC_COUNT_REG3 Register (Offset = C4h) [reset = 0h]

Channel 3 preload register for the sector count.

Return to [Summary Table](#)

Table 5-1865. Instance Table

Instance Name	Physical Address
MCRC0	3500 00C4h

Figure 5-922. MSS_MCRC_CRC_COUNT_REG3 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_SEC_COUNT3							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_SEC_COUNT3							
R/W							
0h							

Table 5-1866. MSS_MCRC_CRC_COUNT_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_SEC_COUNT3	R/W	0h	Channel 3 Sector Counter Preload Register. This register contains the number of sectors in one block of memory.

5.16.2.37 MSS_MCRC_CRC_CURSEC_REG3 Register

5.16.2.37.1 MSS_MCRC_CRC_CURSEC_REG3 Register (Offset = C8h) [reset = 0h]

Channel 3 current sector register contains the sector number which causes CRC fail-ure.

Return to [Summary Table](#)

Table 5-1867. Instance Table

Instance Name	Physical Address
MCRC0	3500 00C8h

Figure 5-923. MSS_MCRC_CRC_CURSEC_REG3 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_CURSEC3							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_CURSEC3							
R/W							
0h							

Table 5-1868. MSS_MCRC_CRC_CURSEC_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_CURSEC3	R/W	0h	Channel 3 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated. The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number.

5.16.2.38 MSS_MCRC_CRC_WDTPLD3 Register

5.16.2.38.1 MSS_MCRC_CRC_WDTPLD3 Register (Offset = CCh) [reset = 0h]

Channel 3 timeout pre-load value to check if within a given time DMA initiates a block transfer.

Return to [Summary Table](#)

Table 5-1869. Instance Table

Instance Name	Physical Address
MCRC0	3500 00CCh

Figure 5-924. MSS_MCRC_CRC_WDTPLD3 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_WDTPLD3							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_WDTPLD3							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_WDTPLD3							
R/W							
0h							

Table 5-1870. MSS_MCRC_CRC_WDTPLD3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_WDTPLD3	R/W	0h	Channel 3 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns.

5.16.2.39 MSS_MCRC_CRC_BCTOPLD3 Register
5.16.2.39.1 MSS_MCRC_CRC_BCTOPLD3 Register (Offset = D0h) [reset = 0h]

Channel 3 timeout pre-load value to check if one block of patterns are compressed with a given time.

Return to [Summary Table](#)

Table 5-1871. Instance Table

Instance Name	Physical Address
MCRC0	3500 00D0h

Figure 5-925. MSS_MCRC_CRC_BCTOPLD3 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_BCTOPLD3							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_BCTOPLD3							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_BCTOPLD3							
R/W							
0h							

Table 5-1872. MSS_MCRC_CRC_BCTOPLD3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_BCTOPLD3	R/W	0h	Channel 3 Block Complete Timeout Counter Preload Register. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.

5.16.2.40 MSS_MCRC_PSA_SIGREGL3 Register

5.16.2.40.1 MSS_MCRC_PSA_SIGREGL3 Register (Offset = E0h) [reset = 0h]

Channel 3 PSA signature low register.

Return to [Summary Table](#)

Table 5-1873. Instance Table

Instance Name	Physical Address
MCRC0	3500 00E0h

Figure 5-926. MSS_MCRC_PSA_SIGREGL3 Name Register

31	30	29	28	27	26	25	24
PSASIG3_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
PSASIG3_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
PSASIG3_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
PSASIG3_31_0							
R/W							
0h							

Table 5-1874. MSS_MCRC_PSA_SIGREGL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASIG3_31_0	R/W	0h	Channel 3 PSA Signature Low Register. This register contains the value stored at PSASIG2[31:0] register.

5.16.2.41 MSS_MCRC_PSA_SIGREGH3 Register
5.16.2.41.1 MSS_MCRC_PSA_SIGREGH3 Register (Offset = E4h) [reset = 0h]

Channel 3 PSA signature high register.

 Return to [Summary Table](#)
Table 5-1875. Instance Table

Instance Name	Physical Address
MCRC0	3500 00E4h

Figure 5-927. MSS_MCRC_PSA_SIGREGH3 Name Register

31	30	29	28	27	26	25	24
PSA_SIG3_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
PSA_SIG3_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
PSA_SIG3_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
PSA_SIG3_63_32							
R/W							
0h							

Table 5-1876. MSS_MCRC_PSA_SIGREGH3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSA_SIG3_63_32	R/W	0h	Channel 3 PSA Signature High Register. This register contains the value stored at PSASIG2[63:32] register.

5.16.2.42 MSS_MCRC_CRC_REGL3 Register

5.16.2.42.1 MSS_MCRC_CRC_REGL3 Register (Offset = E8h) [reset = 0h]

Channel 3 CRC value low register.

Return to [Summary Table](#)

Table 5-1877. Instance Table

Instance Name	Physical Address
MCRC0	3500 00E8h

Figure 5-928. MSS_MCRC_CRC_REGL3 Name Register

31	30	29	28	27	26	25	24
CRC3_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC3_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC3_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC3_31_0							
R/W							
0h							

Table 5-1878. MSS_MCRC_CRC_REGL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC3_31_0	R/W	0h	Channel 3 CRC Value Low Register. This register contains the current known good signature value stored at CRC2[31:0] register.

5.16.2.43 MSS_MCRC_CRC_REGH3 Register

5.16.2.43.1 MSS_MCRC_CRC_REGH3 Register (Offset = ECh) [reset = 0h]

Channel 3 CRC value high register.

Return to [Summary Table](#)

Table 5-1879. Instance Table

Instance Name	Physical Address
MCRC0	3500 00ECh

Figure 5-929. MSS_MCRC_CRC_REGH3 Name Register

31	30	29	28	27	26	25	24
CRC3_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC3_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC3_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC3_63_32							
R/W							
0h							

Table 5-1880. MSS_MCRC_CRC_REGH3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC3_63_32	R/W	0h	Channel 3 CRC Value High Register. This register contains the current known good signature value stored at CRC2[63:32] register.

5.16.2.44 MSS_MCRC_PSA_SECSIGREGL3 Register

5.16.2.44.1 MSS_MCRC_PSA_SECSIGREGL3 Register (Offset = F0h) [reset = 0h]

Channel 3 PSA sector signature low register.

Return to [Summary Table](#)

Table 5-1881. Instance Table

Instance Name	Physical Address
MCRC0	3500 00F0h

Figure 5-930. MSS_MCRC_PSA_SECSIGREGL3 Name Register

31	30	29	28	27	26	25	24
PSASECSIG3_31_0							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG3_31_0							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG3_31_0							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG3_31_0							
R							
0h							

Table 5-1882. MSS_MCRC_PSA_SECSIGREGL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG3_31_0	R	0h	Channel 3 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG2[31:0] register.

5.16.2.45 MSS_MCRC_PSA_SECSIGREGH3 Register

5.16.2.45.1 MSS_MCRC_PSA_SECSIGREGH3 Register (Offset = F4h) [reset = 0h]

Channel 3 PSA sector signature high regis-ter.

Return to [Summary Table](#)

Table 5-1883. Instance Table

Instance Name	Physical Address
MCRC0	3500 00F4h

Figure 5-931. MSS_MCRC_PSA_SECSIGREGH3 Name Register

31	30	29	28	27	26	25	24
PSASECSIG3_63_32							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG3_63_32							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG3_63_32							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG3_63_32							
R							
0h							

Table 5-1884. MSS_MCRC_PSA_SECSIGREGH3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG3_63_32	R	0h	Channel 3 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG2[63:32] register.

5.16.2.46 MSS_MCRC_RAW_DATAREGL3 Register

5.16.2.46.1 MSS_MCRC_RAW_DATAREGL3 Register (Offset = F8h) [reset = 0h]

Channel 3 un-compressed raw data low register.

Return to [Summary Table](#)

Table 5-1885. Instance Table

Instance Name	Physical Address
MCRC0	3500 00F8h

Figure 5-932. MSS_MCRC_RAW_DATAREGL3 Name Register

31	30	29	28	27	26	25	24
RAW_DATA3_31_0							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA3_31_0							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA3_31_0							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA3_31_0							
R							
0h							

Table 5-1886. MSS_MCRC_RAW_DATAREGL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA3_31_0	R	0h	Channel 3 Raw Data Low Register. This register contains bit 31:0 of the un-compressed raw data.

5.16.2.47 MSS_MCRC_RAW_DATAREGH3 Register

5.16.2.47.1 MSS_MCRC_RAW_DATAREGH3 Register (Offset = FCh) [reset = 0h]

Channel 3 un-compressed raw data high Register.

Return to [Summary Table](#)

Table 5-1887. Instance Table

Instance Name	Physical Address
MCRC0	3500 00FCh

Figure 5-933. MSS_MCRC_RAW_DATAREGH3 Name Register

31	30	29	28	27	26	25	24
RAW_DATA3_63_32							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA3_63_32							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA3_63_32							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA3_63_32							
R							
0h							

Table 5-1888. MSS_MCRC_RAW_DATAREGH3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA3_63_32	R	0h	Channel 3 Raw Data High Register. This register contains bit 63:32 of the un-compressed raw data.

5.16.2.48 MSS_MCRC_CRC_PCOUNT_REG4 Register

5.16.2.48.1 MSS_MCRC_CRC_PCOUNT_REG4 Register (Offset = 100h) [reset = 0h]

Channel 4 preload register for the pattern count.

Return to [Summary Table](#)

Table 5-1889. Instance Table

Instance Name	Physical Address
MCRC0	3500 0100h

Figure 5-934. MSS_MCRC_CRC_PCOUNT_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1				CRC_PAT_COUNT4			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
CRC_PAT_COUNT4							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_PAT_COUNT4							
R/W							
0h							

Table 5-1890. MSS_MCRC_CRC_PCOUNT_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED1	R	0h	
19:0	CRC_PAT_COUNT4	R/W	0h	Channel 4 Pattern Counter Preload Register. This register contains the number of data patterns in one sector to be compressed before a CRC is performed.

5.16.2.49 MSS_MCRC_CRC_SCOUNT_REG4 Register

5.16.2.49.1 MSS_MCRC_CRC_SCOUNT_REG4 Register (Offset = 104h) [reset = 0h]

Channel 4 preload register for the sector count.

Return to [Summary Table](#)

Table 5-1891. Instance Table

Instance Name	Physical Address
MCRC0	3500 0104h

Figure 5-935. MSS_MCRC_CRC_SCOUNT_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_SEC_COUNT4							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_SEC_COUNT4							
R/W							
0h							

Table 5-1892. MSS_MCRC_CRC_SCOUNT_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_SEC_COUNT4	R/W	0h	Channel 4 Sector Counter Preload Register. This register contains the number of sectors in one block of memory.

5.16.2.50 MSS_MCRC_CRC_CURSEC_REG4 Register

5.16.2.50.1 MSS_MCRC_CRC_CURSEC_REG4 Register (Offset = 108h) [reset = 0h]

Channel 4 current sector register contains the sector number which causes CRC fail-ure.

Return to [Summary Table](#)

Table 5-1893. Instance Table

Instance Name	Physical Address
MCRC0	3500 0108h

Figure 5-936. MSS_MCRC_CRC_CURSEC_REG4 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
CRC_CURSEC4							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_CURSEC4							
R/W							
0h							

Table 5-1894. MSS_MCRC_CRC_CURSEC_REG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	
15:0	CRC_CURSEC4	R/W	0h	Channel 4 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated. The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number.

5.16.2.51 MSS_MCRC_CRC_WDTPLD4 Register

5.16.2.51.1 MSS_MCRC_CRC_WDTPLD4 Register (Offset = 10Ch) [reset = 0h]

Channel 4 timeout pre-load value to check if within a given time DMA initiates a block transfer.

Return to [Summary Table](#)

Table 5-1895. Instance Table

Instance Name	Physical Address
MCRC0	3500 010Ch

Figure 5-937. MSS_MCRC_CRC_WDTPLD4 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_WDTPLD4							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_WDTPLD4							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_WDTPLD4							
R/W							
0h							

Table 5-1896. MSS_MCRC_CRC_WDTPLD4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_WDTPLD4	R/W	0h	Channel 4 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns.

5.16.2.52 MSS_MCRC_CRC_BCTOPLD4 Register

5.16.2.52.1 MSS_MCRC_CRC_BCTOPLD4 Register (Offset = 110h) [reset = 0h]

Channel 4 timeout pre-load value to check if one block of patterns are compressed with a given time.

Return to [Summary Table](#)

Table 5-1897. Instance Table

Instance Name	Physical Address
MCRC0	3500 0110h

Figure 5-938. MSS_MCRC_CRC_BCTOPLD4 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
CRC_BCTOPLD4							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC_BCTOPLD4							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC_BCTOPLD4							
R/W							
0h							

Table 5-1898. MSS_MCRC_CRC_BCTOPLD4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED1	R	0h	
23:0	CRC_BCTOPLD4	R/W	0h	Channel 4 Block Complete Timeout Counter Preload Register. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.

5.16.2.53 MSS_MCRC_PSA_SIGREGL4 Register

5.16.2.53.1 MSS_MCRC_PSA_SIGREGL4 Register (Offset = 120h) [reset = 0h]

Channel 4 PSA signature low register.

Return to [Summary Table](#)

Table 5-1899. Instance Table

Instance Name	Physical Address
MCRC0	3500 0120h

Figure 5-939. MSS_MCRC_PSA_SIGREGL4 Name Register

31	30	29	28	27	26	25	24
PSASIG4_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
PSASIG4_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
PSASIG4_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
PSASIG4_31_0							
R/W							
0h							

Table 5-1900. MSS_MCRC_PSA_SIGREGL4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASIG4_31_0	R/W	0h	Channel 4 PSA Signature Low Register. This register contains the value stored at PSASIG2[31:0] register.

5.16.2.54 MSS_MCRC_PSA_SIGREGH4 Register

5.16.2.54.1 MSS_MCRC_PSA_SIGREGH4 Register (Offset = 124h) [reset = 0h]

Channel 4 PSA signature high register.

Return to [Summary Table](#)

Table 5-1901. Instance Table

Instance Name	Physical Address
MCRC0	3500 0124h

Figure 5-940. MSS_MCRC_PSA_SIGREGH4 Name Register

31	30	29	28	27	26	25	24
PSA_SIG4_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
PSA_SIG4_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
PSA_SIG4_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
PSA_SIG4_63_32							
R/W							
0h							

Table 5-1902. MSS_MCRC_PSA_SIGREGH4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSA_SIG4_63_32	R/W	0h	Channel 4 PSA Signature High Register. This register contains the value stored at PSASIG2[63:32] register.

5.16.2.55 MSS_MCRC_CRC_REGL4 Register

5.16.2.55.1 MSS_MCRC_CRC_REGL4 Register (Offset = 128h) [reset = 0h]

Channel 4 CRC value low register.

Return to [Summary Table](#)

Table 5-1903. Instance Table

Instance Name	Physical Address
MCRC0	3500 0128h

Figure 5-941. MSS_MCRC_CRC_REGL4 Name Register

31	30	29	28	27	26	25	24
CRC4_31_0							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC4_31_0							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC4_31_0							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC4_31_0							
R/W							
0h							

Table 5-1904. MSS_MCRC_CRC_REGL4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC4_31_0	R/W	0h	Channel 4 CRC Value Low Register. This register contains the current known good signature value stored at CRC2[31:0] register.

5.16.2.56 MSS_MCRC_CRC_REGH4 Register

5.16.2.56.1 MSS_MCRC_CRC_REGH4 Register (Offset = 12Ch) [reset = 0h]

Channel 4 CRC value high register.

Return to [Summary Table](#)

Table 5-1905. Instance Table

Instance Name	Physical Address
MCRC0	3500 012Ch

Figure 5-942. MSS_MCRC_CRC_REGH4 Name Register

31	30	29	28	27	26	25	24
CRC4_63_32							
R/W							
0h							
23	22	21	20	19	18	17	16
CRC4_63_32							
R/W							
0h							
15	14	13	12	11	10	9	8
CRC4_63_32							
R/W							
0h							
7	6	5	4	3	2	1	0
CRC4_63_32							
R/W							
0h							

Table 5-1906. MSS_MCRC_CRC_REGH4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CRC4_63_32	R/W	0h	Channel 4 CRC Value High Register. This register contains the current known good signature value stored at CRC2[63:32] register.

5.16.2.57 MSS_MCRC_PSA_SECSIGREGL4 Register
5.16.2.57.1 MSS_MCRC_PSA_SECSIGREGL4 Register (Offset = 130h) [reset = 0h]

Channel 4 PSA sector signature low register.

 Return to [Summary Table](#)
Table 5-1907. Instance Table

Instance Name	Physical Address
MCRC0	3500 0130h

Figure 5-943. MSS_MCRC_PSA_SECSIGREGL4 Name Register

31	30	29	28	27	26	25	24
PSASECSIG4_31_0							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG4_31_0							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG4_31_0							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG4_31_0							
R							
0h							

Table 5-1908. MSS_MCRC_PSA_SECSIGREGL4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG4_31_0	R	0h	Channel 4 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG2[31:0] register.

5.16.2.58 MSS_MCRC_PSA_SECSIGREGH4 Register

5.16.2.58.1 MSS_MCRC_PSA_SECSIGREGH4 Register (Offset = 134h) [reset = 0h]

Channel 4 PSA sector signature high regis-ter.

Return to [Summary Table](#)

Table 5-1909. Instance Table

Instance Name	Physical Address
MCRC0	3500 0134h

Figure 5-944. MSS_MCRC_PSA_SECSIGREGH4 Name Register

31	30	29	28	27	26	25	24
PSASECSIG4_63_32							
R							
0h							
23	22	21	20	19	18	17	16
PSASECSIG4_63_32							
R							
0h							
15	14	13	12	11	10	9	8
PSASECSIG4_63_32							
R							
0h							
7	6	5	4	3	2	1	0
PSASECSIG4_63_32							
R							
0h							

Table 5-1910. MSS_MCRC_PSA_SECSIGREGH4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PSASECSIG4_63_32	R	0h	Channel 4 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG2[63:32] register.

5.16.2.59 MSS_MCRC_RAW_DATAREGL4 Register
5.16.2.59.1 MSS_MCRC_RAW_DATAREGL4 Register (Offset = 138h) [reset = 0h]

Channel 4 un-compressed raw data low register.

 Return to [Summary Table](#)
Table 5-1911. Instance Table

Instance Name	Physical Address
MCRC0	3500 0138h

Figure 5-945. MSS_MCRC_RAW_DATAREGL4 Name Register

31	30	29	28	27	26	25	24
RAW_DATA4_31_0							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA4_31_0							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA4_31_0							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA4_31_0							
R							
0h							

Table 5-1912. MSS_MCRC_RAW_DATAREGL4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA4_31_0	R	0h	Channel 4 Raw Data Low Register. This register contains bit 31:0 of the un-compressed raw data.

5.16.2.60 MSS_MCRC_RAW_DATAREGH4 Register

5.16.2.60.1 MSS_MCRC_RAW_DATAREGH4 Register (Offset = 13Ch) [reset = 0h]

Channel 4 un-compressed raw data high Register.

Return to [Summary Table](#)

Table 5-1913. Instance Table

Instance Name	Physical Address
MCRC0	3500 013Ch

Figure 5-946. MSS_MCRC_RAW_DATAREGH4 Name Register

31	30	29	28	27	26	25	24
RAW_DATA4_63_32							
R							
0h							
23	22	21	20	19	18	17	16
RAW_DATA4_63_32							
R							
0h							
15	14	13	12	11	10	9	8
RAW_DATA4_63_32							
R							
0h							
7	6	5	4	3	2	1	0
RAW_DATA4_63_32							
R							
0h							

Table 5-1914. MSS_MCRC_RAW_DATAREGH4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RAW_DATA4_63_32	R	0h	Channel 4 Raw Data High Register. This register contains bit 63:32 of the un-compressed raw data.

5.16.2.61 MSS_MCRC_MCRC_BUS_SEL Register
5.16.2.61.1 MSS_MCRC_MCRC_BUS_SEL Register (Offset = 140h) [reset = 7h]

Disables either or all tracing of data buses.

 Return to [Summary Table](#)
Table 5-1915. Instance Table

Instance Name	Physical Address
MCRC0	3500 0140h

Figure 5-947. MSS_MCRC_MCRC_BUS_SEL Name Register

31	30	29	28	27	26	25	24
NU67							
R							
0h							
23	22	21	20	19	18	17	16
NU67							
R							
0h							
15	14	13	12	11	10	9	8
NU67							
R							
0h							
7	6	5	4	3	2	1	0
NU67				MEN		DTCMEN	ITCMEN
R				R/W		R/W	R/W
0h				1h		1h	1h

Table 5-1916. MSS_MCRC_MCRC_BUS_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	NU67	R	0h	Reserved
2	MEN	R/W	1h	MEN. Enable/disables the tracing of VBUSM 0:Tracing of VBUSM master bus has been disabled 1:Tracing of VBUSM master bus has been enabled
1	DTCMEN	R/W	1h	DTCMEN. Enable/disables the tracing of data TCM 0:Tracing of DTCM_ODD and DTCM_EVEN buses have been disabled 1:Tracing of DTCM_ODD and DTCM_EVEN buses have been enabled
0	ITCMEN	R/W	1h	ITCMEN. Enable/disables the tracing of instruction TCM 0:Tracing of ITCM bus has been disabled 1:Tracing of ITCM bus has been enabled

5.17 MCSPI

MCSPI

5.17.1 MCSPI Summaries

MCSPI Summaries

Table 5-1917. MCSPI Registers, Base Address=5220 0000h, Length=1024

Offset	Length	Register Name	MCSPI0 Physical Address	MCSPI1 Physical Address	MCSPI2 Physical Address
0h	32	MCSPI_HL_REV	5220 0000h	5220 1000h	5220 2000h
4h	32	MCSPI_HL_HWINFO	5220 0004h	5220 1004h	5220 2004h
10h	32	MCSPI_HL_SYSCONFIG	5220 0010h	5220 1010h	5220 2010h
100h	32	MCSPI_REVISION	5220 0100h	5220 1100h	5220 2100h
114h	32	MCSPI_SYSSTATUS	5220 0114h	5220 1114h	5220 2114h
118h	32	MCSPI_IRQSTATUS	5220 0118h	5220 1118h	5220 2118h
11Ch	32	MCSPI_IRQENABLE	5220 011Ch	5220 111Ch	5220 211Ch
120h	32	MCSPI_WAKEUPENABLE	5220 0120h	5220 1120h	5220 2120h
124h	32	MCSPI_SYST	5220 0124h	5220 1124h	5220 2124h
128h	32	MCSPI_MODULCTRL	5220 0128h	5220 1128h	5220 2128h
12Ch	32	MCSPI_CH0CONF	5220 012Ch	5220 112Ch	5220 212Ch
130h	32	MCSPI_CH0STAT	5220 0130h	5220 1130h	5220 2130h
134h	32	MCSPI_CH0CTRL	5220 0134h	5220 1134h	5220 2134h
138h	32	MCSPI_TX0	5220 0138h	5220 1138h	5220 2138h
13Ch	32	MCSPI_RX0	5220 013Ch	5220 113Ch	5220 213Ch
140h	32	MCSPI_CH1CONF	5220 0140h	5220 1140h	5220 2140h
144h	32	MCSPI_CH1STAT	5220 0144h	5220 1144h	5220 2144h
148h	32	MCSPI_CH1CTRL	5220 0148h	5220 1148h	5220 2148h
14Ch	32	MCSPI_TX1	5220 014Ch	5220 114Ch	5220 214Ch
150h	32	MCSPI_RX1	5220 0150h	5220 1150h	5220 2150h
154h	32	MCSPI_CH2CONF	5220 0154h	5220 1154h	5220 2154h
158h	32	MCSPI_CH2STAT	5220 0158h	5220 1158h	5220 2158h
15Ch	32	MCSPI_CH2CTRL	5220 015Ch	5220 115Ch	5220 215Ch
160h	32	MCSPI_TX2	5220 0160h	5220 1160h	5220 2160h
164h	32	MCSPI_RX2	5220 0164h	5220 1164h	5220 2164h
168h	32	MCSPI_CH3CONF	5220 0168h	5220 1168h	5220 2168h
16Ch	32	MCSPI_CH3STAT	5220 016Ch	5220 116Ch	5220 216Ch
170h	32	MCSPI_CH3CTRL	5220 0170h	5220 1170h	5220 2170h
174h	32	MCSPI_TX3	5220 0174h	5220 1174h	5220 2174h
178h	32	MCSPI_RX3	5220 0178h	5220 1178h	5220 2178h
17Ch	32	MCSPI_XFERLEVEL	5220 017Ch	5220 117Ch	5220 217Ch
180h	32	MCSPI_DAFTX	5220 0180h	5220 1180h	5220 2180h
1A0h	32	MCSPI_DAFRX	5220 01A0h	5220 11A0h	5220 21A0h

Table 5-1918. MCSPI Registers, Base Address=5220 0000h, Length=1024

Offset	Length	Register Name	MCSPI3 Physical Address
0h	32	MCSPI_HL_REV	5220 3000h
4h	32	MCSPI_HL_HWINFO	5220 3004h
10h	32	MCSPI_HL_SYSCONFIG	5220 3010h

Table 5-1918. MCSPI Registers, Base Address=5220 0000h, Length=1024 (continued)

Offset	Length	Register Name	MCSPI3 Physical Address
100h	32	MCSPI_REVISION	5220 3100h
114h	32	MCSPI_SYSSTATUS	5220 3114h
118h	32	MCSPI_IRQSTATUS	5220 3118h
11Ch	32	MCSPI_IRQENABLE	5220 311Ch
120h	32	MCSPI_WAKEUPENABLE	5220 3120h
124h	32	MCSPI_SYST	5220 3124h
128h	32	MCSPI_MODULCTRL	5220 3128h
12Ch	32	MCSPI_CH0CONF	5220 312Ch
130h	32	MCSPI_CH0STAT	5220 3130h
134h	32	MCSPI_CH0CTRL	5220 3134h
138h	32	MCSPI_TX0	5220 3138h
13Ch	32	MCSPI_RX0	5220 313Ch
140h	32	MCSPI_CH1CONF	5220 3140h
144h	32	MCSPI_CH1STAT	5220 3144h
148h	32	MCSPI_CH1CTRL	5220 3148h
14Ch	32	MCSPI_TX1	5220 314Ch
150h	32	MCSPI_RX1	5220 3150h
154h	32	MCSPI_CH2CONF	5220 3154h
158h	32	MCSPI_CH2STAT	5220 3158h
15Ch	32	MCSPI_CH2CTRL	5220 315Ch
160h	32	MCSPI_TX2	5220 3160h
164h	32	MCSPI_RX2	5220 3164h
168h	32	MCSPI_CH3CONF	5220 3168h
16Ch	32	MCSPI_CH3STAT	5220 316Ch
170h	32	MCSPI_CH3CTRL	5220 3170h
174h	32	MCSPI_TX3	5220 3174h
178h	32	MCSPI_RX3	5220 3178h
17Ch	32	MCSPI_XFERLEVEL	5220 317Ch
180h	32	MCSPI_DAFTX	5220 3180h
1A0h	32	MCSPI_DAFRX	5220 31A0h

5.17.2 MCSPI Registers

MCSPI Registers

5.17.2.1 MCSPI_HL_REV Register

5.17.2.1.1 MCSPI_HL_REV Register (Offset = 0h) [reset = 40301A0Bh]

IP Revision Identifier (X.Y.R)

Used by software to track features, bugs, and compatibility.

Return to [Summary Table](#)

Table 5-1919. Instance Table

Instance Name	Physical Address
MCSPI0	5220 0000h
MCSPI1	5220 1000h
MCSPI2	5220 2000h
MCSPI3	5220 3000h

Figure 5-948. MCSPI_HL_REV Name Register

31	30	29	28	27	26	25	24
SCHEME		RSVD		FUNC			
R		R		R			
1h		0h		30h			
23	22	21	20	19	18	17	16
FUNC							
R							
30h							
15	14	13	12	11	10	9	8
R_RTL				X_MAJOR			
R				R			
3h				2h			
7	6	5	4	3	2	1	0
CUSTOM		Y_MINOR					
R		R					
0h		Bh					

Table 5-1920. MCSPI_HL_REV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Used to distinguish between old scheme and current
29:28	RSVD	R	0h	Reserved These bits are initialized to zero, and writes to them are ignored
27:16	FUNC	R	30h	Function indicates a software compatible module family If there is no level of software compatibility a new Func number [and hence REVISION] should be assigned
15:11	R_RTL	R	3h	RTL Version [R], maintained by IP design owner RTL follows a numbering such as XYZ which are explained in this table R changes ONLY when: [1] PDS uploads occur which may have been due to spec changes [2] Bug fixes occur [3] Resets to '0' when X or Y changes Design team has an internal 'Z' [customer invisible] number which increments on every drop that happens due to DV and RTL updates Z resets to 0 when R increments
10:8	X_MAJOR	R	2h	Major Revision [X], maintained by IP specification owner X changes ONLY when: [1] There is a major feature addition An example would be adding Master Mode to Utopia Level2 The Func field [or Class/Type in old PID format] will remain the same X does NOT change due to: [1] Bug fixes [2] Change in feature parameters
7:6	CUSTOM	R	0h	Indicates a special version for a particular device Consequence of use may avoid use of standard Chip Support Library [CSL] / Drivers

Table 5-1920. MCSPI_HL_REV Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	Y_MINOR	R	Bh	Minor Revision [Y], maintained by IP specification owner Y changes ONLY when: [1] Features are scaled [up or down] Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available [2] When feature creeps from Is-Not list to Is list But this may not be the case once it sees silicon; in which case X will change Y does NOT change due to: [1] Bug fixes [2] Typos or clarifications [3] major functional/feature change/addition/deletion Instead these changes may be reflected via R, S, X as applicable Spec owner maintains a customer-invisible number 'S' which changes due to: [1] Typos/clarifications [2] Bug documentation Note that this bug is not due to a spec change but due to implementation Nevertheless, the spec tracks the IP bugs An RTL release [say for silicon PG11] that occurs due to bug fix should document the corresponding spec number [XYS] in its release notes

5.17.2.2 MCSPI_HL_HWINFO Register

5.17.2.2.1 MCSPI_HL_HWINFO Register (Offset = 4h) [reset = 9h]

Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any). Actual field format and encoding is up to the module's designer to decide.

Return to [Summary Table](#)

Table 5-1921. Instance Table

Instance Name	Physical Address
MCSPI0	5220 0004h
MCSPI1	5220 1004h
MCSPI2	5220 2004h
MCSPI3	5220 3004h

Figure 5-949. MCSPI_HL_HWINFO Name Register

31	30	29	28	27	26	25	24
RSVD							
R							
0h							
23	22	21	20	19	18	17	16
RSVD							
R							
0h							
15	14	13	12	11	10	9	8
RSVD							
R							
0h							
7	6	5	4	3	2	1	0
RSVD	RETMODE	FFNBYTE				USEFIFO	
R	R	R				R	
0h	0h	4h				1h	

Table 5-1922. MCSPI_HL_HWINFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RSVD	R	0h	Reserved These bits are initialized to zero, and writes to them are ignored
6	RETMODE	R	0h	This bit field indicates whether the retention mode is supported using the pin PIRFFRET 0 Retention mode disabled 1 Retention mode enabled
5:1	FFNBYTE	R	4h	FIFO number of byte generic parameter This register defines the value of FFNBYTE generic parameter, only MSB bits from 8 down to 4 are taken into account 1 FIFO 16 bytes depth 2 FIFO 32 bytes depth 4 FIFO 64 bytes depth 8 FIFO 128 bytes depth 10 FIFO 256 bytes depth

Table 5-1922. MCSPI_HL_HWINFO Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	USEFIFO	R	1h	Use of a FIFO enable: This bit field indicates if a FIFO is integrated within controller design with its management 0 FIFO not implemented in design 1 FIFO and its management implemented in design with depth defined by FFNBYTE generic

5.17.2.3 MCSPI_HL_SYSCONFIG Register

5.17.2.3.1 MCSPI_HL_SYSCONFIG Register (Offset = 10h) [reset = 8h]

Clock management configuration.

Return to [Summary Table](#)

Table 5-1923. Instance Table

Instance Name	Physical Address
MCSPI0	5220 0010h
MCSPI1	5220 1010h
MCSPI2	5220 2010h
MCSPI3	5220 3010h

Figure 5-950. MCSPI_HL_SYSCONFIG Name Register

31	30	29	28	27	26	25	24
RSVD							
R							
0h							
23	22	21	20	19	18	17	16
RSVD							
R							
0h							
15	14	13	12	11	10	9	8
RSVD							
R							
0h							
7	6	5	4	3	2	1	0
RSVD				IDLEMODE		FREEEMU	SOFTRESET
R				R/W		R/W	R/W
0h				2h		0h	0h

Table 5-1924. MCSPI_HL_SYSCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RSVD	R	0h	Reserved
3:2	IDLEMODE	R/W	2h	Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. 0 Force-idle mode: local target's IDLE state follows (acknowledges) the system's clock stop requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only. 1 No-idle mode: local target never enters IDLE state. Backup mode, for debug only. 2 Smart-idle mode: local target's IDLE state eventually follows (acknowledges) the system's clock stop requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wake-up events.
1	FREEEMU	R/W	0h	Sensitivity to emulation [debug] suspend input signal 0 IP module is sensitive to emulation suspend. 1 IP module is not sensitive to emulation suspend.

Table 5-1924. MCSPI_HL_SYSCONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	SOFTRESET	R/W	0h	Software reset [Optional] 0 Read 0 - Reset done, no pending action Write 0 - No Action 1 Read 1 - Reset (software or other) ongoing Write 1 - Initiate software reset

5.17.2.4 MCSPI_REVISION Register

5.17.2.4.1 MCSPI_REVISION Register (Offset = 100h) [reset = 2Bh]

This register contains the hard coded RTL revision number.

Return to [Summary Table](#)

Table 5-1925. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0100h
MCSPi1	5220 1100h
MCSPi2	5220 2100h
MCSPi3	5220 3100h

Figure 5-951. MCSPI_REVISION Name Register

31	30	29	28	27	26	25	24
RESERVED_13							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_13							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_13							
R							
0h							
7	6	5	4	3	2	1	0
REV							
R							
2Bh							

Table 5-1926. MCSPI_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_13	R	0h	Reads returns 0
7:0	REV	R	2Bh	IP revision [7:4] Major revision [3:0] Minor revision Examples: 0x10 for 10, 0x21 for 21

5.17.2.5 MCSPI_SYSSTATUS Register

5.17.2.5.1 MCSPI_SYSSTATUS Register (Offset = 114h) [reset = 1h]

This register provides status information about the module excluding the interrupt status information .

Return to [Summary Table](#)

Table 5-1927. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0114h
MCSPi1	5220 1114h
MCSPi2	5220 2114h
MCSPi3	5220 3114h

Figure 5-952. MCSPI_SYSSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED_16							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_16							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_16							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_16							RESETDONE
R							R
0h							1h

Table 5-1928. MCSPI_SYSSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_16	R	0h	Reserved for module specific status information Read returns 0
0	RESETDONE	R	1h	Internal Reset Monitoring 0 Internal module reset is ongoing 1 Reset completed

5.17.2.6 MCSPI_IRQSTATUS Register

5.17.2.6.1 MCSPI_IRQSTATUS Register (Offset = 118h) [reset = 0h]

The interrupt status regroups all the status of the module internal events that can generate an interrupt .

Return to [Summary Table](#)

Table 5-1929. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0118h
MCSPi1	5220 1118h
MCSPi2	5220 2118h
MCSPi3	5220 3118h

Figure 5-953. MCSPI_IRQSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED_8							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_8						EOW	WKS
R						R/W1TS	R/W1TS
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED_7	RX3_FULL	TX3_UNDERFLOW	TX3_EMPTY	RESERVED_9	RX2_FULL	TX2_UNDERFLOW	TX2_EMPTY
R	R/W1TS	R/W1TS	R/W1TS	R	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_10	RX1_FULL	TX1_UNDERFLOW	TX1_EMPTY	RX0_OVERFLOW	RX0_FULL	TX0_UNDERFLOW	TX0_EMPTY
R	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1930. MCSPI_IRQSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED_8	R	0h	Reads returns 0
17	EOW	R/W1TS	0h	End of word count event when a channel is enabled using the FIFO buffer and the channel had sent the number of SPI word defined by MCSPI_XFERLEVEL[WCNT] 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
16	WKS	R/W1TS	0h	Wake Up event in target mode when an active control signal is detected on the SVIMN line programmed in the field MCSPI_CH0CONF[SVIMNSLV] 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
15	RESERVED_7	R	0h	Reads returns 0

Table 5-1930. MCSPI_IRQSTATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	RX3_FULL	R/W1TS	0h	Receiver register is full or almost full Only when Channel 3 is enabled 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
13	TX3_UNDERFLOW	R/W1TS	0h	Transmitter register underflow Only when Channel 3 is enabled The transmitter register is empty [not updated by Host or DMA with new data] before its time slot assignment Exception: No TX_underflow event when no data has been loaded into the transmitter register since channel has been enabled 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
12	TX3_EMPTY	R/W1TS	0h	Transmitter register is empty or almost empty Note: Enabling the channel automatically rises this event 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
11	RESERVED_9	R	0h	Reads returns 0
10	RX2_FULL	R/W1TS	0h	Receiver register full or almost full Channel 2 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
9	TX2_UNDERFLOW	R/W1TS	0h	Transmitter register underflow Channel 2 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
8	TX2_EMPTY	R/W1TS	0h	Transmitter register empty or almost empty Channel 2 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
7	RESERVED_10	R	0h	Reads returns 0
6	RX1_FULL	R/W1TS	0h	Receiver register full or almost full Channel 1 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
5	TX1_UNDERFLOW	R/W1TS	0h	Transmitter register underflow Channel 1 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
4	TX1_EMPTY	R/W1TS	0h	Transmitter register empty or almost empty Channel 1 0 Read 0 - Event false 0 write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 write 1 - Event status bit is reset
3	RX0_OVERFLOW	R/W1TS	0h	Receiver register overflow [target mode only] Channel 0 0 Event status bit unchanged 1 Event is pending

Table 5-1930. MCSPI_IRQSTATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	RX0_FULL	RW1TS	0h	Receiver register full or almost full Channel 0 0 Read 0 - Event false 0 Write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 Write 1 - Event status bit is reset
1	TX0_UNDERFLOW	RW1TS	0h	Transmitter register underflow Channel 0 0 Read 0 - Event false 0 Write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 Write 1 - Event status bit is reset
0	TX0_EMPTY	RW1TS	0h	Transmitter register empty or almost empty Channel 0 0 Read 0 - Event false 0 Write 0 - Event status bit Unchanged 1 Read 1 - Event is Pending 1 Write 1 - Event status bit is reset

5.17.2.7 MCSPI_IRQENABLE Register

5.17.2.7.1 MCSPI_IRQENABLE Register (Offset = 11Ch) [reset = 0h]

This register allows to enable/disable the module internal sources of interrupt, on an event-by-event basis.

Return to [Summary Table](#)

Table 5-1931. Instance Table

Instance Name	Physical Address
MCSPi0	5220 011Ch
MCSPi1	5220 111Ch
MCSPi2	5220 211Ch
MCSPi3	5220 311Ch

Figure 5-954. MCSPI_IRQENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED_5							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_5						EOW_ENABLE	WKE
R						R/W	R/W
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED_4	RX3_FULL_ENABLE	TX3_UNDERFLOW_ENABLE	TX3_EMPTY_ENABLE	RESERVED_6	RX2_FULL_ENABLE	TX2_UNDERFLOW_ENABLE	TX2_EMPTY_ENABLE
R	R/W	R/W	R/W	R	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_3	RX1_FULL_ENABLE	TX1_UNDERFLOW_ENABLE	TX1_EMPTY_ENABLE	RX0_OVERFLOW_ENABLE	RX0_FULL_ENABLE	TX0_UNDERFLOW_ENABLE	TX0_EMPTY_ENABLE
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1932. MCSPI_IRQENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED_5	R	0h	Reads return 0
17	EOW_ENABLE	R/W	0h	End of Word count Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
16	WKE	R/W	0h	Wake Up event interrupt Enable in target mode when an active control signal is detected on the SVIMN line programmed in the field MCSPI_CH0CONF[SVIMNSLV] 0 Interrupt disabled 1 Interrupt enabled
15	RESERVED_4	R	0h	Reads returns 0
14	RX3_FULL_ENABLE	R/W	0h	Receiver register Full Interrupt Enable Ch 3 0 Interrupt disabled 1 Interrupt enabled
13	TX3_UNDERFLOW_ENABLE	R/W	0h	Transmitter register Underflow Interrupt Enable Ch 3 0 Interrupt disabled 1 Interrupt enabled

Table 5-1932. MCSPI_IRQENABLE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	TX3_EMPTY_ENABLE	R/W	0h	Transmitter register Empty Interrupt Enable Ch3 0 Interrupt disabled 1 Interrupt enabled
11	RESERVED_6	R	0h	Reads return 0
10	RX2_FULL_ENABLE	R/W	0h	Receiver register Full Interrupt Enable Ch 2 0 Interrupt disabled 1 Interrupt enabled
9	TX2_UNDERFLOW_ENABLE	R/W	0h	Transmitter register Underflow Interrupt Enable Ch 2 0 Interrupt disabled 1 Interrupt enabled
8	TX2_EMPTY_ENABLE	R/W	0h	Transmitter register Empty Interrupt Enable Ch 2 0 Interrupt disabled 1 Interrupt enabled
7	RESERVED_3	R	0h	Reads return 0
6	RX1_FULL_ENABLE	R/W	0h	Receiver register Full Interrupt Enable Ch 1 0 Interrupt disabled 1 Interrupt enabled
5	TX1_UNDERFLOW_ENABLE	R/W	0h	Transmitter register Underflow Interrupt Enable Ch 1 0 Interrupt disabled 1 Interrupt enabled
4	TX1_EMPTY_ENABLE	R/W	0h	Transmitter register Empty Interrupt Enable Ch 1 0 Interrupt disabled 1 Interrupt enabled
3	RX0_OVERFLOW_ENABLE	R/W	0h	Receiver register Overflow Interrupt Enable Ch 0 0 Interrupt disabled 1 Interrupt enabled
2	RX0_FULL_ENABLE	R/W	0h	Receiver register Full Interrupt Enable Ch 0 0 Interrupt disabled 1 Interrupt enabled
1	TX0_UNDERFLOW_ENABLE	R/W	0h	Transmitter register Underflow Interrupt Enable Ch 0 0 Interrupt disabled 1 Interrupt enabled
0	TX0_EMPTY_ENABLE	R/W	0h	Transmitter register Empty Interrupt Enable Ch 0 0 Interrupt disabled 1 Interrupt enabled

5.17.2.8 MCSPI_WAKEUPENABLE Register

5.17.2.8.1 MCSPI_WAKEUPENABLE Register (Offset = 120h) [reset = 0h]

The wakeup enable register allows to enable/disable the module internal sources of wakeup on event-by-event basis.

Return to [Summary Table](#)

Table 5-1933. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0120h
MCSPi1	5220 1120h
MCSPi2	5220 2120h
MCSPi3	5220 3120h

Figure 5-955. MCSPI_WAKEUPENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED_18							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_18							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_18							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_18							WKEN
R							R/W
0h							0h

Table 5-1934. MCSPI_WAKEUPENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED_18	R	0h	Reads returns 0
0	WKEN	R/W	0h	WakeUp functionality in target mode when an active control signal is detected on the SVIMN line programmed in the field MCSPI_CH0CONF[SVIMNSLV] 0 The event is not allowed to wake-up the system, even if the global control bit MCSPI_SYSCONFIG[2] ENAWAKEUP is set. 1 The event is allowed to wake-up the system if the global control bit MCSPI_SYSCONFIG[2] ENAWAKEUP is set.

5.17.2.9 MCSPI_SYST Register

5.17.2.9.1 MCSPI_SYST Register (Offset = 124h) [reset = 0h]

This register is used to check the correctness of the system interconnect either internally to peripheral bus, or externally to device IO pads, when the module is configured in system test (SYSTEST) mode.

Return to [Summary Table](#)

Table 5-1935. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0124h
MCSPi1	5220 1124h
MCSPi2	5220 2124h
MCSPi3	5220 3124h

Figure 5-956. MCSPI_SYST Name Register

31	30	29	28	27	26	25	24
RESERVED_17							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_17							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_17				SSB	SPIENDIR	SPIDATDIR1	SPIDATDIR0
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
WAKD	SPICLK	SPIDAT_1	SPIDAT_0	SPIEN_3	SPIEN_2	SPIEN_1	SPIEN_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1936. MCSPI_SYST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED_17	R	0h	Reads returns 0
11	SSB	R/W	0h	Set status bit 0 No action. writing 0 does not clear already set status bits. This bit must be cleared before trying to clear a status bit of the MCSPI_IRQSTATUS register. 1 Force to 1 all status bits of MCSPI_IRQSTATUS register. writing 1 into this bit sets to 1 all status bits in the MCSPI_IRQSTATUS register.
10	SPIENDIR	R/W	0h	Set the direction of the SVIMN[3:0] lines and SPICLK line 0 Output (as in controller mode) 1 Input (as in peripheral mode)
9	SPIDATDIR1	R/W	0h	Set the direction of the SPIDAT[1] 0 Output 1 Input
8	SPIDATDIR0	R/W	0h	Set the direction of the SPIDAT[0] 0 Output 1 Input

Table 5-1936. MCSPI_SYST Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	WAKD	R/W	0h	SWAKEUP output [signal data value of internal signal to system] The signal is driven high or low according to the value written into this register bit 0 The pin is driven low. 1 The pin is driven high.
6	SPICLK	R/W	0h	SPICLK line [signal data value] If MCSPI_SYST[SVIMNDIR] = 1 [input mode direction], this bit returns the value on the CLKSPI line [high or low], and a write into this bit has no effect If MCSPI_SYST[SVIMNDIR] = 0 [output mode direction], the CLKSPI line is driven high or low according to the value written into this register
5	SPIDAT_1	R/W	0h	SPIDAT[1] line [signal data value] If MCSPI_SYST[SPIDATDIR1] = 0 [output mode direction], the SPIDAT[1] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIDATDIR1] = 1 [input mode direction], this bit returns the value on the SPIDAT[1] line [high or low], and a write into this bit has no effect
4	SPIDAT_0	R/W	0h	SPIDAT[0] line [signal data value] If MCSPI_SYST[SPIDATDIR0] = 0 [output mode direction], the SPIDAT[0] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIDATDIR0] = 1 [input mode direction], this bit returns the value on the SPIDAT[0] line [high or low], and a write into this bit has no effect
3	SPIEN_3	R/W	0h	SVIMN[3] line [signal data value] If MCSPI_SYST[SVIMNDIR] = 0 [output mode direction], the SVIMNT[3] line is driven high or low according to the value written into this register If MCSPI_SYST[SVIMNDIR] = 1 [input mode direction], this bit returns the value on the SVIMN[3] line [high or low], and a write into this bit has no effect
2	SPIEN_2	R/W	0h	SVIMN[2] line [signal data value] If MCSPI_SYST[SVIMNDIR] = 0 [output mode direction], the SVIMNT[2] line is driven high or low according to the value written into this register If MCSPI_SYST[SVIMNDIR] = 1 [input mode direction], this bit returns the value on the SVIMN[2] line [high or low], and a write into this bit has no effect
1	SPIEN_1	R/W	0h	SVIMN[1] line [signal data value] If MCSPI_SYST[SVIMNDIR] = 0 [output mode direction], the SVIMNT[1] line is driven high or low according to the value written into this register If MCSPI_SYST[SVIMNDIR] = 1 [input mode direction], this bit returns the value on the SVIMN[1] line [high or low], and a write into this bit has no effect
0	SPIEN_0	R/W	0h	SVIMN[0] line [signal data value] If MCSPI_SYST[SVIMNDIR] = 0 [output mode direction], the SVIMNT[0] line is driven high or low according to the value written into this register If MCSPI_SYST[SVIMNDIR] = 1 [input mode direction], this bit returns the value on the SVIMN[0] line [high or low], and a write into this bit has no effect

5.17.2.10 MCSPI_MODULCTRL Register

5.17.2.10.1 MCSPI_MODULCTRL Register (Offset = 128h) [reset = 4h]

This register is dedicated to the configuration of the serial port interface.

Return to [Summary Table](#)

Table 5-1937. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0128h
MCSPi1	5220 1128h
MCSPi2	5220 2128h
MCSPi3	5220 3128h

Figure 5-957. MCSPI_MODULCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED_11							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_11							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_11							FDAA
R							R/W
0h							0h
7	6	5	4	3	2	1	0
MOA	INITDLY			SYSTEM_TEST	MS	PIN34	SINGLE
R/W	R/W			R/W	R/W	R/W	R/W
0h	0h			0h	1h	0h	0h

Table 5-1938. MCSPI_MODULCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED_11	R	0h	Reads returns 0
8	FDAA	R/W	0h	FIFO DMA Address 256-bit aligned This register is used when a FIFO is managed by the module and DMA connected to the controller provides only 256 bit aligned address If this bit is set the enabled channel which uses the FIFO has its datas managed through MCSPI_DAFTX and MCSPI_DAFRX registers instead of MCSPI_TX[i] and MCSPI_RX[i] registers 0 FIFO data managed by MCSPI_TX(i) and MCSPI_RX(i) registers. 1 FIFO data managed by MCSPI_DAFTX and MCSPI_DAFRX registers.
7	MOA	R/W	0h	Multiple word ocp access: This register can only be used when a channel is enabled using a FIFO It allows the system to perform multiple SPI word access for a single 32-bit OCP word access This is possible for WL < 16 0 Multiple word access disabled 1 Multiple word access enabled with FIFO

Table 5-1938. MCSPI_MODULCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:4	INITDLY	R/W	0h	Initial spi delay for first transfer: This register is an option only available in SINGLE master mode, The controller waits for a delay to transmit the first spi word after channel enabled and corresponding TX register filled This Delay is based on SPI output frequency clock, No clock output provided to the boundary and chip select is not active in 4 pin mode within this period 0 No delay for first MCSPI transfer. 1 The controller wait 4 MCSPI bus clock 2 The controller wait 8 MCSPI bus clock 3 The controller wait 16 MCSPI bus clock 4 The controller wait 32 MCSPI bus clock
3	SYSTEM_TEST	R/W	0h	Enables the system test mode 0 Functional mode 1 System test mode (SYSTEST)
2	MS	R/W	1h	Master/ Target 0 Controller - The module generates the SPICLK and SPIEN[3:0]. 1 Peripheral - The module receives the SPICLK and SPIEN[3:0].
1	PIN34	R/W	0h	Pin mode selection: This register is used to configure the SPI pin mode, in master or target mode If asserted the controller only use SIMO,SOMI and SPICLK clock pin for spi transfers 0 SPIEN is used as a chip-select. 1 SPIEN is not used. In this mode all related options to chip-select have no meaning.
0	SINGLE	R/W	0h	Single channel / Multi Channel [master mode only] 0 More than one channel will be used in controller mode. 1 Only one channel will be used in controller mode. This bit must be set in Force SPIEN[i] mode.

5.17.2.11 MCSPI_CH0CONF Register

5.17.2.11.1 MCSPI_CH0CONF Register (Offset = 12Ch) [reset = 60000h]

This register is dedicated to the configuration of the channel 0

Return to [Summary Table](#)

Table 5-1939. Instance Table

Instance Name	Physical Address
MCSPI0	5220 012Ch
MCSPI1	5220 112Ch
MCSPI2	5220 212Ch
MCSPI3	5220 312Ch

Figure 5-958. MCSPI_CH0CONF Name Register

31	30	29	28	27	26	25	24
RESERVED_0		CLKG	FFER	FFEW	TCS0		SBPOL
R		R/W	R/W	R/W	R/W		R/W
0h		0h	0h	0h	0h		0h
23	22	21	20	19	18	17	16
SBE	SPIENSLV		FORCE	TURBO	IS	DPE1	DPE0
R/W	R/W		R/W	R/W	R/W	R/W	R/W
0h	0h		0h	0h	1h	1h	0h
15	14	13	12	11	10	9	8
DMAR	DMAW	TRM		WL			
R/W	R/W	R/W		R/W			
0h	0h	0h		0h			
7	6	5	4	3	2	1	0
WL	EPOL	CLKD				POL	PHA
R/W	R/W	R/W				R/W	R/W
0h	0h	0h				0h	0h

Table 5-1940. MCSPI_CH0CONF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED_0	R	0h	Read returns 0
29	CLKG	R/W	0h	Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values 0 Clock granularity of power of 2 1 One clock cycle granularity
28	FFER	R/W	0h	FIFO enabled for receive:Only one channel can have this bit field set 0 The buffer is not used to receive data. 1 The buffer is used to receive data.
27	FFEW	R/W	0h	FIFO enabled for Transmit:Only one channel can have this bit field set 0 The buffer is not used to transmit data. 1 The buffer is used to transmit data.

Table 5-1940. MCSPI_CH0CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26:25	TCS0	R/W	0h	<p>Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock</p> <p>0 0.5 clock cycle 1 1.5 clock cycles 2 2.5 clock cycles 3 3.5 clock cycles</p>
24	SBPOL	R/W	0h	<p>Start bit polarity</p> <p>0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state</p>
23	SBE	R/W	0h	<p>Start bit enable for SPI transfer</p> <p>0 Default MCSPI transfer length as specified by WL bit field 1 Start bit D/CX added before MCSPI transfer polarity is defined by MCSPI_CHCONF_0[24] SBPOL</p>
22:21	SPIENSLV	R/W	0h	<p>Channel 0 only and target mode only: SPI target select signal detection Reserved bits for other cases</p> <p>0 Detection enabled only on SPIEN[0] 1 Detection enabled only on SPIEN[1] 2 Detection enabled only on SPIEN[2] 3 Detection enabled only on SPIEN[3]</p>
20	FORCE	R/W	0h	<p>Manual SVIMN assertion to keep SVIMN active between SPI words [single channel master mode only]</p> <p>0 writing 0 into this bit drives low the SPIEN line when MCSPI_CHCONF_0[6] EPOL=0, and drives it high when MCSPI_CHCONF_0[6] EPOL=1. 1 writing 1 into this bit drives high the SPIEN line when MCSPI_CHCONF_0[6] EPOL=0, and drives it low when MCSPI_CHCONF_0[6] EPOL=1.</p>
19	TURBO	R/W	0h	<p>Turbo mode</p> <p>0 Turbo is deactivated (recommended for single MCSPI word transfer). 1 Turbo is activated to maximize the throughput for multiple MCSPI words transfer.</p>
18	IS	R/W	1h	<p>Input Select</p> <p>0 Data line 0 (SPIDAT[0]) selected for reception 1 Data line 1 (SPIDAT[1]) selected for reception</p>
17	DPE1	R/W	1h	<p>Transmission Enable for data line 1 [SPIDATAGZEN[1]]</p> <p>0 Data line 1 (SPIDAT[1]) selected for transmission 1 No transmission on Data Line1 (SPIDAT[1])</p>
16	DPE0	R/W	0h	<p>Transmission Enable for data line 0 [SPIDATAGZEN[0]]</p> <p>0 Data Line0 (SPIDAT[0]) selected for transmission 1 No transmission on data line 0 (SPIDAT[0])</p>
15	DMAR	R/W	0h	<p>DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel</p> <p>0 DMA read request disabled 1 DMA read request enabled</p>

Table 5-1940. MCSPI_CH0CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	DMAW	R/W	0h	<p>DMA Write request The DMA Write request line is asserted when the channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel</p> <p>0 DMA write request disabled 1 DMA write request enabled</p>
13:12	TRM	R/W	0h	<p>Transmit/Receive modes</p> <p>0 Transmit-and-receive mode 1 Receive-only mode 2 Transmit-only mode 3 Reserved</p>
11:7	WL	R/W	0h	<p>SPI word length</p> <p>0 Reserved 1 Reserved 2 Reserved 3 The MCSPI word is 4 bits long 4 The MCSPI word is 5 bits long 5 The MCSPI word is 6 bits long 6 The MCSPI word is 7 bits long 7 The MCSPI word is 8 bits long 8 The MCSPI word is 9 bits long 9 The MCSPI word is 10 bits long A The MCSPI word is 11 bits long B The MCSPI word is 12 bits long C The MCSPI word is 13 bits long D The MCSPI word is 14 bits long E The MCSPI word is 15 bits long F The MCSPI word is 16 bits long 10 The MCSPI word is 17 bits long 11 The MCSPI word is 18 bits long 12 The MCSPI word is 19 bits long 13 The MCSPI word is 20 bits long 14 The MCSPI word is 21 bits long 15 The MCSPI word is 22 bits long 16 The MCSPI word is 23 bits long 17 The MCSPI word is 24 bits long 18 The MCSPI word is 25 bits long 19 The MCSPI word is 26 bits long 1A The MCSPI word is 27 bits long 1B The MCSPI word is 28 bits long 1C The MCSPI word is 29 bits long 1D The MCSPI word is 30 bits long 1E The MCSPI word is 31 bits long 1F The MCSPI word is 32 bits long</p>
6	EPOL	R/W	0h	<p>SVIMN polarity</p> <p>0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state</p>

Table 5-1940. MCSPI_CH0CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description																																
5:2	CLKD	R/W	0h	<p>Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0</p> <table> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>2</td></tr> <tr><td>2</td><td>4</td></tr> <tr><td>3</td><td>8</td></tr> <tr><td>4</td><td>16</td></tr> <tr><td>5</td><td>32</td></tr> <tr><td>6</td><td>64</td></tr> <tr><td>7</td><td>128</td></tr> <tr><td>8</td><td>256</td></tr> <tr><td>9</td><td>512</td></tr> <tr><td>A</td><td>1024</td></tr> <tr><td>B</td><td>2048</td></tr> <tr><td>C</td><td>4096</td></tr> <tr><td>D</td><td>8192</td></tr> <tr><td>E</td><td>16384</td></tr> <tr><td>F</td><td>32768</td></tr> </table>	0	1	1	2	2	4	3	8	4	16	5	32	6	64	7	128	8	256	9	512	A	1024	B	2048	C	4096	D	8192	E	16384	F	32768
0	1																																			
1	2																																			
2	4																																			
3	8																																			
4	16																																			
5	32																																			
6	64																																			
7	128																																			
8	256																																			
9	512																																			
A	1024																																			
B	2048																																			
C	4096																																			
D	8192																																			
E	16384																																			
F	32768																																			
1	POL	R/W	0h	<p>SPICLK polarity</p> <table> <tr><td>0</td><td>SPICLK is held low during the INACTIVE state</td></tr> <tr><td>1</td><td>SPICLK is held high during the INACTIVE state</td></tr> </table>	0	SPICLK is held low during the INACTIVE state	1	SPICLK is held high during the INACTIVE state																												
0	SPICLK is held low during the INACTIVE state																																			
1	SPICLK is held high during the INACTIVE state																																			
0	PHA	R/W	0h	<p>SPICLK phase</p> <table> <tr><td>0</td><td>Data are latched on odd-numbered edges of SPICLK.</td></tr> <tr><td>1</td><td>Data are latched on even-numbered edges of SPICLK.</td></tr> </table>	0	Data are latched on odd-numbered edges of SPICLK.	1	Data are latched on even-numbered edges of SPICLK.																												
0	Data are latched on odd-numbered edges of SPICLK.																																			
1	Data are latched on even-numbered edges of SPICLK.																																			

5.17.2.12 MCSPI_CH0STAT Register

5.17.2.12.1 MCSPI_CH0STAT Register (Offset = 130h) [reset = 0h]

This register provides status information about transmitter and receiver registers of channel 0

Return to [Summary Table](#)

Table 5-1941. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0130h
MCSPi1	5220 1130h
MCSPi2	5220 2130h
MCSPi3	5220 3130h

Figure 5-959. MCSPI_CH0STAT Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2	RXFFF	RXFFE	TXFFF	TXFFE	EOT	TXS	RXS
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1942. MCSPI_CH0STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED_2	R	0h	Read returns 0
6	RXFFF	R	0h	Channel "i" FIFO Receive Buffer Full Status 0 FIFO receive buffer is not full 1 FIFO receive buffer is full
5	RXFFE	R	0h	Channel "i" FIFO Receive Buffer Empty Status 0 FIFO receive buffer is not empty 1 FIFO receive buffer is empty
4	TXFFF	R	0h	Channel "i" FIFO Transmit Buffer Full Status 0 FIFO transmit buffer is not full 1 FIFO transmit buffer is full
3	TXFFE	R	0h	Channel "i" FIFO Transmit Buffer Empty Status 0 FIFO transmit buffer is not empty 1 FIFO transmit buffer is empty

Table 5-1942. MCSPI_CH0STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	EOT	R	0h	Channel "i" End of transfer Status The definitions of beginning and end of transfer vary with master versus target and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details 0 This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer). 1 This flag is automatically set to one at the end of an MCSPI transfer.
1	TXS	R	0h	Channel "i" Transmitter Register Status 0 Register is full. 1 Register is empty.
0	RXS	R	0h	Channel "i" Receiver Register Status 0 Register is empty. 1 Register is full.

5.17.2.13 MCSPI_CH0CTRL Register

5.17.2.13.1 MCSPI_CH0CTRL Register (Offset = 134h) [reset = 0h]

This register is dedicated to enable the channel 0

Return to [Summary Table](#)

Table 5-1943. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0134h
MCSPi1	5220 1134h
MCSPi2	5220 2134h
MCSPi3	5220 3134h

Figure 5-960. MCSPI_CH0CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
EXTCLK							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							EN
R							R/W
0h							0h

Table 5-1944. MCSPI_CH0CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Read returns 0
15:8	EXTCLK	R/W	0h	Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096clock divider ratio 0 Clock ratio is CLKD + 1. 1 Clock ratio is CLKD + 1 + 16. FF Clock ratio is CLKD + 1 + 4080.
7:1	RESERVED_1	R	0h	Read returns 0
0	EN	R/W	0h	Channel Enable 0 Channel i is not active. 1 Channel i is active.

5.17.2.14 MCSPI_TX0 Register

5.17.2.14.1 MCSPI_TX0 Register (Offset = 138h) [reset = 0h]

This register contains a single SPI word to transmit on the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1945. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0138h
MCSPi1	5220 1138h
MCSPi2	5220 2138h
MCSPi3	5220 3138h

Figure 5-961. MCSPI_TX0 Name Register

31	30	29	28	27	26	25	24
TDATA							
R/W							
0h							
23	22	21	20	19	18	17	16
TDATA							
R/W							
0h							
15	14	13	12	11	10	9	8
TDATA							
R/W							
0h							
7	6	5	4	3	2	1	0
TDATA							
R/W							
0h							

Table 5-1946. MCSPI_TX0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TDATA	R/W	0h	Channel 0 Data to transmit

5.17.2.15 MCSPI_RX0 Register

5.17.2.15.1 MCSPI_RX0 Register (Offset = 13Ch) [reset = 0h]

This register contains a single SPI word received through the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1947. Instance Table

Instance Name	Physical Address
MCSPi0	5220 013Ch
MCSPi1	5220 113Ch
MCSPi2	5220 213Ch
MCSPi3	5220 313Ch

Figure 5-962. MCSPI_RX0 Name Register

31	30	29	28	27	26	25	24
RDATA							
R							
0h							
23	22	21	20	19	18	17	16
RDATA							
R							
0h							
15	14	13	12	11	10	9	8
RDATA							
R							
0h							
7	6	5	4	3	2	1	0
RDATA							
R							
0h							

Table 5-1948. MCSPI_RX0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RDATA	R	0h	Channel 0 Received Data

5.17.2.16 MCSPI_CH1CONF Register

5.17.2.16.1 MCSPI_CH1CONF Register (Offset = 140h) [reset = 60000h]

This register is dedicated to the configuration of the channel 1

Return to [Summary Table](#)

Table 5-1949. Instance Table

Instance Name	Physical Address
MCSPI0	5220 0140h
MCSPI1	5220 1140h
MCSPI2	5220 2140h
MCSPI3	5220 3140h

Figure 5-963. MCSPI_CH1CONF Name Register

31	30	29	28	27	26	25	24
RESERVED_0		CLKG	FFER	FFEW	TCS1		SBPOL
R		R/W	R/W	R/W	R/W		R/W
0h		0h	0h	0h	0h		0h
23	22	21	20	19	18	17	16
SBE	RESERVED_1		FORCE	TURBO	IS	DPE1	DPE0
R/W	R		R/W	R/W	R/W	R/W	R/W
0h	0h		0h	0h	1h	1h	0h
15	14	13	12	11	10	9	8
DMAR	DMAW	TRM		WL			
R/W	R/W	R/W		R/W			
0h	0h	0h		0h			
7	6	5	4	3	2	1	0
WL	EPOL	CLKD				POL	PHA
R/W	R/W	R/W				R/W	R/W
0h	0h	0h				0h	0h

Table 5-1950. MCSPI_CH1CONF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED_0	R	0h	Read returns 0
29	CLKG	R/W	0h	Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values 0 Clock granularity of power of 2 1 One clock cycle granularity
28	FFER	R/W	0h	FIFO enabled for receive:Only one channel can have this bit field set 0 The buffer is not used to receive data. 1 The buffer is used to receive data.
27	FFEW	R/W	0h	FIFO enabled for Transmit:Only one channel can have this bit field set 0 The buffer is not used to transmit data. 1 The buffer is used to transmit data.

Table 5-1950. MCSPI_CH1CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26:25	TCS1	R/W	0h	Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock 0 0.5 clock cycle 1 1.5 clock cycles 2 2.5 clock cycles 3 3.5 clock cycles
24	SBPOL	R/W	0h	Start bit polarity 0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state
23	SBE	R/W	0h	Start bit enable for SPI transfer 0 Default MCSPI transfer length as specified by WL bit field 1 Start bit D/CX added before MCSPI transfer polarity is defined by MCSPI_CHCONF_0[24] SBPOL
22:21	RESERVED_1	R	0h	Read returns 0
20	FORCE	R/W	0h	Manual SVIMN assertion to keep SVIMN active between SPI words [single channel master mode only] 0 Writing 0 into this bit drives low the SPIEN line when MCSPI_CHCONF_1[6] EPOL=0, and drives it high when MCSPI_CHCONF_1[6] EPOL=1. 1 Writing 1 into this bit drives high the SPIEN line when MCSPI_CHCONF_1[6] EPOL=0, and drives it low when MCSPI_CHCONF_1[6] EPOL=1.
19	TURBO	R/W	0h	Turbo mode 0 Turbo is deactivated (recommended for single MCSPI word transfer). 1 Turbo is activated to maximize the throughput for multiple MCSPI words transfer.
18	IS	R/W	1h	Input Select 0 Data line 0 (SPIDAT[0]) selected for reception 1 Data line 1 (SPIDAT[1]) selected for reception
17	DPE1	R/W	1h	Transmission Enable for data line 1 [SPIDATAGZEN[1]] 0 Data line 1 (SPIDAT[1]) selected for transmission 1 No transmission on Data Line1 (SPIDAT[1])
16	DPE0	R/W	0h	Transmission Enable for data line 0 [SPIDATAGZEN[0]] 0 Data Line0 (SPIDAT[0]) selected for transmission 1 No transmission on data line 0 (SPIDAT[0])
15	DMAR	R/W	0h	DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel 0 DMA read request disabled 1 DMA read request enabled
14	DMAW	R/W	0h	DMA Write request The DMA Write request line is asserted when The channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel 0 DMA write request disabled 1 DMA write request enabled

Table 5-1950. MCSPI_CH1CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:12	TRM	R/W	0h	Transmit/Receive modes 0 Transmit-and-receive mode 1 Receive-only mode 2 Transmit-only mode 3 Reserved
11:7	WL	R/W	0h	SPI word length 0 Reserved 1 Reserved 2 Reserved 3 The MCSPI word is 4 bits long 4 The MCSPI word is 5 bits long 5 The MCSPI word is 6 bits long 6 The MCSPI word is 7 bits long 7 The MCSPI word is 8 bits long 8 The MCSPI word is 9 bits long 9 The MCSPI word is 10 bits long A The MCSPI word is 11 bits long B The MCSPI word is 12 bits long C The MCSPI word is 13 bits long D The MCSPI word is 14 bits long E The MCSPI word is 15 bits long F The MCSPI word is 16 bits long 10 The MCSPI word is 17 bits long 11 The MCSPI word is 18 bits long 12 The MCSPI word is 19 bits long 13 The MCSPI word is 20 bits long 14 The MCSPI word is 21 bits long 15 The MCSPI word is 22 bits long 16 The MCSPI word is 23 bits long 17 The MCSPI word is 24 bits long 18 The MCSPI word is 25 bits long 19 The MCSPI word is 26 bits long 1A The MCSPI word is 27 bits long 1B The MCSPI word is 28 bits long 1C The MCSPI word is 29 bits long 1D The MCSPI word is 30 bits long 1E The MCSPI word is 31 bits long 1F The MCSPI word is 32 bits long
6	EPOL	R/W	0h	SVIMN polarity 0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state

Table 5-1950. MCSPI_CH1CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description																																
5:2	CLKD	R/W	0h	<p>Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0</p> <table border="0"> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>2</td></tr> <tr><td>2</td><td>4</td></tr> <tr><td>3</td><td>8</td></tr> <tr><td>4</td><td>16</td></tr> <tr><td>5</td><td>32</td></tr> <tr><td>6</td><td>64</td></tr> <tr><td>7</td><td>128</td></tr> <tr><td>8</td><td>256</td></tr> <tr><td>9</td><td>512</td></tr> <tr><td>A</td><td>1024</td></tr> <tr><td>B</td><td>2048</td></tr> <tr><td>C</td><td>4096</td></tr> <tr><td>D</td><td>8192</td></tr> <tr><td>E</td><td>16384</td></tr> <tr><td>F</td><td>32768</td></tr> </table>	0	1	1	2	2	4	3	8	4	16	5	32	6	64	7	128	8	256	9	512	A	1024	B	2048	C	4096	D	8192	E	16384	F	32768
0	1																																			
1	2																																			
2	4																																			
3	8																																			
4	16																																			
5	32																																			
6	64																																			
7	128																																			
8	256																																			
9	512																																			
A	1024																																			
B	2048																																			
C	4096																																			
D	8192																																			
E	16384																																			
F	32768																																			
1	POL	R/W	0h	<p>SPICLK polarity</p> <table border="0"> <tr><td>0</td><td>SPICLK is held low during the INACTIVE state</td></tr> <tr><td>1</td><td>SPICLK is held high during the INACTIVE state</td></tr> </table>	0	SPICLK is held low during the INACTIVE state	1	SPICLK is held high during the INACTIVE state																												
0	SPICLK is held low during the INACTIVE state																																			
1	SPICLK is held high during the INACTIVE state																																			
0	PHA	R/W	0h	<p>SPICLK phase</p> <table border="0"> <tr><td>0</td><td>Data are latched on odd-numbered edges of SPICLK.</td></tr> <tr><td>1</td><td>Data are latched on even-numbered edges of SPICLK.</td></tr> </table>	0	Data are latched on odd-numbered edges of SPICLK.	1	Data are latched on even-numbered edges of SPICLK.																												
0	Data are latched on odd-numbered edges of SPICLK.																																			
1	Data are latched on even-numbered edges of SPICLK.																																			

5.17.2.17 MCSPI_CH1STAT Register

5.17.2.17.1 MCSPI_CH1STAT Register (Offset = 144h) [reset = 0h]

This register provides status information about transmitter and receiver registers of channel 1

Return to [Summary Table](#)

Table 5-1951. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0144h
MCSPi1	5220 1144h
MCSPi2	5220 2144h
MCSPi3	5220 3144h

Figure 5-964. MCSPI_CH1STAT Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2	RXFFF	RXFFE	TXFFF	TXFFE	EOT	TXS	RXS
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1952. MCSPI_CH1STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED_2	R	0h	Read returns 0
6	RXFFF	R	0h	Channel "i" FIFO Receive Buffer Full Status 0 FIFO receive buffer is not full 1 FIFO receive buffer is full
5	RXFFE	R	0h	Channel "i" FIFO Receive Buffer Empty Status 0 FIFO receive buffer is not empty 1 FIFO receive buffer is empty
4	TXFFF	R	0h	Channel "i" FIFO Transmit Buffer Full Status 0 FIFO transmit buffer is not full 1 FIFO transmit buffer is full
3	TXFFE	R	0h	Channel "i" FIFO Transmit Buffer Empty Status 0 FIFO transmit buffer is not empty 1 FIFO transmit buffer is empty

Table 5-1952. MCSPI_CH1STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	EOT	R	0h	<p>Channel "i" End of transfer Status The definitions of beginning and end of transfer vary with master versus target and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details</p> <p>0 This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer).</p> <p>1 This flag is automatically set to one at the end of an MCSPI transfer.</p>
1	TXS	R	0h	<p>Channel "i" Transmitter Register Status</p> <p>0 Register is full.</p> <p>1 Register is empty.</p>
0	RXS	R	0h	<p>Channel "i" Receiver Register Status</p> <p>0 Register is empty.</p> <p>1 Register is full.</p>

5.17.2.18 MCSPI_CH1CTRL Register

5.17.2.18.1 MCSPI_CH1CTRL Register (Offset = 148h) [reset = 0h]

This register is dedicated to enable the channel 1

Return to [Summary Table](#)

Table 5-1953. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0148h
MCSPi1	5220 1148h
MCSPi2	5220 2148h
MCSPi3	5220 3148h

Figure 5-965. MCSPI_CH1CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
EXTCLK							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							EN
R							R/W
0h							0h

Table 5-1954. MCSPI_CH1CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Read returns 0
15:8	EXTCLK	R/W	0h	Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096clock divider ratio 0 Clock ratio is CLKD + 1. 1 Clock ratio is CLKD + 1 + 16. FF Clock ratio is CLKD + 1 + 4080.
7:1	RESERVED_1	R	0h	Read returns 0
0	EN	R/W	0h	Channel Enable 0 Channel i is not active. 1 Channel i is active.

5.17.2.19 MCSPI_TX1 Register

5.17.2.19.1 MCSPI_TX1 Register (Offset = 14Ch) [reset = 0h]

This register contains a single SPI word to transmit on the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1955. Instance Table

Instance Name	Physical Address
MCSPi0	5220 014Ch
MCSPi1	5220 114Ch
MCSPi2	5220 214Ch
MCSPi3	5220 314Ch

Figure 5-966. MCSPI_TX1 Name Register

31	30	29	28	27	26	25	24
TDATA							
R/W							
0h							
23	22	21	20	19	18	17	16
TDATA							
R/W							
0h							
15	14	13	12	11	10	9	8
TDATA							
R/W							
0h							
7	6	5	4	3	2	1	0
TDATA							
R/W							
0h							

Table 5-1956. MCSPI_TX1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TDATA	R/W	0h	Channel 1 Data to transmit

5.17.2.20 MCSPI_RX1 Register

5.17.2.20.1 MCSPI_RX1 Register (Offset = 150h) [reset = 0h]

This register contains a single SPI word received through the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1957. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0150h
MCSPi1	5220 1150h
MCSPi2	5220 2150h
MCSPi3	5220 3150h

Figure 5-967. MCSPI_RX1 Name Register

31	30	29	28	27	26	25	24
RDATA							
R							
0h							
23	22	21	20	19	18	17	16
RDATA							
R							
0h							
15	14	13	12	11	10	9	8
RDATA							
R							
0h							
7	6	5	4	3	2	1	0
RDATA							
R							
0h							

Table 5-1958. MCSPI_RX1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RDATA	R	0h	Channel 1 Received Data

5.17.2.21 MCSPI_CH2CONF Register

5.17.2.21.1 MCSPI_CH2CONF Register (Offset = 154h) [reset = 60000h]

This register is dedicated to the configuration of the channel 2

Return to [Summary Table](#)

Table 5-1959. Instance Table

Instance Name	Physical Address
MCSPI0	5220 0154h
MCSPI1	5220 1154h
MCSPI2	5220 2154h
MCSPI3	5220 3154h

Figure 5-968. MCSPI_CH2CONF Name Register

31	30	29	28	27	26	25	24
RESERVED_0		CLKG	FFER	FFEW	TCS2		SBPOL
R		R/W	R/W	R/W	R/W		R/W
0h		0h	0h	0h	0h		0h
23	22	21	20	19	18	17	16
SBE	RESERVED_1		FORCE	TURBO	IS	DPE1	DPE0
R/W	R		R/W	R/W	R/W	R/W	R/W
0h	0h		0h	0h	1h	1h	0h
15	14	13	12	11	10	9	8
DMAR	DMAW	TRM		WL			
R/W	R/W	R/W		R/W			
0h	0h	0h		0h			
7	6	5	4	3	2	1	0
WL	EPOL	CLKD				POL	PHA
R/W	R/W	R/W				R/W	R/W
0h	0h	0h				0h	0h

Table 5-1960. MCSPI_CH2CONF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED_0	R	0h	Read returns 0
29	CLKG	R/W	0h	Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values 0 Clock granularity of power of 2 1 One clock cycle granularity
28	FFER	R/W	0h	FIFO enabled for receive:Only one channel can have this bit field set 0 The buffer is not used to receive data. 1 The buffer is used to receive data.
27	FFEW	R/W	0h	FIFO enabled for Transmit:Only one channel can have this bit field set 0 The buffer is not used to transmit data. 1 The buffer is used to transmit data.

Table 5-1960. MCSPI_CH2CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26:25	TCS2	R/W	0h	<p>Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock</p> <p>0 0.5 clock cycle 1 1.5 clock cycles 2 2.5 clock cycles 3 3.5 clock cycles</p>
24	SBPOL	R/W	0h	<p>Start bit polarity</p> <p>0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state</p>
23	SBE	R/W	0h	<p>Start bit enable for SPI transfer</p> <p>0 Default MCSPI transfer length as specified by WL bit field 1 Start bit D/CX added before MCSPI transfer polarity is defined by MCSPI_CHCONF_0[24] SBPOL</p>
22:21	RESERVED_1	R	0h	Read returns 0
20	FORCE	R/W	0h	<p>Manual SVIMN assertion to keep SVIMN active between SPI words [single channel master mode only]</p> <p>0 Writing 0 into this bit drives low the SPIEN line when MCSPI_CHCONF_2[6] EPOL=0, and drives it high when MCSPI_CHCONF_2[6] EPOL=1. 1 Writing 1 into this bit drives high the SPIEN line when MCSPI_CHCONF_2[6] EPOL=0, and drives it low when MCSPI_CHCONF_2[6] EPOL=1.</p>
19	TURBO	R/W	0h	<p>Turbo mode</p> <p>0 Turbo is deactivated (recommended for single MCSPI word transfer). 1 Turbo is activated to maximize the throughput for multiple MCSPI words transfer.</p>
18	IS	R/W	1h	<p>Input Select</p> <p>0 Data line 0 (SPIDAT[0]) selected for reception 1 Data line 1 (SPIDAT[1]) selected for reception</p>
17	DPE1	R/W	1h	<p>Transmission Enable for data line 1 [SPIDATAGZEN[1]]</p> <p>0 Data line 1 (SPIDAT[1]) selected for transmission 1 No transmission on Data Line1 (SPIDAT[1])</p>
16	DPE0	R/W	0h	<p>Transmission Enable for data line 0 [SPIDATAGZEN[0]]</p> <p>0 Data Line0 (SPIDAT[0]) selected for transmission 1 No transmission on data line 0 (SPIDAT[0])</p>
15	DMAR	R/W	0h	<p>DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel</p> <p>0 DMA read request disabled 1 DMA read request enabled</p>
14	DMAW	R/W	0h	<p>DMA Write request The DMA Write request line is asserted when The channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel</p> <p>0 DMA write request disabled 1 DMA write request enabled</p>

Table 5-1960. MCSPI_CH2CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:12	TRM	R/W	0h	Transmit/Receive modes 0 Transmit-and-receive mode 1 Receive-only mode 2 Transmit-only mode 3 Reserved
11:7	WL	R/W	0h	SPI word length 0 Reserved 1 Reserved 2 Reserved 3 The MCSPI word is 4 bits long 4 The MCSPI word is 5 bits long 5 The MCSPI word is 6 bits long 6 The MCSPI word is 7 bits long 7 The MCSPI word is 8 bits long 8 The MCSPI word is 9 bits long 9 The MCSPI word is 10 bits long A The MCSPI word is 11 bits long B The MCSPI word is 12 bits long C The MCSPI word is 13 bits long D The MCSPI word is 14 bits long E The MCSPI word is 15 bits long F The MCSPI word is 16 bits long 10 The MCSPI word is 17 bits long 11 The MCSPI word is 18 bits long 12 The MCSPI word is 19 bits long 13 The MCSPI word is 20 bits long 14 The MCSPI word is 21 bits long 15 The MCSPI word is 22 bits long 16 The MCSPI word is 23 bits long 17 The MCSPI word is 24 bits long 18 The MCSPI word is 25 bits long 19 The MCSPI word is 26 bits long 1A The MCSPI word is 27 bits long 1B The MCSPI word is 28 bits long 1C The MCSPI word is 29 bits long 1D The MCSPI word is 30 bits long 1E The MCSPI word is 31 bits long 1F The MCSPI word is 32 bits long
6	EPOL	R/W	0h	SVIMN polarity 0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state

Table 5-1960. MCSPI_CH2CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description																																
5:2	CLKD	R/W	0h	<p>Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0</p> <table> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>2</td></tr> <tr><td>2</td><td>4</td></tr> <tr><td>3</td><td>8</td></tr> <tr><td>4</td><td>16</td></tr> <tr><td>5</td><td>32</td></tr> <tr><td>6</td><td>64</td></tr> <tr><td>7</td><td>128</td></tr> <tr><td>8</td><td>256</td></tr> <tr><td>9</td><td>512</td></tr> <tr><td>A</td><td>1024</td></tr> <tr><td>B</td><td>2048</td></tr> <tr><td>C</td><td>4096</td></tr> <tr><td>D</td><td>8192</td></tr> <tr><td>E</td><td>16384</td></tr> <tr><td>F</td><td>32768</td></tr> </table>	0	1	1	2	2	4	3	8	4	16	5	32	6	64	7	128	8	256	9	512	A	1024	B	2048	C	4096	D	8192	E	16384	F	32768
0	1																																			
1	2																																			
2	4																																			
3	8																																			
4	16																																			
5	32																																			
6	64																																			
7	128																																			
8	256																																			
9	512																																			
A	1024																																			
B	2048																																			
C	4096																																			
D	8192																																			
E	16384																																			
F	32768																																			
1	POL	R/W	0h	<p>SPICLK polarity</p> <table> <tr><td>0</td><td>SPICLK is held low during the INACTIVE state</td></tr> <tr><td>1</td><td>SPICLK is held high during the INACTIVE state</td></tr> </table>	0	SPICLK is held low during the INACTIVE state	1	SPICLK is held high during the INACTIVE state																												
0	SPICLK is held low during the INACTIVE state																																			
1	SPICLK is held high during the INACTIVE state																																			
0	PHA	R/W	0h	<p>SPICLK phase</p> <table> <tr><td>0</td><td>Data are latched on odd-numbered edges of SPICLK.</td></tr> <tr><td>1</td><td>Data are latched on even-numbered edges of SPICLK.</td></tr> </table>	0	Data are latched on odd-numbered edges of SPICLK.	1	Data are latched on even-numbered edges of SPICLK.																												
0	Data are latched on odd-numbered edges of SPICLK.																																			
1	Data are latched on even-numbered edges of SPICLK.																																			

5.17.2.22 MCSPI_CH2STAT Register

5.17.2.22.1 MCSPI_CH2STAT Register (Offset = 158h) [reset = 0h]

This register provides status information about transmitter and receiver registers of channel 2

Return to [Summary Table](#)

Table 5-1961. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0158h
MCSPi1	5220 1158h
MCSPi2	5220 2158h
MCSPi3	5220 3158h

Figure 5-969. MCSPI_CH2STAT Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2	RXFFF	RXFFE	TXFFF	TXFFE	EOT	TXS	RXS
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1962. MCSPI_CH2STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED_2	R	0h	Read returns 0
6	RXFFF	R	0h	Channel "i" FIFO Receive Buffer Full Status 0 FIFO receive buffer is not full 1 FIFO receive buffer is full
5	RXFFE	R	0h	Channel "i" FIFO Receive Buffer Empty Status 0 FIFO receive buffer is not empty 1 FIFO receive buffer is empty
4	TXFFF	R	0h	Channel "i" FIFO Transmit Buffer Full Status 0 FIFO transmit buffer is not full 1 FIFO transmit buffer is full
3	TXFFE	R	0h	Channel "i" FIFO Transmit Buffer Empty Status 0 FIFO transmit buffer is not empty 1 FIFO transmit buffer is empty

Table 5-1962. MCSPI_CH2STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	EOT	R	0h	<p>Channel "i" End of transfer Status The definitions of beginning and end of transfer vary with master versus target and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details</p> <p>0 This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer).</p> <p>1 This flag is automatically set to one at the end of an MCSPI transfer.</p>
1	TXS	R	0h	<p>Channel "i" Transmitter Register Status</p> <p>0 Register is full.</p> <p>1 Register is empty.</p>
0	RXS	R	0h	<p>Channel "i" Receiver Register Status</p> <p>0 Register is empty.</p> <p>1 Register is full.</p>

5.17.2.23 MCSPI_CH2CTRL Register

5.17.2.23.1 MCSPI_CH2CTRL Register (Offset = 15Ch) [reset = 0h]

This register is dedicated to enable the channel 2

Return to [Summary Table](#)

Table 5-1963. Instance Table

Instance Name	Physical Address
MCSPi0	5220 015Ch
MCSPi1	5220 115Ch
MCSPi2	5220 215Ch
MCSPi3	5220 315Ch

Figure 5-970. MCSPI_CH2CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
EXTCLK							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							EN
R							R/W
0h							0h

Table 5-1964. MCSPI_CH2CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Read returns 0
15:8	EXTCLK	R/W	0h	Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096clock divider ratio 0 Clock ratio is CLKD + 1. 1 Clock ratio is CLKD + 1 + 16. FF Clock ratio is CLKD + 1 + 4080.
7:1	RESERVED_1	R	0h	Read returns 0
0	EN	R/W	0h	Channel Enable 0 Channel i is not active. 1 Channel i is active.

5.17.2.24 MCSPI_TX2 Register

5.17.2.24.1 MCSPI_TX2 Register (Offset = 160h) [reset = 0h]

This register contains a single SPI word to transmit on the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1965. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0160h
MCSPi1	5220 1160h
MCSPi2	5220 2160h
MCSPi3	5220 3160h

Figure 5-971. MCSPI_TX2 Name Register

31	30	29	28	27	26	25	24
TDATA							
R/W							
0h							
23	22	21	20	19	18	17	16
TDATA							
R/W							
0h							
15	14	13	12	11	10	9	8
TDATA							
R/W							
0h							
7	6	5	4	3	2	1	0
TDATA							
R/W							
0h							

Table 5-1966. MCSPI_TX2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TDATA	R/W	0h	Channel 2 Data to transmit

5.17.2.25 MCSPI_RX2 Register

5.17.2.25.1 MCSPI_RX2 Register (Offset = 164h) [reset = 0h]

This register contains a single SPI word received through the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1967. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0164h
MCSPi1	5220 1164h
MCSPi2	5220 2164h
MCSPi3	5220 3164h

Figure 5-972. MCSPI_RX2 Name Register

31	30	29	28	27	26	25	24
RDATA							
R							
0h							
23	22	21	20	19	18	17	16
RDATA							
R							
0h							
15	14	13	12	11	10	9	8
RDATA							
R							
0h							
7	6	5	4	3	2	1	0
RDATA							
R							
0h							

Table 5-1968. MCSPI_RX2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RDATA	R	0h	Channel 2 Received Data

5.17.2.26 MCSPI_CH3CONF Register

5.17.2.26.1 MCSPI_CH3CONF Register (Offset = 168h) [reset = 60000h]

This register is dedicated to the configuration of the channel 3

Return to [Summary Table](#)

Table 5-1969. Instance Table

Instance Name	Physical Address
MCSPI0	5220 0168h
MCSPI1	5220 1168h
MCSPI2	5220 2168h
MCSPI3	5220 3168h

Figure 5-973. MCSPI_CH3CONF Name Register

31	30	29	28	27	26	25	24
RESERVED_0		CLKG	FFER	FFEW	TCS3		SBPOL
R		R/W	R/W	R/W	R/W		R/W
0h		0h	0h	0h	0h		0h
23	22	21	20	19	18	17	16
SBE	RESERVED_1		FORCE	TURBO	IS	DPE1	DPE0
R/W	R		R/W	R/W	R/W	R/W	R/W
0h	0h		0h	0h	1h	1h	0h
15	14	13	12	11	10	9	8
DMAR	DMAW	TRM		WL			
R/W	R/W	R/W		R/W			
0h	0h	0h		0h			
7	6	5	4	3	2	1	0
WL	EPOL	CLKD				POL	PHA
R/W	R/W	R/W				R/W	R/W
0h	0h	0h				0h	0h

Table 5-1970. MCSPI_CH3CONF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED_0	R	0h	Read returns 0
29	CLKG	R/W	0h	Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values 0 Clock granularity of power of 2 1 One clock cycle granularity
28	FFER	R/W	0h	FIFO enabled for receive:Only one channel can have this bit field set 0 The buffer is not used to receive data. 1 The buffer is used to receive data.
27	FFEW	R/W	0h	FIFO enabled for Transmit:Only one channel can have this bit field set 0 The buffer is not used to transmit data. 1 The buffer is used to transmit data.

Table 5-1970. MCSPI_CH3CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26:25	TCS3	R/W	0h	Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock 0 0.5 clock cycle 1 1.5 clock cycles 2 2.5 clock cycles 3 3.5 clock cycles
24	SBPOL	R/W	0h	Start bit polarity 0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state
23	SBE	R/W	0h	Start bit enable for SPI transfer 0 Default MCSPI transfer length as specified by WL bit field 1 Start bit D/CX added before MCSPI transfer polarity is defined by MCSPI_CHCONF_0[24] SBPOL
22:21	RESERVED_1	R	0h	Read returns 0
20	FORCE	R/W	0h	Manual SVIMN assertion to keep SVIMN active between SPI words [single channel master mode only] 0 Writing 0 into this bit drives low the SPIEN line when MCSPI_CHCONF_3[6] EPOL=0, and drives it high when MCSPI_CHCONF_3[6] EPOL=1. 1 Writing 1 into this bit drives high the SPIEN line when MCSPI_CHCONF_3[6] EPOL=0, and drives it low when MCSPI_CHCONF_3[6] EPOL=1.
19	TURBO	R/W	0h	Turbo mode 0 Turbo is deactivated (recommended for single MCSPI word transfer). 1 Turbo is activated to maximize the throughput for multiple MCSPI words transfer.
18	IS	R/W	1h	Input Select 0 Data line 0 (SPIDAT[0]) selected for reception 1 Data line 1 (SPIDAT[1]) selected for reception
17	DPE1	R/W	1h	Transmission Enable for data line 1 [SPIDATAGZEN[1]] 0 Data line 1 (SPIDAT[1]) selected for transmission 1 No transmission on Data Line1 (SPIDAT[1])
16	DPE0	R/W	0h	Transmission Enable for data line 0 [SPIDATAGZEN[0]] 0 Data Line0 (SPIDAT[0]) selected for transmission 1 No transmission on data line 0 (SPIDAT[0])
15	DMAR	R/W	0h	DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel 0 DMA read request disabled 1 DMA read request enabled
14	DMAW	R/W	0h	DMA Write request The DMA Write request line is asserted when The channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel 0 DMA write request disabled 1 DMA write request enabled

Table 5-1970. MCSPI_CH3CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13:12	TRM	R/W	0h	Transmit/Receive modes 0 Transmit-and-receive mode 1 Receive-only mode 2 Transmit-only mode 3 Reserved
11:7	WL	R/W	0h	SPI word length 0 Reserved 1 Reserved 2 Reserved 3 The MCSPI word is 4 bits long 4 The MCSPI word is 5 bits long 5 The MCSPI word is 6 bits long 6 The MCSPI word is 7 bits long 7 The MCSPI word is 8 bits long 8 The MCSPI word is 9 bits long 9 The MCSPI word is 10 bits long A The MCSPI word is 11 bits long B The MCSPI word is 12 bits long C The MCSPI word is 13 bits long D The MCSPI word is 14 bits long E The MCSPI word is 15 bits long F The MCSPI word is 16 bits long 10 The MCSPI word is 17 bits long 11 The MCSPI word is 18 bits long 12 The MCSPI word is 19 bits long 13 The MCSPI word is 20 bits long 14 The MCSPI word is 21 bits long 15 The MCSPI word is 22 bits long 16 The MCSPI word is 23 bits long 17 The MCSPI word is 24 bits long 18 The MCSPI word is 25 bits long 19 The MCSPI word is 26 bits long 1A The MCSPI word is 27 bits long 1B The MCSPI word is 28 bits long 1C The MCSPI word is 29 bits long 1D The MCSPI word is 30 bits long 1E The MCSPI word is 31 bits long 1F The MCSPI word is 32 bits long
6	EPOL	R/W	0h	SVIMN polarity 0 SPICLK is held low during the INACTIVE state 1 SPICLK is held high during the INACTIVE state

Table 5-1970. MCSPI_CH3CONF Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description																																
5:2	CLKD	R/W	0h	<p>Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0</p> <table> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>2</td></tr> <tr><td>2</td><td>4</td></tr> <tr><td>3</td><td>8</td></tr> <tr><td>4</td><td>16</td></tr> <tr><td>5</td><td>32</td></tr> <tr><td>6</td><td>64</td></tr> <tr><td>7</td><td>128</td></tr> <tr><td>8</td><td>256</td></tr> <tr><td>9</td><td>512</td></tr> <tr><td>A</td><td>1024</td></tr> <tr><td>B</td><td>2048</td></tr> <tr><td>C</td><td>4096</td></tr> <tr><td>D</td><td>8192</td></tr> <tr><td>E</td><td>16384</td></tr> <tr><td>F</td><td>32768</td></tr> </table>	0	1	1	2	2	4	3	8	4	16	5	32	6	64	7	128	8	256	9	512	A	1024	B	2048	C	4096	D	8192	E	16384	F	32768
0	1																																			
1	2																																			
2	4																																			
3	8																																			
4	16																																			
5	32																																			
6	64																																			
7	128																																			
8	256																																			
9	512																																			
A	1024																																			
B	2048																																			
C	4096																																			
D	8192																																			
E	16384																																			
F	32768																																			
1	POL	R/W	0h	<p>SPICLK polarity</p> <table> <tr><td>0</td><td>SPICLK is held low during the INACTIVE state</td></tr> <tr><td>1</td><td>SPICLK is held high during the INACTIVE state</td></tr> </table>	0	SPICLK is held low during the INACTIVE state	1	SPICLK is held high during the INACTIVE state																												
0	SPICLK is held low during the INACTIVE state																																			
1	SPICLK is held high during the INACTIVE state																																			
0	PHA	R/W	0h	<p>SPICLK phase</p> <table> <tr><td>0</td><td>Data are latched on odd-numbered edges of SPICLK.</td></tr> <tr><td>1</td><td>Data are latched on even-numbered edges of SPICLK.</td></tr> </table>	0	Data are latched on odd-numbered edges of SPICLK.	1	Data are latched on even-numbered edges of SPICLK.																												
0	Data are latched on odd-numbered edges of SPICLK.																																			
1	Data are latched on even-numbered edges of SPICLK.																																			

5.17.2.27 MCSPI_CH3STAT Register

5.17.2.27.1 MCSPI_CH3STAT Register (Offset = 16Ch) [reset = 0h]

This register provides status information about transmitter and receiver registers of channel 3

Return to [Summary Table](#)

Table 5-1971. Instance Table

Instance Name	Physical Address
MCSPi0	5220 016Ch
MCSPi1	5220 116Ch
MCSPi2	5220 216Ch
MCSPi3	5220 316Ch

Figure 5-974. MCSPI_CH3STAT Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED_2	RXFFF	RXFFE	TXFFF	TXFFE	EOT	TXS	RXS
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1972. MCSPI_CH3STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED_2	R	0h	Read returns 0
6	RXFFF	R	0h	Channel "i" FIFO Receive Buffer Full Status 0 FIFO receive buffer is not full 1 FIFO receive buffer is full
5	RXFFE	R	0h	Channel "i" FIFO Receive Buffer Empty Status 0 FIFO receive buffer is not empty 1 FIFO receive buffer is empty
4	TXFFF	R	0h	Channel "i" FIFO Transmit Buffer Full Status 0 FIFO transmit buffer is not full 1 FIFO transmit buffer is full
3	TXFFE	R	0h	Channel "i" FIFO Transmit Buffer Empty Status 0 FIFO transmit buffer is not empty 1 FIFO transmit buffer is empty

Table 5-1972. MCSPI_CH3STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	EOT	R	0h	<p>Channel "i" End of transfer Status The definitions of beginning and end of transfer vary with master versus target and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details</p> <p>0 This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer).</p> <p>1 This flag is automatically set to one at the end of an MCSPI transfer.</p>
1	TXS	R	0h	<p>Channel "i" Transmitter Register Status</p> <p>0 Register is full.</p> <p>1 Register is empty.</p>
0	RXS	R	0h	<p>Channel "i" Receiver Register Status</p> <p>0 Register is empty.</p> <p>1 Register is full.</p>

5.17.2.28 MCSPI_CH3CTRL Register

5.17.2.28.1 MCSPI_CH3CTRL Register (Offset = 170h) [reset = 0h]

This register is dedicated to enable the channel 3

Return to [Summary Table](#)

Table 5-1973. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0170h
MCSPi1	5220 1170h
MCSPi2	5220 2170h
MCSPi3	5220 3170h

Figure 5-975. MCSPI_CH3CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED_2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_2							
R							
0h							
15	14	13	12	11	10	9	8
EXTCLK							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED_1							EN
R							R/W
0h							0h

Table 5-1974. MCSPI_CH3CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED_2	R	0h	Read returns 0
15:8	EXTCLK	R/W	0h	<p>Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096clock divider ratio</p> <p>0 Clock ratio is CLKD + 1. 1 Clock ratio is CLKD + 1 + 16. FF Clock ratio is CLKD + 1 + 4080.</p>
7:1	RESERVED_1	R	0h	Read returns 0
0	EN	R/W	0h	<p>Channel Enable</p> <p>0 Channel i is not active. 1 Channel i is active.</p>

5.17.2.29 MCSPI_TX3 Register

5.17.2.29.1 MCSPI_TX3 Register (Offset = 174h) [reset = 0h]

This register contains a single SPI word to transmit on the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1975. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0174h
MCSPi1	5220 1174h
MCSPi2	5220 2174h
MCSPi3	5220 3174h

Figure 5-976. MCSPI_TX3 Name Register

31	30	29	28	27	26	25	24
TDATA							
R/W							
0h							
23	22	21	20	19	18	17	16
TDATA							
R/W							
0h							
15	14	13	12	11	10	9	8
TDATA							
R/W							
0h							
7	6	5	4	3	2	1	0
TDATA							
R/W							
0h							

Table 5-1976. MCSPI_TX3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TDATA	R/W	0h	Channel 3 Data to transmit

5.17.2.30 MCSPI_RX3 Register

5.17.2.30.1 MCSPI_RX3 Register (Offset = 178h) [reset = 0h]

This register contains a single SPI word received through the serial link, what ever SPI word length is.

Return to [Summary Table](#)

Table 5-1977. Instance Table

Instance Name	Physical Address
MCSPi0	5220 0178h
MCSPi1	5220 1178h
MCSPi2	5220 2178h
MCSPi3	5220 3178h

Figure 5-977. MCSPI_RX3 Name Register

31	30	29	28	27	26	25	24
RDATA							
R							
0h							
23	22	21	20	19	18	17	16
RDATA							
R							
0h							
15	14	13	12	11	10	9	8
RDATA							
R							
0h							
7	6	5	4	3	2	1	0
RDATA							
R							
0h							

Table 5-1978. MCSPI_RX3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RDATA	R	0h	Channel 3 Received Data

5.17.2.31 MCSPI_XFERLEVEL Register

5.17.2.31.1 MCSPI_XFERLEVEL Register (Offset = 17Ch) [reset = 0h]

This register provides transfer levels needed while using FIFO buffer during transfer.

Return to [Summary Table](#)

Table 5-1979. Instance Table

Instance Name	Physical Address
MCSPi0	5220 017Ch
MCSPi1	5220 117Ch
MCSPi2	5220 217Ch
MCSPi3	5220 317Ch

Figure 5-978. MCSPI_XFERLEVEL Name Register

31	30	29	28	27	26	25	24
WCNT							
R/W							
0h							
23	22	21	20	19	18	17	16
WCNT							
R/W							
0h							
15	14	13	12	11	10	9	8
AFL							
R/W							
0h							
7	6	5	4	3	2	1	0
AEL							
R/W							
0h							

Table 5-1980. MCSPI_XFERLEVEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	WCNT	R/W	0h	<p>Spi word counter This register holds the programmable value of number of SPI word to be transferred on channel which is using the FIFO buffer When transfer had started, a read back in this register returns the current SPI word transfer index</p> <p>0 Counter not used 1 One word FFFE 65534 MCSPI word FFFF 65535 MCSPI word</p>
15:8	AFL	R/W	0h	<p>Buffer Almost Full This register holds the programmable almost full level value used to determine almost full buffer condition If the user wants an interrupt or a DMA read request to be issued during a receive operation when the data buffer holds at least n bytes, then the buffer MCSPI_MODULECTRL[AFL] must be set with n-1 The size of this register is defined by the generic parameter FFNBYTE</p> <p>0 1 byte 1 2 bytes FE 255bytes FF 256bytes</p>

Table 5-1980. MCSPI_XFERLEVEL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:0	AEL	R/W	0h	<p>Buffer Almost Empty This register holds the programmable almost empty level value used to determine almost empty buffer condition. If the user wants an interrupt or a DMA write request to be issued during a transmit operation when the data buffer is able to receive n bytes, then the buffer MCSPI_MODULCTRL[AEL] must be set with n-1.</p> <p>0 1 byte 1 2 bytes FE 255 bytes FF 256bytes</p>

5.17.2.32 MCSPI_DAFTX Register

5.17.2.32.1 MCSPI_DAFTX Register (Offset = 180h) [reset = 0h]

This register contains the SPI words to transmit on the serial link when FIFO used and DMA address is aligned on 256 bit. This register is an image of one of MCSPI_TX(i) register corresponding to the channel which have its FIFO enabled.

Return to [Summary Table](#)

Table 5-1981. Instance Table

Instance Name	Physical Address
MCSPI0	5220 0180h
MCSPI1	5220 1180h
MCSPI2	5220 2180h
MCSPI3	5220 3180h

Figure 5-979. MCSPI_DAFTX Name Register

31	30	29	28	27	26	25	24
DAFTDATA							
R/W							
0h							
23	22	21	20	19	18	17	16
DAFTDATA							
R/W							
0h							
15	14	13	12	11	10	9	8
DAFTDATA							
R/W							
0h							
7	6	5	4	3	2	1	0
DAFTDATA							
R/W							
0h							

Table 5-1982. MCSPI_DAFTX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DAFTDATA	R/W	0h	FIFO Data to transmit with DMA 256 bit aligned address This Register is only is used when MCSPI_MODULCTRL[FDA] is set to "1" and only one of the MCSPI_CH[i]CONF[FEW] of enabled channels is set If these conditions are not respected any access to this register return a null value

5.17.2.33 MCSPI_DAFRX Register

5.17.2.33.1 MCSPI_DAFRX Register (Offset = 1A0h) [reset = 0h]

This register contains the SPI words to received on the serial link when FIFO used and DMA address is aligned on 256 bit. This register is an image of one of MCSPI_RX(i) register corresponding to the channel which have its FIFO enabled.

Return to [Summary Table](#)

Table 5-1983. Instance Table

Instance Name	Physical Address
MCSPI0	5220 01A0h
MCSPI1	5220 11A0h
MCSPI2	5220 21A0h
MCSPI3	5220 31A0h

Figure 5-980. MCSPI_DAFRX Name Register

31	30	29	28	27	26	25	24
DAFRDATA							
R							
0h							
23	22	21	20	19	18	17	16
DAFRDATA							
R							
0h							
15	14	13	12	11	10	9	8
DAFRDATA							
R							
0h							
7	6	5	4	3	2	1	0
DAFRDATA							
R							
0h							

Table 5-1984. MCSPI_DAFRX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DAFRDATA	R	0h	FIFO Data to transmit with DMA 256 bit aligned address This Register is only is used when MCSPI_MODULCTRL[FDA] is set to "1" and only one of the MCSPI_CH[i]CONF[FEW] of enabled channels is set If these conditions are not respected any access to this register return a null value

5.18 MMCSDB

MMCSDB

5.18.1 MMCSDB Summaries

MMCSDB Summaries

Table 5-1985. MMC Registers, Base Address=4830 0000h, Length=8192

Offset	Length	Register Name	MMCSDB0 Physical Address
4h	32	MMC_HL_HWINFO	4830 0004h
10h	32	MMC_HL_SYSCONFIG	4830 0010h
114h	32	MMC_SYSSTATUS	4830 0114h
124h	32	MMC_CSRE	4830 0124h
128h	32	MMC_SYSTEST	4830 0128h
12Ch	32	MMC_CON	4830 012Ch
130h	32	MMC_PWCNT	4830 0130h
134h	32	MMC_DLL	4830 0134h
200h	32	MMC_SDMASA	4830 0200h
204h	32	MMC_BLK	4830 0204h
208h	32	MMC_ARG	4830 0208h
20Ch	32	MMC_CMD	4830 020Ch
210h	32	MMC_RSP10	4830 0210h
214h	32	MMC_RSP32	4830 0214h
218h	32	MMC_RSP54	4830 0218h
21Ch	32	MMC_RSP76	4830 021Ch
220h	32	MMC_DATA	4830 0220h
224h	32	MMC_PSTATE	4830 0224h
228h	32	MMC_HCTL	4830 0228h
22Ch	32	MMC_SYSCTL	4830 022Ch
230h	32	MMC_STAT	4830 0230h
234h	32	MMC_IE	4830 0234h
238h	32	MMC_ISE	4830 0238h
23Ch	32	MMC_AC12	4830 023Ch
240h	32	MMC_CAPA	4830 0240h
244h	32	MMC_CAPA2	4830 0244h
248h	32	MMC_CUR_CAPA	4830 0248h
250h	32	MMC_FE	4830 0250h
254h	32	MMC_ADMAES	4830 0254h
258h	32	MMC_ADMASAL	4830 0258h
260h	32	MMC_PVINITSD	4830 0260h
264h	32	MMC_PVHSSDR12	4830 0264h
268h	32	MMC_PVSDR25SDR50	4830 0268h
26Ch	32	MMC_PVSDR104DDR50	4830 026Ch
2FCh	32	MMC_REV	4830 02FCh

5.18.2 MMCSDB Registers

MMCSDB Registers

5.18.2.1 MMC_HL_HWINFO Register

5.18.2.1.1 MMC_HL_HWINFO Register (Offset = 4h) [reset = 8h]

Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any). Actual field format and encoding is up to the module's designer to decide.

Return to [Summary Table](#)

Table 5-1986. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0004h

Figure 5-981. MMC_HL_HWINFO Name Register

31	30	29	28	27	26	25	24	
RESERVED								
R								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
R								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
R								
0h								
7	6	5	4	3	2	1	0	
RESERVED	RETMODE	MEM_SIZE				MERGE_MEM	MADMA_EN	
R	R	R				R	R	
0h	0h	2h				0h	0h	

Table 5-1987. MMC_HL_HWINFO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:7	RESERVED	R	0h	
6	RETMODE	R	0h	Retention Mode generic parameter This bit field indicates whether the retention mode is supported using the pin PIRFFRET. 0 Retention mode disabled 1 Retention mode enabled
5:2	MEM_SIZE	R	2h	Memory size for FIFO buffer: 1 Memory of 512 bytes, max block length is 512 bytes 2 Memory of 1024 bytes, max block length is 1024 bytes 4 Memory of 2048 bytes, max block length is 2048 bytes 8 Memory of 4096 bytes, max block length is 2048 bytes
1	MERGE_MEM	R	0h	Memory merged for FIFO buffer: This register defines the configuration of FIFO buffer architecture. If the bit is set STA and DFT shall support clock multiplexing and balancing. 0 2 memories instantiated, one per data transfer direction. 1 A single memory is used with multiplexed addresses, data and clocks.

Table 5-1987. MMC_HL_HWINFO Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	MADMA_EN	R	0h	Master DMA enabled generic parameter: This register defines the configuration of the controller to know if it supports the master DMA management called ADMA. 0 No Master DMA (ADMA) management supported 1 Controller supports ADMA

5.18.2.2 MMC_HL_SYSCONFIG Register

5.18.2.2.1 MMC_HL_SYSCONFIG Register (Offset = 10h) [reset = 28h]

Clock Management Configuration Register.

Return to [Summary Table](#)

Table 5-1988. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0010h

Figure 5-982. MMC_HL_SYSCONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED		STANDBYMODE		IDLEMODE		FREEEMU	SOFTRESET
R		R/W		R/W		R/W	R/W
0h		2h		2h		0h	0h

Table 5-1989. MMC_HL_SYSCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	R	0h	
5:4	STANDBYMODE	R/W	2h	<p>Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state.</p> <p>0 Force-standby mode: local initiator is unconditionally placed in standby state.Backup mode, for debug only.</p> <p>1 No-standby mode: local initiator is unconditionally placed out of standby state.Backup mode, for debug only.</p> <p>2 Smart-standby mode: local initiator standby status depends on local conditions, i.e. the module's functional requirement from the initiator.IP module shall not generate (initiator-related) wakeup events.</p> <p>3 Smart-Standby wakeup-capable mode: local initiator standby status depends on local conditions, i.e. the module's functional requirement from the initiator. IP module may generate (master-related) wakeup events when in standby state.Mode is only relevant if the appropriate IP module "mwakeup" output is implemented.</p>

Table 5-1989. MMC_HL_SYSCONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:2	IDLEMODE	R/W	2h	<p>Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state.</p> <p>0 Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements.Backup mode, for debug only.</p> <p>1 No-idle mode: local target never enters idle state.Backup mode, for debug only.</p> <p>2 Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements.IP module shall not generate (IRQ- or DMA-request-related) wakeup events.</p> <p>3 Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements.IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state.Mode is only relevant if the appropriate IP module "swakeup" output(s) is (are) implemented.</p>
1	FREEEMU	R/W	0h	<p>Sensitivity to emulation [debug] suspend input signal. Functionality NOT implemented in MMCSDB.</p> <p>0 IP module is sensitive to emulation suspend</p> <p>1 IP module is not sensitive to emulation suspend</p>
0	SOFTRESET	R/W	0h	<p>Software reset. [Optional]</p> <p>0 No action</p> <p>0 Reset done, no pending action</p> <p>1 Reset (software or other) ongoing</p> <p>1 Initiate software reset</p>

5.18.2.3 MMC_SYSSTATUS Register

5.18.2.3.1 MMC_SYSSTATUS Register (Offset = 114h) [reset = 0h]

System Status Register

This register provides status information about the module excluding the interrupt status information.

Return to [Summary Table](#)

Table 5-1990. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0114h

Figure 5-983. MMC_SYSSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							RESETDONE
R							R
0h							0h

Table 5-1991. MMC_SYSSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	
0	RESETDONE	R	0h	Internal Reset Monitoring Note: the debounce clock , the system clock [OCP] and the functional clock shall be provided to the MMC/SD/SDIO host controller to allow the internal reset monitoring. 0 Internal module reset is on-going 1 Reset completed.

5.18.2.4 MMC_CSRE Register

5.18.2.4.1 MMC_CSRE Register (Offset = 124h) [reset = 0h]

Card Status Response Error

This register enables the host controller to detect card status errors of response type R1, R1b for all cards and of R5, R5b and R6 response for cards types SD or SDIO.

When a bit MMCHS_CSRE[i] is set to 1, if the corresponding bit at the same position in the response MMCHS_RSP0[i] is set to 1, the host controller indicates a card error (MMCHS_STAT[CERR]) interrupt status to avoid the host driver reading the response register (MMCHS_RSP0).

Note: No automatic card error detection for autoCMD12 is implemented; the host system has to check autoCMD12 response register (MMCHS_RESP76) for possible card errors.

Return to [Summary Table](#)

Table 5-1992. Instance Table

Instance Name	Physical Address
MMCS0	4830 0124h

Figure 5-984. MMC_CSRE Name Register

31	30	29	28	27	26	25	24
CSRE							
R/W							
0h							
23	22	21	20	19	18	17	16
CSRE							
R/W							
0h							
15	14	13	12	11	10	9	8
CSRE							
R/W							
0h							
7	6	5	4	3	2	1	0
CSRE							
R/W							
0h							

Table 5-1993. MMC_CSRE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CSRE	R/W	0h	Card status response error

5.18.2.5 MMC_SYSTEST Register

5.18.2.5.1 MMC_SYSTEST Register (Offset = 128h) [reset = 0h]

System Test Register

This register is used to control the signals that connect to I/O pins when the module is configured in system test (SYSTEST) mode for boundary connectivity verification.

Note: In SYSTEST mode, a write into MMCHS_CMD register will not start a transfer. The buffer behaves as a stack accessible only by the local host (push and pop operations). In this mode, the Transfer Block Size (MMCHS_BLK[BLLEN]) and the Blocks count for current transfer (MMCHS_BLK[NBLK]) are needed to generate a Buffer write ready interrupt (MMCHS_STAT[BWR]) or a Buffer read ready interrupt (MMCHS_STAT[BRR]) and DMA requests if enabled.

Return to [Summary Table](#)

Table 5-1994. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0128h

Figure 5-985. MMC_SYSTEST Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							OBI
R							R
0h							0h
15	14	13	12	11	10	9	8
SDCD	SDWP	WAKD	SSB	D7D	D6D	D5D	D4D
R	R	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
D3D	D2D	D1D	D0D	DDIR	CDAT	CDIR	MCKD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1995. MMC_SYSTEST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	R	0h	
16	OBI	R	0h	Out-Of-Band Interrupt [OBI] data value 0 The out-of-Band Interrupt pin is driven low. 1 The out-of-Band Interrupt pin is driven high.
15	SDCD	R	0h	Card detect input signal [SDCD] data value 0 The card detect pin is driven low. 1 The card detect pin is driven high.
14	SDWP	R	0h	Write protect input signal [SDWP] data value 0 The write protect pin SDWP is driven low. 1 The write protect pin SDWP is driven high.

Table 5-1995. MMC_SYSTEST Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	WAKD	R/W	0h	Wake request output signal data value 0 The pin SWAKEUP is driven low. 0 No action. Returns 0. 1 The pin SWAKEUP is driven high. 1 No action. Returns 1.
12	SSB	R/W	0h	Set status bit This bit must be cleared prior attempting to clear a status bit of the interrupt status register [MMCS_STAT]. 0 Clear this SSB bitfield. writing 0 does not clear already set status bits; 0 No action. Returns 0. 1 No action. Returns 1. 1 Force to 1 all status bits of the interrupt status register (MMCHS_STAT) only if the corresponding bitfield in the Interrupt signal enable register (MMCHS_ISE) is set.
11	D7D	R/W	0h	DAT7 input/output signal data value 0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT7 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT7 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0 1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT7 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT7 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1
10	D6D	R/W	0h	DAT6 input/output signal data value 0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT6 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT6 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0 1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT6 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT6 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1
9	D5D	R/W	0h	DAT5 input/output signal data value 0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT5 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT5 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0 1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT5 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT5 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1

Table 5-1995. MMC_SYSTEST Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	D4D	R/W	0h	<p>DAT4 input/output signal data value</p> <p>0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT4 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT4 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0</p> <p>1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT4 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT4 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1</p>
7	D3D	R/W	0h	<p>DAT3 input/output signal data value</p> <p>0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT3 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT3 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0</p> <p>1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT3 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT3 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1</p>
6	D2D	R/W	0h	<p>DAT2 input/output signal data value</p> <p>0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT2 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT2 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0</p> <p>1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT2 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT2 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1</p>
5	D1D	R/W	0h	<p>DAT1 input/output signal data value</p> <p>0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT1 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT1 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0</p> <p>1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT1 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect.</p> <p>1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT1 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1</p>

Table 5-1995. MMC_SYSTEST Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	D0D	R/W	0h	DAT0 input/output signal data value 0 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT0 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0 0 If SYSTEST[DDIR] = 0 (output mode direction), the DAT0 line is driven low. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 1 If SYSTEST[DDIR] = 0 (output mode direction), the DAT0 line is driven high. If SYSTEST[DDIR] = 1 (input mode direction), no effect. 1 If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT0 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1
3	DDIR	R/W	0h	Control of the DAT[7:0] pins direction. 0 The DAT lines are outputs (host to card) 0 No action. Returns 0. 1 The DAT lines are inputs (card to host) 1 No action. Returns 1.
2	CDAT	R/W	0h	CMD input/output signal data value 0 If SYSTEST[CDIR] = 0 (output mode direction), the CMD line is driven low. If SYSTEST[CDIR] = 1 (input mode direction), no effect. 0 If SYSTEST[CDIR] = 1 (input mode direction), returns the value on the CMD line (low). If SYSTEST[CDIR] = 0 (output mode direction), returns 0 1 If SYSTEST[CDIR] = 0 (output mode direction), the CMD line is driven high. If SYSTEST[CDIR] = 1 (input mode direction), no effect. 1 If SYSTEST[CDIR] = 1 (input mode direction), returns the value on the CMD line (high) If SYSTEST[CDIR] = 0 (output mode direction), returns 1
1	CDIR	R/W	0h	Control of the CMD pin direction. 0 The CMD line is an output (host to card) 0 No action. Returns 0. 1 The CMD line is an input (card to host) 1 No action. Returns 1.
0	MCKD	R/W	0h	MMC clock output signal data value 0 The output clock is driven low. 0 No action. Returns 0. 1 The output clock is driven high. 1 No action. Returns 1.

5.18.2.6 MMC_CON Register

5.18.2.6.1 MMC_CON Register (Offset = 12Ch) [reset = 600h]

Configuration Register

This register is used:

- to select the functional mode or the SYSTEST mode for any card.
 - to send an initialization sequence to any card.
 - to enable the detection on DAT[1] of a card interrupt for SDIO cards only.
- and also to configure :
- specific data and command transfers for MMC cards only.
 - the parameters related to the card detect and write protect input signals.

Return to [Summary Table](#)

Table 5-1996. Instance Table

Instance Name	Physical Address
MMCSDO	4830 012Ch

Figure 5-986. MMC_CON Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED		SDMA_LNE	DMA_MNS	DDR	BOOT_CF0	BOOT_ACK	CLKEXTFREE
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
PADEN	OBIE	OBIP	CEATA	CTPL	DVAL		WPP
R/W	R/W	R/W	R/W	R/W	R/W		R/W
0h	0h	0h	0h	0h	3h		0h
7	6	5	4	3	2	1	0
CDP	MIT	DW8	MODE	STR	HR	INIT	OD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-1997. MMC_CON Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	RESERVED	R	0h	
21	SDMA_LNE	R/W	0h	Target DMA Level/Edge Request: The waveform of the DMA request can be configured either edge sensitive with early de-assertion on first access to MMCSO_DATA register or late de-assertion, request remains active until last allowed data written into MMCSO_DATA. 0 Slave DMA edge sensitive, Early DMA de-assertion 1 Slave DMA level sensitive, Late DMA de-assertion

Table 5-1997. MMC_CON Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	DMA_MNS	R/W	0h	<p>DMA Master or Target selection: When this bit is set and the controller is configured to use the DMA, Ocp master interface is used to get datas from system using ADMA2 procedure [direct access to the memory].This option is only available if generic parameter MADMA_EN is asserted to '1'.</p> <p>0 The controller is slave on data transfers with system. 1 The controller is master on data exchange with system, controller must be configured as using DMA.</p>
19	DDR	R/W	0h	<p>Dual Data Rate mode: When this register is set, the controller uses both clock edge to emit or receive data. Odd bytes are transmitted on falling edges and even bytes are transmitted on rise edges. It only applies on Data bytes and CRC, Start, end bits and CRC status are kept full cycle. This bit field is only meaningful and active for even clock divider ratio of MMCSD_SYSTL[CLKD], it is insensitive to MMCSD_HCTL[HSPE] setting.</p> <p>0 Standard mode : data are transmitted on a single edge depending on MMCHS_HCTRL[HSPE]. 1 Data Bytes and CRC are transmitted on both edge.</p>
18	BOOT_CF0	R/W	0h	<p>Boot status supported: This register is set when the CMD line need to be forced to '0' for a boot sequence. CMD line is driven to '0' after Writing in MMCSD_CMD. The line is released when this bit field is de-asserted and abort data transfer in case of a pending transaction.</p> <p>0 CMD line is released when it was previously forced to '0' by a boot sequence. 0 CMD line not forced 1 CMD line forced to '0' is enabled and will be active after writing into MMCHS_CMD 1 CMD line forced to '0' is enabled</p>
17	BOOT_ACK	R/W	0h	<p>Book acknowledge received: When this bit is set the controller should receive a boot status on DAT0 line after next command issued. If no status is received a data timeout will be generated.</p> <p>0 No acknowledge to be received 1 A boot status will be received on DAT0 line after issuing a command.</p>
16	CLKEXTFREE	R/W	0h	<p>External clock free running: This register is used to maintain card clock out of transfer transaction to enable target module for example to generate a synchronous interrupt on DAT[1]. The Clock will be maintain only if MMCSD_SYSTL[CEN] is set.</p> <p>0 External card clock is cut off outside active transaction period. 1 External card clock is maintain even out of active transaction period only if MMCHS_SYSTL[CEN] is set.</p>
15	PADEN	R/W	0h	<p>Control Power for MMC Lines: This register is only useful when MMC PADs contain power saving mechanism to minimize its leakage power. It works as a GPIO that directly control the ACTIVE pin of PADs. Excepted for DAT[1], the signal is also combine outside the module with the dedicated power control MMCSD_CON[CTPL] bit.</p> <p>0 ADPIDLE module pin is not forced, it is automatically generated by the MMC fsms. 1 ADPIDLE module pin is forced to active state.</p>

Table 5-1997. MMC_CON Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14	OBIE	R/W	0h	<p>Out-of-Band Interrupt Enable MMC cards only: This bit enables the detection of Out-of-Band Interrupt on MMC_OBI input pin. The usage of the Out-of-Band signal [OBI] is optional and depends on the system integration.</p> <p>0 Out-of-Band interrupt detection disabled 1 Out-of-Band interrupt detection enabled</p>
13	OBIP	R/W	0h	<p>Out-of-Band Interrupt Polarity MMC cards only: This bit selects the active level of the out-of-band interrupt coming from MMC cards. The usage of the Out-of-Band signal [OBI] is optional and depends on the system integration.</p> <p>0 Active high level 1 Active low level</p>
12	CEATA	R/W	0h	<p>CE-ATA control mode MMC cards compliant with CE-ATA: By default, this bit is set to 0. It is used to indicate that next commands are considered as specific CE-ATA commands that potentially use 'command completion' features.</p> <p>0 Standard MMC/SD/SDIO mode. 1 CE-ATA mode next commands are considered as CE-ATA commands.</p>
11	CTPL	R/W	0h	<p>Control Power for DAT[1] line MMC and SD cards: By default, this bit is set to 0 and the host controller automatically disables all the input buffers outside of a transaction to minimize the leakage current. SDIO cards: When this bit is set to 1, the host controller automatically disables all the input buffers except the buffer of DAT[1] outside of a transaction in order to detect asynchronous card interrupt on DAT[1] line and minimize the leakage current of the buffers.</p> <p>0 Disable all the input buffers outside of a transaction. 1 Disable all the input buffers except the buffer of DAT[1] outside of a transaction.</p>
10:9	DVAL	R/W	3h	<p>Debounce filter value All cards This register is used to define a debounce period to filter the card detect input signal [SDCD]. The usage of the card detect input signal [SDCD] is optional and depends on the system integration and the type of the connector housing that accommodates the card.</p> <p>0 33 us debounce period 1 231 us debounce period 2 1 ms debounce period 3 8,4 ms debounce period</p>
8	WPP	R/W	0h	<p>Write protect polarity For SD and SDIO cards only This bit selects the active level of the write protect input signal [SDWP]. The usage of the write protect input signal [SDWP] is optional and depends on the system integration and the type of the connector housing that accommodates the card.</p> <p>0 Active high level 1 Active low level</p>

Table 5-1997. MMC_CON Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	CDP	R/W	0h	<p>Card detect polarity All cards This bit selects the active level of the card detect input signal [SDCD]. The usage of the card detect input signal [SDCD] is optional and depends on the system integration and the type of the connector housing that accommodates the card.</p> <p>0 Active low level 1 Active high level</p>
6	MIT	R/W	0h	<p>MMC interrupt command Only for MMC cards. This bit must be set to 1, when the next write access to the command register [MMCSD_CMD] is for Writing a MMC interrupt command [CMD40] requiring the command timeout detection to be disabled for the command response.</p> <p>0 Command timeout enabled 1 Command timeout disabled</p>
5	DW8	R/W	0h	<p>8-bit mode MMC select For SD/SDIO cards, this bit must be set to 0. For MMC card, this bit must be set following a valid SWITCH command [CMD6] with the correct value and extend CSD index written in the argument. Prior to this command, the MMC card configuration register [CSD and EXT_CSD] must be verified for compliancy with MMC standard specification 4.x [see section 3.6].</p> <p>0 1-bit or 4-bit Data width (DAT[0] used, MMC, SD cards) 1 8-bit Data width (DAT[7:0] used, MMC cards)</p>
4	MODE	R/W	0h	<p>Mode select All cards These bits select between Functional mode and SYSTEST mode.</p> <p>0 Functional mode. Transfers to the MMC/SD/SDIO cards follow the card protocol. MMC clock is enabled. MMC/SD transfers are operated under the control of the CMD register.</p> <p>1 SYSTEST mode The signal pins are configured as general-purpose input/output and the 1024-byte buffer is configured as a stack memory accessible only by the local host or system DMA. The pins retain their default type (input, output or in-out). SYSTEST mode is operated under the control of the SYSTEST register.</p>
3	STR	R/W	0h	<p>Stream command Only for MMC cards. This bit must be set to 1 only for the stream data transfers [read or write] of the adtc commands. Stream read is a class 1 command [CMD11: READ_DAT_UNTIL_STOP]. Stream write is a class 3 command [CMD20: WRITE_DAT_UNTIL_STOP].</p> <p>0 Block oriented data transfer 1 Stream oriented data transfer</p>

Table 5-1997. MMC_CON Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	HR	R/W	0h	<p>Broadcast host response Only for MMC cards. This register is used to force the host to generate a 48-bit response for bc command type. It can be used to terminate the interrupt mode by generating a CMD40 response by the core [see section 4.3, "Interrupt Mode", in the MMC [1] specification]. In order to have the host response to be generated in open drain mode, the register MMCSA_CON[OD] must be set to 1. When MMCSA_CON[CEATA] is set to 1 and MMCSA_ARG set to 0x00000000 when Writing 0x00000000 into MMCSA_CMD register, the host controller performs a 'command completion signal disable' token i.e. CMD line held to '0' during 47 cycles followed by a 1.</p> <p>0 The host does not generate a 48-bit response instead of a command. 1 The host generates a 48-bit response instead of a command or a command completion signal disable token.</p>
1	INIT	R/W	0h	<p>Send initialization stream All cards. When this bit is set to 1, and the card is idle, an initialization sequence is sent to the card. An initialization sequence consists of setting the CMD line to 1 during 80 clock cycles. The initialization sequence is mandatory - but it is not required to do it through this bit - this bit makes it easier. Clock divider [MMCSA_SYCTL[CLKD]] should be set to ensure that 80 clock periods are greater than 1ms. [see section 9.3, "Power-Up", in the MMC card specification [1], or section 6.4 in the SD card specification [2]]. Note: in this mode, there is no command sent to the card and no response is expected</p> <p>0 The host does not send an initialization sequence. 1 The host sends an initialization sequence.</p>
0	OD	R/W	0h	<p>Card open drain mode. Only for MMC cards. This bit must be set to 1 for MMC card commands 1, 2, 3 and 40, and if the MMC card bus is operating in open-drain mode during the response phase to the command sent. Typically, during card identification mode when the card is either in idle, ready or ident state. It is also necessary to set this bit to 1, for a broadcast host response [see Broadcast host response register MMCSA_CON[HR]]</p> <p>0 No Open Drain 1 Open Drain or Broadcast host response</p>

5.18.2.7 MMC_PWCNT Register

5.18.2.7.1 MMC_PWCNT Register (Offset = 130h) [reset = 0h]

Power Counter Register

This register is used to program a mmc counter to delay command transfers after activating the PAD power, this value depends on PAD characteristics and voltage.

Return to [Summary Table](#)

Table 5-1998. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0130h

Figure 5-987. MMC_PWCNT Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
PWCNT							
R/W							
0h							
7	6	5	4	3	2	1	0
PWCNT							
R/W							
0h							

Table 5-1999. MMC_PWCNT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	
15:0	PWCNT	R/W	0h	Power counter register. This register is used to introduce a delay between the PAD ACTIVE pin assertion and the command issued. 0 No additional delay added 1 TCF delay (card clock period) 2 TCF x 2 delay (card clock period) 65534 TCF x 65534 delay (card clock period) 65535 TCF x 65535 delay (card clock period)

5.18.2.8 MMC_DLL Register
5.18.2.8.1 MMC_DLL Register (Offset = 134h) [reset = 8000000h]

DLL control and status register

This register is used for tuning procedure required for SDR104 speed mode.

It gives visibility and control on the DLL.

Return to [Summary Table](#)

Table 5-2000. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0134h

Figure 5-988. MMC_DLL Name Register

31	30	29	28	27	26	25	24
DLL_SOFT_RE SET	LOCK_TIMER	MAX_LOCK_DIFF					
R/W	R/W	R/W					
1h	0h	0h					
23	22	21	20	19	18	17	16
MAX_LOCK_DIFF		FORCE_SR_F		FORCE_SR_C			
R/W		R/W		R/W			
0h		0h		0h			
15	14	13	12	11	10	9	8
FORCE_SR_C			FORCE_VALU E	SLAVE_RATIO			
R/W			R/W	R/W			
0h			0h	0h			
7	6	5	4	3	2	1	0
SLAVE_RATIO		RESERVED		DLL_UNLOCK_ CLEAR	DLL_UNLOCK_ STICKY	DLL_CALIB	DLL_LOCK
R/W		R		R/W	R	R/W	R
0h		0h		0h	0h	0h	0h

Table 5-2001. MMC_DLL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	DLL_SOFT_RESET	R/W	1h	Soft reset for DLL, active HIGH. 0 Reset completed. 0 No action. 1 Reset is in progress 1 Issue soft reset
30	LOCK_TIMER	R/W	0h	Timer for the dll_lock signal to be asserted after reset. 0 1024 cycles (equivalent to DLL fast mode lock) 1 66560 cycles
29:22	MAX_LOCK_DIFF	R/W	0h	Maximum number of taps that the master DLLs clock period measurement can deviate without resulting in the master DLL losing lock.
21:20	FORCE_SR_F	R/W	0h	Forced fine delay value.
19:13	FORCE_SR_C	R/W	0h	Forced coarse delay value
12	FORCE_VALUE	R/W	0h	Put forced values to target DLL, ignoring master DLL output and ratio value. 0 Do not put force value 1 Put force value.

Table 5-2001. MMC_DLL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11:6	SLAVE_RATIO	R/W	0h	Fraction of a clock cycle for the shift to be implemented, in units of 256ths of a clock cycle. 0 0 degree delay 2 45 degrees delay 4 90 degrees delay 6 135 degrees delay 8 180 degrees delay 10 225 degrees delay 12 270 degrees delay 14 315 degrees delay 16 Full clock delay 63 4 clocks delay
5:4	RESERVED	R	0h	
3	DLL_UNLOCK_CLEAR	R/W	0h	Clears the phy_reg_status_mdll_unlock_sticky flags of the DLL. 0 No effect. 1 Clears the flag.
2	DLL_UNLOCK_STICKY	R	0h	Asserted when any single period measurement exceeds MAX_LOCK_DIFF.
1	DLL_CALIB	R/W	0h	Enables Target DLL to update new delay values. 0 Disabled 1 Enabled
0	DLL_LOCK	R	0h	Master DLL lock status. 0 DLL is not locked 1 DLL is locked

5.18.2.9 MMC_SDMASA Register
5.18.2.9.1 MMC_SDMASA Register (Offset = 200h) [reset = 0h]

SDMA System Address / Argument 2 Register.

 Return to [Summary Table](#)
Table 5-2002. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0200h

Figure 5-989. MMC_SDMASA Name Register

31	30	29	28	27	26	25	24
SDMA_ARG2							
R/W							
0h							
23	22	21	20	19	18	17	16
SDMA_ARG2							
R/W							
0h							
15	14	13	12	11	10	9	8
SDMA_ARG2							
R/W							
0h							
7	6	5	4	3	2	1	0
SDMA_ARG2							
R/W							
0h							

Table 5-2003. MMC_SDMA5A Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	SDMA_ARG2	R/W	0h	<p>SDMA System Address / Argument 2</p> <p>This register contains the physical system memory address used for DMA transfers or the second argument for the Auto CMD23.</p> <p>[1] SDMA System Address</p> <p>This register contains the system memory address for a SDMA transfer. When the Host Controller stops a SDMA transfer, this register shall point to the system address of the next contiguous data position. It can be accessed only if no transaction is executing [i.e., after a transaction has stopped]. Read operations during transfers may return an invalid value.</p> <p>The Host Driver shall initialize this register before starting a SDMA transaction. After SDMA has stopped, the next system address of the next contiguous data position can be read from this register. The SDMA transfer waits at the every boundary specified by the Host SDMA Buffer Boundary in the Block Size register. The Host Controller generates DMA Interrupt to request the Host Driver to update this register. The Host Driver sets the next system address of the next data position to this register. When the most upper byte of this register</p> <p>003h is written, the Host Controller restarts the SDMA transfer. When restarting SDMA by the Resume command or by setting Continue Request in the Block Gap Control register, the Host Controller shall start at the next contiguous address stored here in the SDMA System Address register.</p> <p>ADMA does not use this register.</p> <p>[2] Argument 2</p> <p>This register is used with the Auto CMD23 to set a 32-bit block count value to the argument of the CMD23 while executing Auto CMD23. If Auto CMD23 is used with ADMA, the full 32-bit block count value can be used. If Auto CMD23 is used without ADMA, the available block count value is limited by the Block Count register. 65535 blocks is the maximum value in this case.</p>

5.18.2.10 MMC_BLK Register

5.18.2.10.1 MMC_BLK Register (Offset = 204h) [reset = 0h]

Transfer Length Configuration Register

MMCHS_BLK[BLK] is the block size register.

MMCHS_BLK[NBLK] is the block count register.

This register shall be used for any card.

Return to [Summary Table](#)

Table 5-2004. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0204h

Figure 5-990. MMC_BLK Name Register

31	30	29	28	27	26	25	24
NBLK							
R/W							
0h							
23	22	21	20	19	18	17	16
NBLK							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED				BLEN			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
BLEN							
R/W							
0h							

Table 5-2005. MMC_BLK Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	NBLK	R/W	0h	<p>Blocks count for current transfer</p> <p>This register is enabled when Block count Enable [MMCSD_CMD[BCE]] is set to 1 and is valid only for multiple block transfers. Setting the block count to 0 results no data blocks being transferred.</p> <p>Note: The host controller decrements the block count after each block transfer and stops when the count reaches zero.</p> <p>This register can be accessed only if no transaction is executing [i.e., after a transaction has stopped]. Read operations during transfers may return an invalid value and write operation will be ignored.</p> <p>In suspend context, the number of blocks yet to be transferred can be determined by Reading this register. When restoring transfer context prior to issuing a Resume command, The local host shall restore the previously saved block count.</p> <p>0 Stop count 1 1 block 2 2 blocks 65535 65535 blocks</p>
15:12	RESERVED	R	0h	

Table 5-2005. MMC_BLK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11:0	BLEN	R/W	0h	<p>Transfer Block Size.</p> <p>This register specifies the block size for block data transfers. Read operations during transfers may return an invalid value, and write operations are ignored.</p> <p>When a CMD12 command is issued to stop the transfer, a read of the BLEN field after transfer completion [MMCSD_STAT[TC] set to 1] will not return the true byte number of data length while the stop occurs but the value written in this register before transfer is launched.</p> <p>0 No data transfer 1 1 byte block length 2 2 bytes block length 3 3 bytes block length 511 511 bytes block length 512 512 bytes block length 2047 2047 bytes block length 2048 2048 bytes block length</p>

5.18.2.11 MMC_ARG Register

5.18.2.11.1 MMC_ARG Register (Offset = 208h) [reset = 0h]

Command Argument Register

This register contains command argument specified as bit 39-8 of Command-Format

These registers must be initialized prior to sending the command itself to the card (write action into the register MMCHS_CMD register). Only exception is for a command index specifying stuff bits in arguments, making a write unnecessary.

Return to [Summary Table](#)

Table 5-2006. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0208h

Figure 5-991. MMC_ARG Name Register

31	30	29	28	27	26	25	24
ARG							
R/W							
0h							
23	22	21	20	19	18	17	16
ARG							
R/W							
0h							
15	14	13	12	11	10	9	8
ARG							
R/W							
0h							
7	6	5	4	3	2	1	0
ARG							
R/W							
0h							

Table 5-2007. MMC_ARG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ARG	R/W	0h	Command argument bits [31:0]

5.18.2.12 MMC_CMD Register

5.18.2.12.1 MMC_CMD Register (Offset = 20Ch) [reset = 0h]

Command and Transfer Mode Register

MMCHS_CMD[31:16] = the command register

MMCHS_CMD[15:0] = the transfer mode.

This register configures the data and command transfers. A write into the most significant byte send the command. A write into MMCHS_CMD[15:0] registers during data transfer has no effect.

This register shall be used for any card.

Note: In SYSTEST mode, a write into MMCHS_CMD register will not start a transfer.

Return to [Summary Table](#)

Table 5-2008. Instance Table

Instance Name	Physical Address
MMCS0	4830 020Ch

Figure 5-992. MMC_CMD Name Register

31	30	29	28	27	26	25	24
RESERVED2		INDX					
R		R/W					
0h		0h					
23	22	21	20	19	18	17	16
CMD_TYPE		DP	CICE	CCCE	RESERVED1	RSP_TYPE	
R/W		R/W	R/W	R/W	R	R/W	
0h		0h	0h	0h	0h	0h	
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED		MSBS	DDIR	ACEN		BCE	DE
R		R/W	R/W	R/W		R/W	R/W
0h		0h	0h	0h		0h	0h

Table 5-2009. MMC_CMD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED2	R	0h	

Table 5-2009. MMC_CMD Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
29:24	INDX	R/W	0h	Command index Binary encoded value from 0 to 63 specifying the command number send to card 0 CMD0 or ACMD0 1 CMD1 or ACMD1 2 CMD2 or ACMD2 3 CMD3 or ACMD3 4 CMD4 or ACMD4 5 CMD5 or ACMD5 6 CMD6 or ACMD6 7 CMD7 or ACMD7 8 CMD8 or ACMD8 9 CMD9 or ACMD9 10 CMD10 or ACMD10 11 CMD11 or ACMD11 12 CMD12 or ACMD12 13 CMD13 or ACMD13 14 CMD14 or ACMD14 15 CMD15 or ACMD15 16 CMD16 or ACMD16 17 CMD17 or ACMD17 18 CMD18 or ACMD18 19 CMD19 or ACMD19 20 CMD20 or ACMD20 21 CMD21 or ACMD21 22 CMD22 or ACMD22 23 CMD23 or ACMD23 24 CMD24 or ACMD24 25 CMD25 or ACMD25 26 CMD26 or ACMD26 27 CMD27 or ACMD27 28 CMD28 or ACMD28 29 CMD29 or ACMD29 30 CMD30 or ACMD30 31 CMD31 or ACMD31 32 CMD32 or ACMD32 33 CMD33 or ACMD33 34 CMD34 or ACMD34 35 CMD35 or ACMD35 36 CMD36 or ACMD36 37 CMD37 or ACMD37 38 CMD38 or ACMD38 39 CMD39 or ACMD39 40 CMD40 or ACMD40 41 CMD41 or ACMD41 42 CMD42 or ACMD42 43 CMD43 or ACMD43 44 CMD44 or ACMD44 45 CMD45 or ACMD45 46 CMD46 or ACMD46 47 CMD47 or ACMD47 48 CMD48 or ACMD48 49 CMD49 or ACMD49 50 CMD50 or ACMD50 51 CMD51 or ACMD51 52 CMD52 or ACMD52 53 CMD53 or ACMD53 54 CMD54 or ACMD54 55 CMD55 or ACMD55 56 CMD56 or ACMD56 57 CMD57 or ACMD57 58 CMD58 or ACMD58 59 CMD59 or ACMD59 60 CMD60 or ACMD60 61 CMD61 or ACMD61 62 CMD62 or ACMD62 63 CMD63 or ACMD63

Table 5-2009. MMC_CMD Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23:22	CMD_TYPE	R/W	0h	<p>Command type This register specifies three types of special command: Suspend, Resume and Abort. These bits shall be set to 00b for all other commands.</p> <p>0 Others Commands 1 CMD52 for writing "Bus Suspend" in CCCR 2 CMD52 for writing "Function Select" in CCCR 3 Abort command CMD12, CMD52 for writing "I/O Abort" in CCCR</p>
21	DP	R/W	0h	<p>Data present select This register indicates that data is present and DAT line shall be used. It must be set to 0 in the following conditions: - command using only CMD line - command with no data transfer but using busy signal on DAT[0] - Resume command</p> <p>0 Command with no data transfer 1 Command with data transfer</p>
20	CICE	R/W	0h	<p>Command Index check enable This bit must be set to 1 to enable index check on command response to compare the index field in the response against the index of the command. If the index is not the same in the response as in the command, it is reported as a command index error [MMCS_STAT[CIE] set to 1] Note: The register CICE cannot be configured for an Auto CMD12, then index check is automatically checked when this command is issued.</p> <p>0 Index check disable 1 Index check enable</p>
19	CCCE	R/W	0h	<p>Command CRC check enable This bit must be set to 1 to enable CRC7 check on command response to protect the response against transmission errors on the bus. If an error is detected, it is reported as a command CRC error [MMCS_STAT[CCRC] set to 1]. Note: The register CCCE cannot be configured for an Auto CMD12, and then CRC check is automatically checked when this command is issued.</p> <p>0 CRC7 check disable 1 CRC7 check enable</p>
18	RESERVED1	R	0h	
17:16	RSP_TYPE	R/W	0h	<p>Response type This bits defines the response type of the command</p> <p>0 No response 1 Response Length 136 bits 2 Response Length 48 bits 3 Response Length 48 bits with busy after response</p>
15:6	RESERVED	R	0h	
5	MSBS	R/W	0h	<p>Multi/Single block select This bit must be set to 1 for data transfer in case of multi block command. For any others command this bit shall be set to 0.</p> <p>0 Single block. If this bit is 0, it is not necessary to set the register MMCHS_BLK[NBLK]. 1 Multi block. When Block Count is disabled (MMCHS_CMD[BCE] is set to 0) in Multiple block transfers (MMCHS_CMD[MSBS] is set to 1), the module can perform infinite transfer.</p>

Table 5-2009. MMC_CMD Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	DDIR	R/W	0h	Data transfer Direction Select This bit defines either data transfer will be a read or a write. 0 Data write (host to card) 1 Data Read (card to host)
3:2	ACEN	R/W	0h	Auto CMD Enable - SD card only. This field determines use of auto command functions. There are two methods to stop Multiple-block read and write operation [1] Auto CMD12 Enable When this field is set to 01b the Host Controller issues CMD12 automatically when last block transfer is completed. Auto CMD12 error is indicated to the Auto CMD Error Status register. The Host Driver shall not set this bit if the command does not require CMD12. In particular, secure commands defined in the Part 3 File Security specification do not require CMD12. [2] Auto CMD23 Enable When this bit field is set to 10b the Host Controller issues a CMD23 automatically before issuing a command specified in the Command Register. The Host Controller Version 3.00 and later shall support this function. The following conditions are required to use the Auto CMD23. Auto CMD23 Supported [Host Controller Version is 3.00 or later] A memory card that supports CMD23 [SCR[33]=1] If DMA is used, it shall be ADMA. Only when CMD18 or CMD25 is issued [Note, the Host Controller does not check command index.] Auto CMD23 can be used with or without ADMA. By Writing the Command register, the Host Controller issues a CMD23 first and then issues a command specified by the Command Index in Command register. If response errors of CMD23 are detected, the second command is not issued. A CMD23 error is indicated in the Auto CMD Error Status register. 32-bit block count value for CMD23 is set to SDMA System Address / Argument 2 register. 0 Auto Command Disabled 1 Auto CMD12 enable or CCS detection enabled. 2 Auto CMD23 Enable 3 Reserved
1	BCE	R/W	0h	Block Count Enable Multiple block transfers only. This bit is used to enable the block count register [MMCSD_BLK[NBLK]]. When Block Count is disabled [MMCSD_CMD[BCE] is set to 0] in Multiple block transfers [MMCSD_CMD[MSBS] is set to 1], the module can perform infinite transfer. 0 Block count disabled for infinite transfer. 1 Block count enabled for multiple block transfer with known number of blocks
0	DE	R/W	0h	DMA Enable This bit is used to enable DMA mode for host data access. 0 DMA mode disable 1 DMA mode enable

5.18.2.13 MMC_RSP10 Register

5.18.2.13.1 MMC_RSP10 Register (Offset = 210h) [reset = 0h]

Command Response[31:0] Register

This 32-bit register holds bits positions [31:0] of command response type R1/R1b/R2/R3/R4/R5/R5b/R6.

Return to [Summary Table](#)

Table 5-2010. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0210h

Figure 5-993. MMC_RSP10 Name Register

31	30	29	28	27	26	25	24
RSP1							
R							
0h							
23	22	21	20	19	18	17	16
RSP1							
R							
0h							
15	14	13	12	11	10	9	8
RSP0							
R							
0h							
7	6	5	4	3	2	1	0
RSP0							
R							
0h							

Table 5-2011. MMC_RSP10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RSP1	R	0h	Command Response [31:16]
15:0	RSP0	R	0h	Command Response [15:0]

5.18.2.14 MMC_RSP32 Register

5.18.2.14.1 MMC_RSP32 Register (Offset = 214h) [reset = 0h]

Command Response[63:32] Register

This 32-bit register holds bits positions [63:32] of command response type R2.

Return to [Summary Table](#)

Table 5-2012. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0214h

Figure 5-994. MMC_RSP32 Name Register

31	30	29	28	27	26	25	24
RSP3							
R							
0h							
23	22	21	20	19	18	17	16
RSP3							
R							
0h							
15	14	13	12	11	10	9	8
RSP2							
R							
0h							
7	6	5	4	3	2	1	0
RSP2							
R							
0h							

Table 5-2013. MMC_RSP32 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RSP3	R	0h	Command Response [63:48]
15:0	RSP2	R	0h	Command Response [47:32]

5.18.2.15 MMC_RSP54 Register

5.18.2.15.1 MMC_RSP54 Register (Offset = 218h) [reset = 0h]

Command Response[95:64] Register

This 32-bit register holds bits positions [95:64] of command response type R2.

Return to [Summary Table](#)

Table 5-2014. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0218h

Figure 5-995. MMC_RSP54 Name Register

31	30	29	28	27	26	25	24
RSP5							
R							
0h							
23	22	21	20	19	18	17	16
RSP5							
R							
0h							
15	14	13	12	11	10	9	8
RSP4							
R							
0h							
7	6	5	4	3	2	1	0
RSP4							
R							
0h							

Table 5-2015. MMC_RSP54 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RSP5	R	0h	Command Response [95:80]
15:0	RSP4	R	0h	Command Response [79:64]

5.18.2.16 MMC_RSP76 Register

5.18.2.16.1 MMC_RSP76 Register (Offset = 21Ch) [reset = 0h]

Command Response[127:96] Register

This 32-bit register holds bits positions [127:96] of command response type R1(Auto CMD23)/R1b(Auto CMD12)/R2.

Return to [Summary Table](#)

Table 5-2016. Instance Table

Instance Name	Physical Address
MMCSD0	4830 021Ch

Figure 5-996. MMC_RSP76 Name Register

31	30	29	28	27	26	25	24
RSP7							
R							
0h							
23	22	21	20	19	18	17	16
RSP7							
R							
0h							
15	14	13	12	11	10	9	8
RSP6							
R							
0h							
7	6	5	4	3	2	1	0
RSP6							
R							
0h							

Table 5-2017. MMC_RSP76 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RSP7	R	0h	Command Response [127:112]
15:0	RSP6	R	0h	Command Response [111:96]

5.18.2.17 MMC_DATA Register

5.18.2.17.1 MMC_DATA Register (Offset = 220h) [reset = 0h]

Data Register

This register is the 32-bit entry point of the buffer for read or write data transfers.

The buffer size is 32bits x256(1024 bytes). Bytes within a word are stored and read in little endian format. This buffer can be used as two 512 byte buffers to transfer data efficiently without reducing the throughput.

Sequential and contiguous access is necessary to increment the pointer correctly. Random or skipped access is not allowed. In little endian, if the local host accesses this register byte-wise or 16bit-wise, the least significant byte (bits [7:0]) must always be written/read first. The update of the buffer address is done on the most significant byte write for full 32-bit DATA register or on the most significant byte of the last word of block transfer.

Example 1: Byte or 16-bit access

Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=1100 (2-bytes) OK

Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=0100 (1-byte) OK

Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=1000 (1-byte) Bad .

Return to [Summary Table](#)

Table 5-2018. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0220h

Figure 5-997. MMC_DATA Name Register

31	30	29	28	27	26	25	24
DATA							
R/W							
0h							
23	22	21	20	19	18	17	16
DATA							
R/W							
0h							
15	14	13	12	11	10	9	8
DATA							
R/W							
0h							
7	6	5	4	3	2	1	0
DATA							
R/W							
0h							

Table 5-2019. MMC_DATA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DATA	R/W	0h	Data Register [31:0] In functional mode [MMCSD_CON[MODE] set to the default value 0] , A read access to this register is allowed only when the buffer read enable status is set to 1 [MMCSD_PSTATE[BRE]], otherwise a bad access [MMCSD_STAT[BADA]] is signaled. A write access to this register is allowed only when the buffer write enable status is set to 1[MMCSD_STATE[BWE]], otherwise a bad access [MMCSD_STAT[BADA]] is signaled and the data is not written.

5.18.2.18 MMC_PSTATE Register
5.18.2.18.1 MMC_PSTATE Register (Offset = 224h) [reset = 40000h]

Present State Register

The Host can get status of the Host Controller from this 32-bit read only register.

 Return to [Summary Table](#)
Table 5-2020. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0224h

Figure 5-998. MMC_PSTATE Name Register

31	30	29	28	27	26	25	24
RESERVED2							CLEV
R							R
0h							0h
23	22	21	20	19	18	17	16
DLEV				WP	CDPL	CSS	CINS
R				R	R	R	R
0h				0h	1h	0h	0h
15	14	13	12	11	10	9	8
RESERVED1				BRE	BWE	RTA	WTA
R				R	R	R	R
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				RTR	DLA	DATI	CMDI
R				R	R	R	R
0h				0h	0h	0h	0h

Table 5-2021. MMC_PSTATE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED2	R	0h	
24	CLEV	R	0h	CMD line signal level This status is used to check the CMD line level to recover from errors, and for debugging. The value of this register after reset depends on the CMD line level at that time. 0 The CMD line level is 0. 1 The CMD line level is 1.
23:20	DLEV	R	0h	DAT[3:0] line signal level DAT[3] => bit 23 DAT[2] => bit 22 DAT[1] => bit 21 DAT[0] => bit 20 This status is used to check DAT line level to recover from errors, and for debugging. This is especially useful in detecting the busy signal level from DAT[0]. The value of these registers after reset depends on the DAT lines level at that time.

Table 5-2021. MMC_PSTATE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19	WP	R	0h	<p>Write protect switch pin level For SDIO cards only. This bit reflects the write protect input pin [SDWP] level. The value of this register after reset depends on the protect input pin [SDWP] level at that time.</p> <p>0 If MMCHS_CON[WPP] is set to 0 (default), the card is write protected, otherwise the card is not protected. 1 If MMCHS_CON[WPP] is set to 0 (default), the card is not write protected, otherwise the card is protected.</p>
18	CDPL	R	1h	<p>Card detect pin level This bit reflects the inverse value of the card detect input pin [SDCD], debouncing is not performed on this bit and bit is valid only when Card State Stable [MMCS_D_PSTAE[CSS]] is set to 1. Use of this bit is limited to testing since it must be debounced y software. The value of this register after reset depends on the card detect input pin [SDCD] level at that time.</p> <p>0 The value of the card detect input pin (SDCD) is 1 1 The value of the card detect input pin (SDCD) is 0</p>
17	CSS	R	0h	<p>Card State Stable This bit is used for testing. It is set to 1 only when Card Detect Pin Level is stable [MMCS_D_PSTATE[CDPL]]. Debouncing is performed on the card detect input pin [SDCD] to detect card stability. This bit is not affected by a software reset.</p> <p>0 Reset or Debouncing 1 No card or card inserted</p>
16	CINS	R	0h	<p>Card inserted This bit is the debounced value of the card detect input pin [SDCD]. An inactive to active transition of the card detect input pin [SDCD] will generate a card insertion interrupt [MMCS_D_STAT[CINS]]. A active to inactive transition of the card detect input pin [SDCD] will generate a card removal interrupt [MMCS_D_STAT[REM]]. This bit is not affected by a software reset.</p> <p>0 If MMCHS_CON[CDP] is set to 1, no card is detected. The card may have been removed from the card slot. If MMCHS_CON[CDP] is set to 0, the card has been inserted. 1 If MMCHS_CON[CDP] is set to 1, the card has been inserted from the card slot. If MMCHS_CON[CDP] is set to 0 no card is detected. The card may have been removed from the card slot.</p>
15:12	RESERVED1	R	0h	
11	BRE	R	0h	<p>Buffer read enable This bit is used for non-DMA read transfers. It indicates that a complete block specified by MMCS_D_BLK[BLLEN] has been written in the buffer and is ready to be read. It is set to 0 when the entire block is read from the buffer. It is set to 1 when a block data is ready in the buffer and generates the Buffer read ready status of interrupt [MMCS_D_STAT[BRR]].</p> <p>0 Read BLEN bytes disable 1 Read BLEN bytes enable. Readable data exists in the buffer.</p>

Table 5-2021. MMC_PSTATE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	BWE	R	0h	<p>Buffer Write enable This status is used for non-DMA write transfers. It indicates if space is available for write data.</p> <p>0 There is no room left in the buffer to write BLEN bytes of data. 1 There is enough space in the buffer to write BLEN bytes of data.</p>
9	RTA	R	0h	<p>Read transfer active This status is used for detecting completion of a read transfer. It is set to 1 after the end bit of read command or by activating a continue request [MMCSA_HCTL[CR]] following a stop at block gap request. This bit is set to 0 when all data have been read by the local host after last block or after a stop at block gap request.</p> <p>0 No valid data on the DAT lines. 1 read data transfer on going.</p>
8	WTA	R	0h	<p>Write transfer active This status indicates a write transfer active. It is set to 1 after the end bit of write command or by activating a continue request [MMCSA_HCTL[CR]] following a stop at block gap request. This bit is set to 0 when CRC status has been received after last block or after a stop at block gap request.</p> <p>0 No valid data on the DAT lines. 1 write data transfer on going.</p>
7:4	RESERVED	R	0h	
3	RTR	R	0h	<p>Re-Tuning Request Host Controller may request Host Driver to execute re-tuning sequence by setting this bit when the data window is shifted by temperature drift and a tuned sampling point does not have a good margin to receive correct data. This bit is cleared when a command is issued with setting Execute Tuning in the Host Control 2 register. Changing of this bit from 0 to 1 generates Re-Tuning Event. Refer to Normal Interrupt Status registers for more detail. This bit isn't set to 1 if Sampling Clock Select in the Host Control 2 register is set to 0 [using fixed sampling clock]. Refer to Re-Tuning Modes in the Capabilities register for more detail.</p> <p>0 Fixed or well tuned sampling clock 1 Sampling clock needs re-tuning</p>
2	DLA	R	0h	<p>DAT line active This status bit indicates whether one of the DAT line is in use. In the case of read transactions [card to host]: This bit is set to 1 after the end bit of read command or by activating continue request MMCSA_HCTL[CR]. This bit is set to 0 when the host controller received the end bit of the last data block or at the beginning of the read wait mode. In the case of write transactions [host to card]: This bit is set to 1 after the end bit of write command or by activating continue request MMCSA_HCTL[CR]. This bit is set to 0 on the end of busy event for the last block; host controller must wait 8 clock cycles with line not busy to really consider not "busy state" or after the busy block as a result of a stop at gap request.</p> <p>0 DAT Line inactive 1 DAT Line active</p>

Table 5-2021. MMC_PSTATE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	DATI	R	0h	<p>Command inhibit[DAT] This status bit is generated if either DAT line is active [MMCSA_PSTATE[DLA]] or Read transfer is active [MMCSA_PSTATE[RTA]] or when a command with busy is issued. This bit prevents the local host to issue a command. A change of this bit from 1 to 0 generates a transfer complete interrupt [MMCSA_STAT[TC]].</p> <p>0 Issuing of command using the DAT lines is allowed 1 Issuing of command using DAT lines is not allowed</p>
0	CMDI	R	0h	<p>Command inhibit[CMD] This status bit indicates that the CMD line is in use. This bit is set to 0 when the most significant byte is written into the command register. This bit is not set when Auto CMD12 is transmitted. This bit is set to 0 in either the following cases: - After the end bit of the command response, excepted if there is a command conflict error [MMCSA_STAT[CCRC] or MMCSA_STAT[CEB] set to 1] or a Auto CMD12 is not executed [MMCSA_AC12[ACNE]]. - After the end bit of the command without response [MMCSA_CMD[RSP_TYPE] set to "00"] In case of a command data error is detected [MMCSA_STAT[CTO] set to 1], this register is not automatically cleared.</p> <p>0 Issuing of command using CMD line is allowed 1 Issuing of command using CMD line is not allowed</p>

5.18.2.19 MMC_HCTL Register

5.18.2.19.1 MMC_HCTL Register (Offset = 228h) [reset = 0h]

Host Control Register

This register defines the host controls to set power, wakeup and transfer parameters.

MMCHS_HCTL[31:24] = Wakeup control

MMCHS_HCTL[23:16] = Block gap control

MMCHS_HCTL[15:8] = Power control

MMCHS_HCTL[7:0] = Host control.

Return to [Summary Table](#)

Table 5-2022. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0228h

Figure 5-999. MMC_HCTL Name Register

31	30	29	28	27	26	25	24
RESERVED3				OBWE	REM	INS	IWE
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED2				IBG	RWC	CR	SBGR
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED1				SDVS			SDBP
R				R/W			R/W
0h				0h			0h
7	6	5	4	3	2	1	0
CDSS	CDTL	RESERVED	DMAS		HSPE	DTW	LED
R/W	R/W	R	R/W		R/W	R/W	R
0h	0h	0h	0h		0h	0h	0h

Table 5-2023. MMC_HCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED3	R	0h	
27	OBWE	R/W	0h	Wakeup event enable for 'Out-of-Band' Interrupt. This bit enables wakeup events for 'Out-of-Band' assertion. Wakeup is generated if the wakeup feature is enabled [MMCSD_SYSCONFIG[ENAWAKEUP]]. The write to this register is ignored when MMCSD_CON[OBIE] is not set. 0 Disable wakeup on 'out-of-Band' Interrupt 1 Enable wakeup on 'out-of-Band' Interrupt
26	REM	R/W	0h	Wakeup event enable on SD card removal. This bit enables wakeup events for card removal assertion. Wakeup is generated if the wakeup feature is enabled [MMCSD_SYSCONFIG[ENAWAKEUP]]. 0 Disable wakeup on card removal 1 Enable wakeup on card removal

Table 5-2023. MMC_HCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
25	INS	R/W	0h	<p>Wakeup event enable on SD card insertion This bit enables wakeup events for card insertion assertion. Wakeup is generated if the wakeup feature is enabled [MMCSYS_CONFIG[ENAWAKEUP]].</p> <p>0 Disable wakeup on card insertion 1 Enable wakeup on card insertion</p>
24	IWE	R/W	0h	<p>Wakeup event enable on SD card interrupt This bit enables wakeup events for card interrupt assertion. Wakeup is generated if the wakeup feature is enabled [MMCSYS_CONFIG[ENAWAKEUP]].</p> <p>0 Disable wakeup on card interrupt 1 Enable wakeup on card interrupt</p>
23:20	RESERVED2	R	0h	
19	IBG	R/W	0h	<p>Interrupt block at gap This bit is valid only in 4-bit mode of SDIO card to enable interrupt detection in the interrupt cycle at block gap for a multiple block transfer. For MMC cards and for SD card this bit should be set to 0.</p> <p>0 Disable interrupt detection at the block gap in 4-bit mode 1 Enable interrupt detection at the block gap in 4-bit mode</p>
18	RWC	R/W	0h	<p>Read wait control The read wait function is optional only for SDIO cards. If the card supports read wait, this bit must be enabled, then requesting a stop at block gap [MMCSYS_CONFIG[SBGR]] generates a read wait period after the current end of block. Be careful, if read wait is not supported it may cause a conflict on DAT line.</p> <p>0 Disable Read wait Control. Suspend/Resume cannot be supported. 1 Enable Read wait Control</p>
17	CR	R/W	0h	<p>Continue request This bit is used to restart a transaction that was stopped by requesting a stop at block gap [MMCSYS_CONFIG[SBGR]]. Set this bit to 1 restarts the transfer. The bit is automatically set to 0 by the host controller when transfer has restarted i.e DAT line is active [MMCSYS_STATE[DLA]] or transferring data [MMCSYS_STATE[WTA]]. The Stop at block gap request must be disabled [MMCSYS_CONFIG[SBGR]=0] before setting this bit.</p> <p>0 No affect 1 transfer restart</p>
16	SBGR	R/W	0h	<p>Stop at block gap request This bit is used to stop executing a transaction at the next block gap. The transfer can restart with a continue request [MMCSYS_CONFIG[CR]] or during a suspend/resume sequence. In case of read transfer, the card must support read wait control. In case of write transfer, the host driver shall set this bit after all block data written. Until the transfer completion [MMCSYS_STAT[TC] set to 1], the host driver shall leave this bit set to 1. If this bit is set, the local host shall not write to the data register [MMCSYS_DATA].</p> <p>0 Transfer mode 1 Stop at block gap</p>
15:12	RESERVED1	R	0h	

Table 5-2023. MMC_HCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11:9	SDVS	R/W	0h	<p>SD bus voltage select All cards. The host driver should set to these bits to select the voltage level for the card according to the voltage supported by the system [MMCSA_CAPA[VS18,VS30,VS33]] before starting a transfer.</p> <p>5 1.8v (Typical) 6 3.0v (Typical) 7 3.3v (Typical)</p>
8	SDBP	R/W	0h	<p>SD bus power Before setting this bit, the host driver shall select the SD bus voltage [MMCSA_HCTL[SDVS]]. If the host controller detects the No card state, this bit is automatically set to 0. If the module is power off, a write in the command register [MMCSA_CMD] will not start the transfer. A write to this bit has no effect if the selected SD bus voltage MMCSA_HCTL[SDVS] is not supported according to capability register [MMCSA_CAPA[VS*]].</p> <p>0 Power off 1 Power on</p>
7	CDSS	R/W	0h	<p>Card Detect Signal Selection This bit selects source for the card detection. When the source for the card detection is switched, the interrupt should be disabled during the switching period by clearing the Interrupt Status/Signal Enable register in order to mask unexpected interrupt being caused by the glitch. The Interrupt Status/Signal Enable should be disabled during over the period of debouncing.</p> <p>0 SDCD# is selected (for normal use) 1 The Card Detect Test Level is selected (for test purpose)</p>
6	CDTL	R/W	0h	<p>Card Detect Test Level: This bit is enabled while the Card Detect Signal Selection is set to 1 and it indicates card inserted or not.</p> <p>0 No Card 1 Card Inserted</p>
5	RESERVED	R	0h	
4:3	DMAS	R/W	0h	<p>DMA Select Mode: One of supported DMA modes can be selected. The host driver shall check support of DMA modes by referring the Capabilities register. Use of selected DMA is determined by DMA Enable of the Transfer Mode register. This register is only meaningful when MADMA_EN is set to 1. When MADMA_EN is set to 0 the bit field is read only and returned value is 0.</p> <p>0 Reserved 1 Reserved 2 32-bit Address ADMA2 is selected 3 Reserved</p>
2	HSPE	R/W	0h	<p>High Speed Enable: Before setting this bit, the Host Driver shall check the High Speed Support in the Capabilities register. If this bit is set to 0 [default], the Host Controller outputs CMD line and DAT lines at the falling edge of the SD Clock. If this bit is set to 1, the Host Controller outputs CMD line and DAT lines at the rising edge of the SD Clock. This bit shall not be set when dual data rate mode is activated in MMCSA_CON[DDR].</p> <p>0 Normal speed mode 1 High speed mode</p>

Table 5-2023. MMC_HCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	DTW	R/W	0h	<p>Data transfer width</p> <p>For MMC card, this bit must be set following a valid SWITCH command [CMD6] with the correct value and extend CSD index written in the argument. Prior to this command, the MMC card configuration register [CSD and EXT_CSD] must be verified for compliance with MMC standard specification 4.x [see section 3.6]. This register has no effect when the MMC 8-bit mode is selected [register MMCSD_CON[DW8] set to 1],</p> <p>For SD/SDIO cards, this bit must be set following a valid SET_BUS_WIDTH command [ACMD6] with the value written in bit 1 of the argument. Prior to this command, the SD card configuration register [SCR] must be verified for the supported bus width by the SD card.</p> <p>0 1-bit Data width (DAT[0] used) 1 4-bit Data width (DAT[3:0] used)</p>
0	LED	R	0h	<p>Reserved bit.</p> <p>LED control feature is not supported</p> <p>This bit is initialized to zero, and writes to it are ignored.</p>

5.18.2.20 MMC_SYSTL Register

5.18.2.20.1 MMC_SYSTL Register (Offset = 22Ch) [reset = 0h]

SD System Control Register

This register defines the system controls to set software resets, clock frequency management and data timeout.

MMCHS_SYSTL[31:24] = Software resets

MMCHS_SYSTL[23:16] = Timeout control

MMCHS_SYSTL[15:0] = Clock control.

Return to [Summary Table](#)

Table 5-2024. Instance Table

Instance Name	Physical Address
MMCSDO	4830 022Ch

Figure 5-1000. MMC_SYSTL Name Register

31	30	29	28	27	26	25	24
RESERVED2					SRD	SRC	SRA
R					R/W	R/W	R/W
0h					0h	0h	0h
23	22	21	20	19	18	17	16
RESERVED1				DTO			
R				R/W			
0h				0h			
15	14	13	12	11	10	9	8
CLKD							
R/W							
0h							
7	6	5	4	3	2	1	0
CLKD	CGS	RESERVED			CEN	ICS	ICE
R/W	R	R			R/W	R	R/W
0h	0h	0h			0h	0h	0h

Table 5-2025. MMC_SYSTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED2	R	0h	
26	SRD	R/W	0h	Software reset for DAT line This bit is set to 1 for reset and released to 0 when completed. DAT finite state machine in both clock domain are also reset. Here below are the registers cleared by MMCSO_SYSTL[SRD]: - MMCSO_DATA - MMCSO_PSTATE: BRE, BWE, RTA, WTA, DLA and DATI - MMCSO_HCTL: SBGR and CR - MMCSO_STAT: BRR, BWR, BGE and TC OCP and MMC buffer data management is reinitialized. 0 Reset completed 1 Software reset for DAT line
25	SRC	R/W	0h	Software reset for CMD line This bit is set to 1 for reset and released to 0 when completed. CMD finite state machine in both clock domain are also reset. Here below the registers cleared by MMCSO_SYSTL[SRC]: - MMCSO_PSTATE: CMDI - MMCSO_STAT: CC OCP and MMC command status management is reinitialized. 0 Reset completed 1 Software reset for CMD line

Table 5-2025. MMC_SYSCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
24	SRA	R/W	0h	Software reset for all This bit is set to 1 for reset , and released to 0 when completed. This reset affects the entire host controller except for the card detection circuit and capabilities registers. 0 Reset completed 1 Software reset for all the design
23:20	RESERVED1	R	0h	
19:16	DTO	R/W	0h	Data timeout counter value and busy timeout. This value determines the interval by which DAT lines timeouts are detected. The host driver needs to set this bitfield based on - the maximum read access time [NAC] [Refer to the SD Specification Part1 Physical Layer], - the data read access time values [TAAC and NSAC] in the card specific data register [CSD] of the card, - the timeout clock base frequency [MMCSA_CAPA[TCF]]. If the card does not respond within the specified number of cycles, a data timeout error occurs [MMCSA_STA[DTO]]. The MMCSA_SYSCTL[DTO] register is also used to check busy duration, to generate busy timeout for commands with busy response or for busy programming during a write command. Timeout on CRC status is generated if no CRC token is present after a block write. 0 TCF x 2 ¹³ 1 TCF x 2 ¹⁴ 14 TCF x 2 ²⁷ 15 Reserved
15:6	CLKD	R/W	0h	Clock frequency select These bits define the ratio between a reference clock frequency [system dependant] and the output clock frequency on the CLK pin of either the memory card [MMC, SD or SDIO]. 0 Clock Ref bypass 1 Clock Ref bypass 2 Clock Ref / 2 3 Clock Ref / 3 1023 Clock Ref / 1023
5	CGS	R	0h	Clock Generator Select - For SD cards Host Controller Version 3.00 supports this bit. This bit is used to select the clock generator mode in SDCLK Frequency Select. If the Programmable Clock Mode is supported [non-zero value is set to Clock Multiplier in the Capabilities register], this bit attribute is RW, and if not supported, this bit attribute is RO and zero is read. This bit depends on the setting of Preset Value Enable in the Host Control 2 register. If the Preset Value Enable = 0, this bit is set by Host Driver. If the Preset Value Enable = 1, this bit is automatically set to a value specified in one of Preset Value registers.
4:3	RESERVED	R	0h	
2	CEN	R/W	0h	Clock enable This bit controls if the clock is provided to the card or not. 0 The clock is not provided to the card . Clock frequency can be changed . 1 The clock is provided to the card and can be automatically gated when MMCSA_SYSCONFIG[AUTOIDLE] is set to 1 (default value) . The host driver shall wait to set this bit to 1 until the Internal clock is stable (MMCSA_SYSCTL[ICS]).

Table 5-2025. MMC_SYSCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	ICS	R	0h	<p>Internal clock stable [status] This bit indicates either the internal clock is stable or not.</p> <p>0 The internal clock is not stable. 1 The internal clock is stable after enabling the clock (MMCHS_SYSCTL[ICE]) or after changing the clock ratio (MMCHS_SYSCTL[CLKD]).</p>
0	ICE	R/W	0h	<p>Internal clock enable This register controls the internal clock activity. In very low power state, the internal clock is stopped. Note: The activity of the debounce clock [used for wakeup events] and the OCP clock [used for reads and writes to the module register map] are not affected by this register.</p> <p>0 The internal clock is stopped (very low power state). 1 The internal clock oscillates and can be automatically gated when MMCHS_SYSCONFIG[AUTOIDLE] is set to 1 (default value) .</p>

5.18.2.21 MMC_STAT Register

5.18.2.21.1 MMC_STAT Register (Offset = 230h) [reset = 0h]

Interrupt Status Register

The interrupt status regroups all the status of the module internal events that can generate an interrupt.

MMCHS_STAT[31:16] = Error Interrupt Status

MMCHS_STAT[15:0] = Normal Interrupt Status.

Return to [Summary Table](#)

Table 5-2026. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0230h

Figure 5-1001. MMC_STAT Name Register

31	30	29	28	27	26	25	24
RESERVED3		BADA	CERR	RESERVED2	TE	ADMAE	ACE
R		R/W	R/W	R	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
CLE	DEB	DCRC	DTO	CIE	CEB	CCRC	CTO
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
ERRI	RESERVED				BSR	OBI	CIRQ
R	R				R/W	R/W	R
0h	0h				0h	0h	0h
7	6	5	4	3	2	1	0
CREM	CINS	BRR	BWR	DMA	BGE	TC	CC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2027. MMC_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED3	R	0h	
29	BADA	R/W	0h	Bad access to data space This bit is set automatically to indicate a bad access to buffer when not allowed: -This bit is set during a read access to the data register [MMCSO_DATA] while buffer reads are not allowed [MMCSO_PSTATE[BRE] =0] -This bit is set during a write access to the data register [MMCSO_DATA] while buffer writes are not allowed [MMCSO_STATE[BWE] =0] 0 No Interrupt. 0 Status bit unchanged 1 Bad Access 1 Status is cleared

Table 5-2027. MMC_STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
28	CERR	R/W	0h	<p>Card error</p> <p>This bit is set automatically when there is at least one error in a response of type R1, R1b, R6, R5 or R5b. Only bits referenced as type E[error] in status field in the response can set a card status error. An error bit in the response is flagged only if corresponding bit in card status response error MMCSD_CSRE is set.</p> <p>There is no card error detection for autoCMD12 command. The host driver shall read MMCSD_RSP76 register to detect error bits in the command response.</p> <p>0 No Error 0 Status bit unchanged 1 Card error 1 Status is cleared</p>
27	RESERVED2	R	0h	
26	TE	R/W	0h	<p>Tuning Error</p> <p>This bit is set when an unrecoverable error is detected in a tuning circuit except during tuning procedure [Occurrence of an error during tuning procedure is indicated by Sampling Select]. By detecting Tuning Error, Host Driver needs to abort a command executing and perform tuning. To reset tuning circuit, Sampling Clock shall be set to 0 before executing tuning procedure. The Tuning Error is higher priority than the other error interrupts generated during data transfer. By detecting Tuning Error, the Host Driver should discard data transferred by a current read/write command and retry data transfer after the Host Controller retrieved from tuning circuit error. The bit is set if the lock is lost [but not during the tuning process] or if the lock counter expires without the lock being asserted. If the latter happens, the SW can decide to ignore the interrupt and wait some more for the lock to be set.</p> <p>0 No Error 1 Error</p>
25	ADMAE	R/W	0h	<p>ADMA Error:</p> <p>This bit is set when the Host Controller detects errors during ADMA based data transfer. The state of the ADMA at an error occurrence is saved in the ADMA Error Status Register. In addition, the Host Controller generates this interrupt when it detects invalid descriptor data [Valid=0] at the ST_FDS state. ADMA Error State in the ADMA Error Status indicates that an error occurs in ST_FDS state. The Host Driver may find that Valid bit is not set at the error descriptor.</p> <p>0 No Interrupt. 0 Status bit unchanged 1 ADMA error 1 Status is cleared</p>
24	ACE	R/W	0h	<p>Auto CMD error</p> <p>Auto CMD12 and Auto CMD23 use this error status. This bit is set when detecting that one of the bits D00-D04 in Auto CMD Error Status register has changed from 0 to 1. In case of Auto CMD12, this bit is set to 1, not only when the errors in Auto CMD12 occur but also when Auto CMD12 is not executed due to the previous command error.</p> <p>0 No Error. 0 Status bit unchanged 1 Auto CMD error 1 Status is cleared</p>
23	CLE	R	0h	<p>Reserved.</p> <p>Current limit error is not supported.</p> <p>These bits are initialized to zero, and writes to them are ignored.</p>

Table 5-2027. MMC_STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22	DEB	R/W	0h	Data End Bit error This bit is set automatically when detecting a 0 at the end bit position of read data on DAT line or at the end position of the CRC status in write mode. 0 No Error 0 Status bit unchanged 1 Data end bit error 1 Status is cleared
21	DCRC	R/W	0h	Data CRC Error This bit is set automatically when there is a CRC16 error in the data phase response following a block read command or if there is a 3-bit CRC status different of a position "010" token during a block write command. 0 No Error. 0 Status bit unchanged 1 Data CRC error 1 Status is cleared
20	DTO	R/W	0h	Data timeout error This bit is set automatically according to the following conditions: - busy timeout for R1b, R5b response type - busy timeout after write CRC status - write CRC status timeout - read data timeout 0 No error. 0 Status bit unchanged 1 Time out 1 Status is cleared
19	CIE	R/W	0h	Command index error This bit is set automatically when response index differs from corresponding command index previously emitted. It depends on the enable in MMCSD_CMD[CICE] register. 0 No error. 0 Status bit unchanged 1 Command index error 1 Status is cleared
18	CEB	R/W	0h	Command end bit error This bit is set automatically when detecting a 0 at the end bit position of a command response. 0 No error. 0 Status bit unchanged 1 Command end bit error 1 Status is cleared
17	CCRC	R/W	0h	Command CRC Error This bit is set automatically when there is a CRC7 error in the command response depending on the enable in MMCSD_CMD[CCCE] register. 0 No Error. 0 Status bit unchanged 1 Command CRC error 1 Status is cleared
16	CTO	R/W	0h	Command Timeout Error This bit is set automatically when no response is received within 64 clock cycles from the end bit of the command. For commands that reply within 5 clock cycles - the timeout is still detected at 64 clock cycles. 0 No error 0 Status bit unchanged 1 Time Out 1 Status is cleared

Table 5-2027. MMC_STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15	ERRI	R	0h	<p>Error Interrupt</p> <p>If any of the bits in the Error Interrupt Status register [MMCSD_STAT[24:15]] are set, then this bit is set to 1. Therefore the host driver can efficiently test for an error by checking this bit first.</p> <p>Writes to this bit are ignored.</p> <p>0 No Interrupt. 1 Error interrupt event(s) occurred</p>
14:11	RESERVED	R	0h	
10	BSR	R/W	0h	<p>Boot status received interrupt</p> <p>This bit is set automatically when MMCSD_CON[BOOT] is set 0x1 or 0x2 and a boot status is received on DAT[0] line. This interrupt is only useful for MMC card.</p> <p>0 No Interrupt. 0 Status bit unchanged 1 Boot status received interrupt. 1 Status is cleared</p>
9	OBI	R/W	0h	<p>Out-Of-Band interrupt</p> <p>This bit is set automatically when MMCSD_CON[OBIE] is set and an Out-of-Band interrupt occurs on OBI pin.</p> <p>The interrupt detection depends on polarity controlled by MMCSD_CON[OBIP].</p> <p>This interrupt is only useful for MMC card.</p> <p>The Out-of-Band interrupt signal is a system specific feature for future use, this signal is not required for existing specification implementation.</p> <p>0 No Out-Of-Band interrupt. 0 Status bit unchanged 1 Interrupt Out-Of-Band occurs 1 Status is cleared</p>
8	CIRQ	R	0h	<p>Card interrupt</p> <p>This bit is only used for SD and SDIO and CE-ATA cards.</p> <p>In 1-bit mode, interrupt source is asynchronous [can be a source of asynchronous wakeup].</p> <p>In 4-bit mode, interrupt source is sampled during the interrupt cycle.</p> <p>In CE-ATA mode, interrupt source is detected when the card drives CMD line to zero during one cycle after data transmission end. All modes above are fully exclusive.</p> <p>The controller interrupt must be clear by setting MMCSD_IE[CIRQ] to 0, then the host driver must start the interrupt service with card [clearing card interrupt status] to remove card interrupt source. Otherwise the Controller interrupt will be reasserted as soon as MMCSD_IE[CIRQ] is set to 1.</p> <p>Writes to this bit are ignored.</p> <p>0 No card interrupt 1 Generate card interrupt</p>
7	CREM	R/W	0h	<p>Card removal</p> <p>This bit is set automatically when MMCSD_PSTATE[CINS] changes from 1 to 0.</p> <p>A clear of this bit doesn't effect Card inserted present state [MMCSD_PSTATE[CINS]].</p> <p>0 Card state stable or Debouncing 0 Status bit unchanged 1 Card removed 1 Status is cleared</p>

Table 5-2027. MMC_STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	CINS	R/W	0h	<p>Card insertion This bit is set automatically when MMCSD_PSTATE[CINS] changes from 0 to 1. A clear of this bit doesn't effect Card inserted present state [MMCSD_PSTATE[CINS]].</p> <p>0 Card state stable or debouncing 0 Status bit unchanged 1 Card inserted 1 Status is cleared</p>
5	BRR	R/W	0h	<p>Buffer read ready This bit is set automatically during a read operation to the card [see class 2 - block oriented read commands] when one block specified by MMCSD_BLK[BLLEN] is completely written in the buffer. It indicates that the memory card has filled out the buffer and that the local host needs to empty the buffer by Reading it. Note: If the DMA receive-mode is enabled, this bit is never set; instead a DMA receive request to the main DMA controller of the system is generated.</p> <p>0 Not Ready to read buffer 0 Status bit unchanged 1 Ready to read buffer 1 Status is cleared</p>
4	BWR	R/W	0h	<p>Buffer write ready This bit is set automatically during a write operation to the card [see class 4 - block oriented write command] when the host can write a complete block as specified by MMCSD_BLK[BLLEN]. It indicates that the memory card has emptied one block from the buffer and that the local host is able to write one block of data into the buffer. Note: If the DMA transmit mode is enabled, this bit is never set; instead, a DMA transmit request to the main DMA controller of the system is generated.</p> <p>0 Not Ready to write buffer 0 Status bit unchanged 1 Ready to write buffer 1 Status is cleared</p>
3	DMA	R/W	0h	<p>DMA interrupt : This status is set when an interrupt is required in the ADMA instruction and after the data transfer completion.</p> <p>0 Dma interrupt detected 0 Status bit unchanged 1 No dma interrupt 1 Status is cleared</p>
2	BGE	R/W	0h	<p>Block gap event When a stop at block gap is requested [MMCSD_HCTL[SBGR]], this bit is automatically set when transaction is stopped at the block gap during a read or write operation. This event does not occur when the stop at block gap is requested on the last block. In read mode, a 1-to-0 transition of the DAT Line active status [MMCSD_PSTATE[DLA]] between data blocks generates a Block gap event interrupt.</p> <p>0 No block gap event 0 Status bit unchanged 1 Transaction stopped at block gap 1 Status is cleared</p>

Table 5-2027. MMC_STAT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	TC	R/W	0h	<p>Transfer completed</p> <p>This bit is always set when a read/write transfer is completed or between two blocks when the transfer is stopped due to a stop at block gap request [MMCSA_HCTL[SBGR]].</p> <p>In Read mode: This bit is automatically set on completion of a read transfer [MMCSA_PSTATE[RTA]].</p> <p>In write mode: This bit is set automatically on completion of the DAT line use [MMCSA_PSTATE[DLA]].</p> <p>0 No transfer complete 0 Status bit unchanged 1 Data transfer complete 1 Status is cleared</p>
0	CC	R/W	0h	<p>Command complete</p> <p>This bit is set when a 1-to-0 transition occurs in the register command inhibit [MMCSA_PSTATE[CMDI]].</p> <p>If the command is a type for which no response is expected, then the command complete interrupt is generated at the end of the command.</p> <p>A command timeout error [MMCSA_STAT[CTO]] has higher priority than command complete [MMCSA_STAT[CC]].</p> <p>If a response is expected but none is received, then a command timeout error is detected and signaled instead of the command complete interrupt.</p> <p>0 No Command complete 0 Status bit unchanged 1 Command complete 1 Status is cleared</p>

5.18.2.22 MMC_IE Register

5.18.2.22.1 MMC_IE Register (Offset = 234h) [reset = 0h]

Interrupt Status Enable Register

This register allows to enable/disable the module to set status bits, on an event-by-event basis.

MMCHS_IE[31:16] = Error Interrupt Status Enable

MMCHS_IE[15:0] = Normal Interrupt Status Enable.

Return to [Summary Table](#)

Table 5-2028. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0234h

Figure 5-1002. MMC_IE Name Register

31	30	29	28	27	26	25	24
RESERVED3		BADA_ENABLE	CERR_ENAB E	RESERVED2	TE_ENABLE	ADMAE_ENAB LE	ACE_ENABLE
R		R/W	R/W	R	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
CLE	DEB_ENABLE	DCRC_ENABL E	DTO_ENABLE	CIE_ENABLE	CEB_ENABLE	CCRC_ENABL E	CTO_ENABLE
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
NULL	RESERVED				BSR_ENABLE	OBI_ENABLE	CIRQ_ENABLE
R	R				R/W	R/W	R/W
0h	0h				0h	0h	0h
7	6	5	4	3	2	1	0
CREM_ENABL E	CINS_ENABLE	BRR_ENABLE	BWR_ENABLE	DMA_ENABLE	BGE_ENABLE	TC_ENABLE	CC_ENABLE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2029. MMC_IE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED3	R	0h	
29	BADA_ENABLE	R/W	0h	Bad access to data space Status Enable 0 Masked 1 Enabled
28	CERR_ENABLE	R/W	0h	Card Error Status Enable 0 Masked 1 Enabled
27	RESERVED2	R	0h	
26	TE_ENABLE	R/W	0h	Tuning Error Status Enable 0 Masked 1 Enabled
25	ADMAE_ENABLE	R/W	0h	ADMA Error Status Enable 0 Masked 1 Enabled

Table 5-2029. MMC_IE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
24	ACE_ENABLE	R/W	0h	Auto CMD Error Status Enable 0 Masked 1 Enabled
23	CLE	R	0h	Reserved bit. Current limit error is not supported. These bits are initialized to zero, and writes to them are ignored.
22	DEB_ENABLE	R/W	0h	Data End Bit Error Status Enable 0 Masked 1 Enabled
21	DCRC_ENABLE	R/W	0h	Data CRC Error Status Enable 0 Masked 1 Enabled
20	DTO_ENABLE	R/W	0h	Data Timeout Error Status Enable 0 The data timeout detection is deactivated. The host controller provides the clock to the card until the card sends the data or the transfer is aborted. 1 The data timeout detection is enabled.
19	CIE_ENABLE	R/W	0h	Command Index Error Status Enable 0 Masked 1 Enabled
18	CEB_ENABLE	R/W	0h	Command End Bit Error Status Enable 0 Masked 1 Enabled
17	CCRC_ENABLE	R/W	0h	Command CRC Error Status Enable 0 Masked 1 Enabled
16	CTO_ENABLE	R/W	0h	Command Timeout Error Status Enable 0 Masked 1 Enabled
15	NULL	R	0h	Fixed to 0 The host driver shall control error interrupts using the Error Interrupt Signal Enable register. Writes to this bit are ignored
14:11	RESERVED	R	0h	
10	BSR_ENABLE	R/W	0h	Boot Status Enable A write to this register when MMCS_D_CON[BOOT_ACK] is set to 0x0 is ignored. 0 Masked 1 Enabled
9	OBI_ENABLE	R/W	0h	Out-of-Band Status Enable A write to this register when MMCS_D_CON[OBIE] is set to '0' is ignored. 0 Masked 1 Enabled
8	CIRQ_ENABLE	R/W	0h	Card Status Enable A clear of this bit also clears the corresponding status bit. During 1-bit mode, if the interrupt routine doesn't remove the source of a card interrupt in the SDIO card, the status bit is reasserted when this bit is set to 1. 0 Masked 1 Enabled
7	CREM_ENABLE	R/W	0h	Card Removal Status Enable 0 Masked 1 Enabled

Table 5-2029. MMC_IE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	CINS_ENABLE	R/W	0h	Card Insertion Status Enable 0 Masked 1 Enabled
5	BRR_ENABLE	R/W	0h	Buffer Read Ready Status Enable 0 Masked 1 Enabled
4	BWR_ENABLE	R/W	0h	Buffer Write Ready Status Enable 0 Masked 1 Enabled
3	DMA_ENABLE	R/W	0h	DMA Status Enable 0 Masked 1 Enabled
2	BGE_ENABLE	R/W	0h	Block Gap Event Status Enable 0 Masked 1 Enabled
1	TC_ENABLE	R/W	0h	Transfer Complete Status Enable 0 Masked 1 Enabled
0	CC_ENABLE	R/W	0h	Command Complete Status Enable 0 Masked 1 Enabled

5.18.2.23 MMC_ISE Register

5.18.2.23.1 MMC_ISE Register (Offset = 238h) [reset = 0h]

Interrupt Signal Enable Register

This register allows to enable/disable the module internal sources of status, on an event-by-event basis.

MMCHS_ISE[31:16] = Error Interrupt Signal Enable

MMCHS_ISE[15:0] = Normal Interrupt Signal Enable.

Return to [Summary Table](#)

Table 5-2030. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0238h

Figure 5-1003. MMC_ISE Name Register

31	30	29	28	27	26	25	24
RESERVED3		BADA_SIGEN	CERR_SIGEN	RESERVED2	TE_SIGEN	ADMAE_SIGEN	ACE_SIGEN
R		R/W	R/W	R	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
CLE	DEB_SIGEN	DCRC_SIGEN	DTO_SIGEN	CIE_SIGEN	CEB_SIGEN	CCRC_SIGEN	CTO_SIGEN
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
NULL	RESERVED				BSR_SIGEN	OBI_SIGEN	CIRQ_SIGEN
R	R				R/W	R/W	R/W
0h	0h				0h	0h	0h
7	6	5	4	3	2	1	0
CREM_SIGEN	CINS_SIGEN	BRR_SIGEN	BWR_SIGEN	DMA_SIGEN	BGE_SIGEN	TC_SIGEN	CC_SIGEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2031. MMC_ISE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED3	R	0h	
29	BADA_SIGEN	R/W	0h	Bad access to data space Signal Enable 0 Masked 1 Enabled
28	CERR_SIGEN	R/W	0h	Card Error Interrupt Signal Enable 0 Masked 1 Enabled
27	RESERVED2	R	0h	
26	TE_SIGEN	R/W	0h	Tuning Error Signal Enable 0 Masked 1 Enabled
25	ADMAE_SIGEN	R/W	0h	ADMA Error Signal Enable 0 Masked 1 Enabled
24	ACE_SIGEN	R/W	0h	Auto CMD Error Signal Enable 0 Masked 1 Enabled

Table 5-2031. MMC_ISE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23	CLE	R	0h	Reserved bit. Current limit error is not supported. These bits are initialized to zero, and writes to them are ignored.
22	DEB_SIGEN	R/W	0h	Data End Bit Error Signal Enable 0 Masked 1 Enabled
21	DCRC_SIGEN	R/W	0h	Data CRC Error Signal Enable 0 Masked 1 Enabled
20	DTO_SIGEN	R/W	0h	Data Timeout Error Signal Enable 0 Masked 1 Enabled
19	CIE_SIGEN	R/W	0h	Command Index Error Signal Enable 0 Masked 1 Enabled
18	CEB_SIGEN	R/W	0h	Command End Bit Error Signal Enable 0 Masked 1 Enabled
17	CCRC_SIGEN	R/W	0h	Command CRC Error Signal Enable 0 Masked 1 Enabled
16	CTO_SIGEN	R/W	0h	Command timeout Error Signal Enable 0 Masked 1 Enabled
15	NULL	R	0h	Fixed to 0 The host driver shall control error interrupts using the Error Interrupt Signal Enable register. Writes to this bit are ignored
14:11	RESERVED	R	0h	
10	BSR_SIGEN	R/W	0h	Boot Status Signal Enable A write to this register when MMCSD_CON[BOOT_ACK] is set to 0x0 is ignored. 0 Masked 1 Enabled
9	OBI_SIGEN	R/W	0h	Out-Of-Band Interrupt Signal Enable A write to this register when MMCSD_CON[OBIE] is set to '0' is ignored. 0 Masked 1 Enabled
8	CIRQ_SIGEN	R/W	0h	Card Interrupt Signal Enable 0 Masked 1 Enabled
7	CREM_SIGEN	R/W	0h	Card Removal Signal Enable 0 Masked 1 Enabled
6	CINS_SIGEN	R/W	0h	Card Insertion Signal Enable 0 Masked 1 Enabled
5	BRR_SIGEN	R/W	0h	Buffer Read Ready Signal Enable 0 Masked 1 Enabled

Table 5-2031. MMC_ISE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	BWR_SIGEN	R/W	0h	Buffer Write Ready Signal Enable 0 Masked 1 Enabled
3	DMA_SIGEN	R/W	0h	DMA Interrupt Signal Enable 0 Masked 1 Enabled
2	BGE_SIGEN	R/W	0h	Black Gap Event Signal Enable 0 Masked 1 Enabled
1	TC_SIGEN	R/W	0h	Transfer Completed Status Enable 0 Masked 1 Enabled
0	CC_SIGEN	R/W	0h	Command Complete Status Enable 0 Masked 1 Enabled

5.18.2.24 MMC_AC12 Register

5.18.2.24.1 MMC_AC12 Register (Offset = 23Ch) [reset = 0h]

Host Control 2 Register and Auto CMD Error Status Register

This register is used to indicate CMD12 response error of Auto CMD12 and CMD23 response error of Auto CMD23. The Host driver can determine what kind of Auto CMD12 / CMD23 errors occur by this register. Auto CMD23 errors are indicated in bit 04-01. This register is valid only when the Auto CMD Error is set.

Return to [Summary Table](#)

Table 5-2032. Instance Table

Instance Name	Physical Address
MMCSDO	4830 023Ch

Figure 5-1004. MMC_AC12 Name Register

31	30	29	28	27	26	25	24
PV_ENABLE	AI_ENABLE	RESERVED2					
R/W	R/W	R					
0h	0h	0h					
23	22	21	20	19	18	17	16
SCLK_SEL	ET	DS_SEL		V1V8_SIGEN	UHSMS		
R/W	R/W	R/W		R/W	R/W		
0h	0h	0h		0h	0h		
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
CNI	RESERVED		ACIE	ACEB	ACCE	ACTO	ACNE
R	R		R	R	R	R	R
0h	0h		0h	0h	0h	0h	0h

Table 5-2033. MMC_AC12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PV_ENABLE	R/W	0h	<p>Preset Value Enable Host Controller Version 3.00 supports this bit. As the operating SDCLK frequency and I/O driver strength depend on the Host System implementation, it is difficult to determine these parameters in the Standard Host Driver. When Preset Value Enable is set, automatic SDCLK frequency generation and driver strength selection is performed without considering system specific conditions. This bit enables the functions defined in the Preset Value registers.</p> <p>If this bit is set to 0, SDCLK Frequency Select, Clock Generator Select in the Clock Control register and Driver Strength Select in Host Control 2 register are set by Host Driver. If this bit is set to 1, SDCLK Frequency Select, Clock Generator Select in the Clock Control register and Driver Strength Select in Host Control 2 register are set by Host Controller as specified in the Preset Value registers.</p> <p>0 SDCLK and Driver Strength are controlled by Host Driver. 1 Automatic Selection by Preset value are Enabled.</p>

Table 5-2033. MMC_AC12 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
30	AI_ENABLE	R/W	0h	<p>Asynchronous Interrupt Enable</p> <p>This bit can be set to 1 if a card supports asynchronous interrupts and Asynchronous Interrupt Support is set to 1 in the Capabilities register. Asynchronous interrupt is effective when DAT[1] interrupt is used in 4-bit SD mode [and zero is set to Interrupt Pin Select in the Shared Bus Control register]. If this bit is set to 1, the Host Driver can stop the SDCLK during asynchronous interrupt period to save power. During this period, the Host Controller continues to deliver the Card Interrupt to the host when it is asserted by the Card.</p> <p>0 Disabled 1 Enabled</p>
29:24	RESERVED2	R	0h	
23	SCLK_SEL	R/W	0h	<p>Sampling Clock Select</p> <p>Host Controller uses this bit to select sampling clock to receive CMD and DAT. This bit is set by tuning procedure and valid after the completion of tuning [when Execute Tuning is cleared]. Setting 1 means that tuning is completed successfully and setting 0 means that tuning is failed. Writing 1 to this bit is meaningless and ignored. A tuning circuit is reset by Writing to 0. This bit can be cleared with setting Execute Tuning. Once the tuning circuit is reset, it will take time to complete tuning sequence. Therefore, Host Driver should keep this bit to 1 to perform re-tuning sequence to compete re-tuning sequence in a short time. Change of this bit is not allowed while the Host Controller is receiving response or a read data block.</p> <p>0 Fixed clock is used to sample data 1 Tuned clock is used to sample data</p>
22	ET	R/W	0h	<p>Execute Tuning</p> <p>This bit is set to 1 to start tuning procedure and automatically cleared when tuning procedure is completed. The result of tuning is indicated to Sampling Clock Select. Tuning procedure is aborted by Writing 0. This is Read-Write with automatic clear register</p> <p>0 Not Tuned or Tuning Completed 1 Execute Tuning</p>
21:20	DS_SEL	R/W	0h	<p>Driver Strength Select</p> <p>Host Controller output driver in 1.8V signaling is selected by this bit. In 3.3V signaling, this field is not effective. This field can be set depends on Driver Type A, C and D support bits in the Capabilities register.</p> <p>This bit depends on setting of Preset Value Enable. If Preset Value Enable = 0, this field is set by Host Driver. If Preset Value Enable = 1, this field is automatically set by a value specified in the one of Preset Value registers.</p> <p>0 Driver Type B is selected (Default) 1 Driver Type A is selected 2 Driver Type C is selected 3 Driver Type D is selected</p>
19	V1V8_SIGEN	R/W	0h	<p>1.8V Signaling Enable</p> <p>This bit controls voltage regulator for I/O cell. 3.3V is supplied to the card regardless of signaling voltage.</p> <p>Setting this bit from 0 to 1 starts changing signal voltage from 3.3V to 1.8V. 1.8V regulator output shall be stable within 5ms. Host Controller clears this bit if switching to 1.8V signaling fails.</p> <p>Clearing this bit from 1 to 0 starts changing signal voltage from 1.8V to 3.3V. 3.3V regulator output shall be stable within 5ms.</p> <p>Host Driver can set this bit to 1 when Host Controller supports 1.8V signaling [One of support bits is set to 1:SDR50, SDR104 or DDR50 in the Capabilities register] and the card or device supports UHS-I [S18A=1. Refer to Bus Signal Voltage Switch Sequence in the Physical Layer Specification Version 3.0x].</p> <p>0 3.3V Signaling 1 1.8V Signaling</p>

Table 5-2033. MMC_AC12 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description																
18:16	UHSMS	R/W	0h	<p>UHS Mode Select</p> <p>This field is used to select one of UHS-I modes and effective when 1.8V Signaling Enable is set to 1.</p> <p>If Preset Value Enable in the Host Control 2 register is set to 1, Host Controller sets SDCLK Frequency Select, Clock Generator Select in the Clock Control register and Driver Strength Select according to Preset Value registers. In this case, one of preset value registers is selected by this field. Host Driver needs to reset SD Clock Enable before changing this field to avoid generating clock glitch. After setting this field, Host Driver sets SD Clock Enable again.</p> <p>When SDR50, SDR104 or DDR50 is selected for SDIO card, interrupt detection at the block gap shall not be used. Read Wait timing is changed for these modes. Refer to the SDIO Specification Version 3.00 for more detail.</p> <table border="0"> <tr><td>0</td><td>SDR12</td></tr> <tr><td>1</td><td>SDR25</td></tr> <tr><td>2</td><td>SDR50</td></tr> <tr><td>3</td><td>SDR104</td></tr> <tr><td>4</td><td>DDR50</td></tr> <tr><td>5</td><td>Reserved</td></tr> <tr><td>6</td><td>Reserved</td></tr> <tr><td>7</td><td>Reserved</td></tr> </table>	0	SDR12	1	SDR25	2	SDR50	3	SDR104	4	DDR50	5	Reserved	6	Reserved	7	Reserved
0	SDR12																			
1	SDR25																			
2	SDR50																			
3	SDR104																			
4	DDR50																			
5	Reserved																			
6	Reserved																			
7	Reserved																			
15:8	RESERVED1	R	0h																	
7	CNI	R	0h	<p>Command Not Issued By Auto CMD12 Error</p> <p>Setting this bit to 1 means CMD_wo_DAT is not executed due to an Auto CMD12 Error [D04-D01] in this register.</p> <p>This bit is set to 0 when Auto CMD Error is generated by Auto CMD23.</p> <table border="0"> <tr><td>0</td><td>Not error</td></tr> <tr><td>1</td><td>Command not issued</td></tr> </table>	0	Not error	1	Command not issued												
0	Not error																			
1	Command not issued																			
6:5	RESERVED	R	0h																	
4	ACIE	R	0h	<p>Auto CMD Index Error</p> <p>This bit is set if the Command Index error occurs in response to a command.</p> <table border="0"> <tr><td>0</td><td>No error</td></tr> <tr><td>1</td><td>Error</td></tr> </table>	0	No error	1	Error												
0	No error																			
1	Error																			
3	ACEB	R	0h	<p>Auto CMD End Bit Error</p> <p>This bit is set when detecting that the end bit of command response is 0.</p> <table border="0"> <tr><td>0</td><td>No error</td></tr> <tr><td>1</td><td>End bit Error Generated</td></tr> </table>	0	No error	1	End bit Error Generated												
0	No error																			
1	End bit Error Generated																			
2	ACCE	R	0h	<p>Auto CMD CRC Error</p> <p>This bit is set when detecting a CRC error in the command response.</p> <table border="0"> <tr><td>0</td><td>No error</td></tr> <tr><td>1</td><td>CRC Error Generated</td></tr> </table>	0	No error	1	CRC Error Generated												
0	No error																			
1	CRC Error Generated																			
1	ACTO	R	0h	<p>Auto CMD Timeout Error</p> <p>This bit is set if no response is returned within 64 SDCLK cycles from the end bit of command.</p> <p>If this bit is set to 1, the other error status bits [D04-D02] are meaningless.</p> <table border="0"> <tr><td>0</td><td>No error</td></tr> <tr><td>1</td><td>Auto CMD Time Out</td></tr> </table>	0	No error	1	Auto CMD Time Out												
0	No error																			
1	Auto CMD Time Out																			

Table 5-2033. MMC_AC12 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	ACNE	R	0h	<p>Auto CMD12 Not Executed</p> <p>If memory multiple block data transfer is not started due to command error, this bit is not set because it is not necessary to issue Auto CMD12. Setting this bit to 1 means the Host Controller cannot issue Auto CMD12 to stop memory multiple block data transfer due to some error. If this bit is set to 1, other error status bits [D04-D01] are meaningless.</p> <p>This bit is set to 0 when Auto CMD Error is generated by Auto CMD23.</p> <p>0 Auto CMD12 Executed 1 Auto CMD12 Not Executed</p>

5.18.2.25 MMC_CAPA Register

5.18.2.25.1 MMC_CAPA Register (Offset = 240h) [reset = E10080h]

Capabilities Register

This register lists the capabilities of the MMC/SD/SDIO host controller.

Return to [Summary Table](#)

Table 5-2034. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0240h

Figure 5-1005. MMC_CAPA Name Register

31	30	29	28	27	26	25	24
RESERVED4		AIS	BIT64	RESERVED3	VS18	VS30	VS33
R		R	R	R	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
SRS	DS	HSS	RESERVED2	AD2S	RESERVED1	MBL	
R	R	R	R	R	R	R	
1h	1h	1h	0h	0h	0h	1h	
15	14	13	12	11	10	9	8
BCF							
R							
0h							
7	6	5	4	3	2	1	0
TCU	RESERVED	TCF					
R	R	R					
1h	0h	0h					

Table 5-2035. MMC_CAPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED4	R	0h	
29	AIS	R	0h	Asynchronous Interrupt Support Refer to SDIO Specification Version 3.00 about asynchronous interrupt. 0 Asynchronous Interrupt Not Supported 1 Asynchronous Interrupt Supported
28	BIT64	R	0h	64 Bit System Bus Support Setting 1 to this bit indicates that the Host Controller supports 64-bit address descriptor mode and is connected to 64-bit address system bus. 0 32 bit system bus address 1 64 bit System bus address
27	RESERVED3	R	0h	
26	VS18	R/W	0h	Voltage support 1.8V Initialization of this register [via a write access to this register] depends on the system capabilities. The host driver shall not modify this register after the initialization. This register is only reinitialized by a hard reset [via RESETN signal] 0 1.8V Not supported 0 1.8V Not Supported 1 1.8V Supported 1 1.8V Supported

Table 5-2035. MMC_CAPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
25	VS30	R/W	0h	<p>Voltage support 3.0V</p> <p>Initialization of this register [via a write access to this register] depends on the system capabilities. The host driver shall not modify this register after the initialization.</p> <p>This register is only reinitialized by a hard reset [via RESETN signal]</p> <p>0 3.0V Not supported 0 3.0V Not Supported 1 3.0V Supported 1 3.0V Supported</p>
24	VS33	R/W	0h	<p>Voltage support 3.3V</p> <p>Initialization of this register [via a write access to this register] depends on the system capabilities. The host driver shall not modify this register after the initialization.</p> <p>This register is only reinitialized by a hard reset [via RESETN signal]</p> <p>0 3.3V Not supported 0 3.3V Not Supported 1 3.3V Supported 1 3.3V Supported</p>
23	SRS	R	1h	<p>Suspend/Resume support [SDIO cards only]</p> <p>This bit indicates whether the host controller supports Suspend/Resume functionality.</p> <p>0 The Host controller does not Suspend/Resume functionality. 1 The Host controller supports Suspend/Resume functionality.</p>
22	DS	R	1h	<p>DMA support</p> <p>This bit indicates that the Host Controller is able to use DMA to transfer data between system memory and the Host Controller directly.</p> <p>0 DMA Not Supported 1 DMA Supported</p>
21	HSS	R	1h	<p>High speed support</p> <p>This bit indicates that the host controller supports high speed operations and can supply an up-to maximum card frequency.</p> <p>0 High Speed Not Supported 1 High Speed Supported</p>
20	RESERVED2	R	0h	
19	AD2S	R	0h	<p>ADMA2 Support</p> <p>This bit indicates whether the Host Controller is capable of using ADMA2. It depends on setting of generic parameter MADMA_EN</p> <p>0 ADMA2 not supported 1 ADMA2 Supported</p>
18	RESERVED1	R	0h	
17:16	MBL	R	1h	<p>Maximum block length</p> <p>This value indicates the maximum block size that the host driver can read and write to the buffer in the host controller.</p> <p>This value depends on definition of generic parameter with a max value of 2048bytes.</p> <p>The host controller supports 512 bytes and 1024bytes block transfers.</p> <p>0 512 bytes 1 1024 bytes 2 2048 bytes</p>

Table 5-2035. MMC_CAPA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:8	BCF	R	0h	<p>Base Clock Frequency For SD Clock This value indicates the base [maximum] clock frequency for the SD Clock. 8-bit Base Clock Frequency This mode is supported by the Host Controller Version 3.00. Unit values are 1MHz. The supported clock range is 10MHz to 255MHz. FFh : 255MHz : 02h: 2MHz 01h: 1MHz 00h: Get information via another method If the real frequency is 16.5MHz, the lager value shall be set 00010001b [17MHz] because the Host Driver use this value to calculate the clock divider value [Refer to the SDCLK Frequency Select in the Clock Control register.] and it shall not exceed upper limit of the SD Clock frequency. If these bits are all 0, the Host System has to get information via another method.</p> <p>0 The value indicating the base (maximum) frequency for the output clock provided to the card is system dependent and is not available in this register. Get the information via another method.</p>
7	TCU	R	1h	<p>Timeout clock unit This bit shows the unit of base clock frequency used to detect Data Timeout Error [MMCSD_STAT[DTO]].</p> <p>0 KHZ 1 MHZ</p>
6	RESERVED	R	0h	
5:0	TCF	R	0h	<p>Timeout clock frequency The timeout clock frequency is used to detect Data Timeout Error [MMCSD_STAT[DTO]].</p> <p>0 The timeout clock frequency depends on the frequency of the clock provided to the card. The value of the timeout clock frequency is not available in this register.</p>

5.18.2.26 MMC_CAPA2 Register
5.18.2.26.1 MMC_CAPA2 Register (Offset = 244h) [reset = 0h]
Capabilities 2 Register

This register provides the Host Driver with information specific to the Host Controller implementation. The Host Controller may implement these values as fixed or loaded from flash memory during power on initialization. Refer to Software Reset For All in the Software Reset register for loading from flash memory and completion timing control.

Return to [Summary Table](#)

Table 5-2036. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0244h

Figure 5-1006. MMC_CAPA2 Name Register

31	30	29	28	27	26	25	24
RESERVED3							
R							
0h							
23	22	21	20	19	18	17	16
CM							
R							
0h							
15	14	13	12	11	10	9	8
RTM		TSDR50	RESERVED2	TCRT			
R		R	R	R			
0h		0h	0h	0h			
7	6	5	4	3	2	1	0
RESERVED1	DTD	DTC	DTA	RESERVED	DDR50	SDR104	SDR50
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2037. MMC_CAPA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED3	R	0h	
23:16	CM	R	0h	Clock Multiplier This field indicates clock multiplier value of programmable clock generator. Refer to Clock Control register. Setting 00h means that Host Controller does not support programmable clock generator. 00h: Clock Multiplier is Not Supported 01h: Clock Multiplier M = 2 02h: Clock Multiplier M = 3 FFh : Clock Multiplier M = 256

Table 5-2037. MMC_CAPA2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:14	RTM	R	0h	<p>Re-Tuning Modes This field selects re-tuning method and limits the maximum data length. Bit47-46 Re-Tuning Mode Re-Tuning Method Data Length There are two re-tuning timings: Re-Tuning Request controlled by the Host Controller and expiration of a Re-Tuning Timer controlled by the Host Driver. By receiving either timing, the Host Driver executes the re-tuning procedure just before a next command issue. The maximum data length per read/write command is restricted so that re-tuning procedures can be inserted during data transfers.</p> <p>[1] Re-Tuning Mode 1 The host controller does not have any internal logic to detect when the re-tuning needs to be performed. In this case, the Host Driver should maintain all re-tuning timings by using a Re-Tuning Timer. To enable inserting the re-tuning procedure during data transfers, the data length per read/write command shall be limited up to 4MB.</p> <p>[2] Re-Tuning Mode 2 The host controller has the capability to indicate the re-tuning timing by Re-Tuning Request during data transfers. Then the data length per read/write command shall be limited up to 4MB. During non data transfer, re-tuning timing is determined by either Re-Tuning Request or Re-Tuning Timer. If Re-Tuning Request is used, Re-Tuning Timer should be disabled.</p> <p>[3] Re-Tuning Mode 3 The host controller has the capability to take care of the re-tuning during data transfer [Auto Re-Tuning]. Re-Tuning Request shall not be generated during data transfers and there is no limitation to data length per read/write command. During non data transfer, re-tuning timing is determined by either Re-Tuning Request or Re-Tuning Timer. If Re-Tuning Request is used, Re-Tuning Timer should be disabled.</p> <p>Re-Tuning Timer Control Example for Re-Tuning Mode 1 The initial value of re-tuning timer is provided by Timer Count for Re-Tuning field in this register. The timer starts counting by loading the initial value. When the timer expires, the Host Driver marks an expiration flag. On receiving a command request, the Host driver checks the expiration flag. If the expiration flag is set, then the Host Driver should perform the re-tuning procedure before issuing a command. If the expiration flag is not set, then the Host Driver issues a command without performing the re-tuning procedure. Every time the re-tuning procedure is performed, the timer loads the new initial value and the expiration flag is cleared.</p> <p>Re-Tuning Timer Control Example for Re-Tuning Mode 2 and Mode 3 The timer control is almost the same as Re-Tuning Mode 1 except the timer loads the new initial value after data transfer [when receiving Transfer Complete]. In case of Mode 3, Timer Count for Re-Tuning is set either smaller value: Tuning effective time after re-tuning procedure or after data transfer. If a Host System goes into power down mode, the Host Driver should stop the re-tuning timer and set the expiration flag to 1 when the Host System resumes from power down mode.</p> <p>0 Timer - Max data length 4MB 1 Timer and Re-Tuning Request - Max data Length 4MB 2 Auto Re-Tuning (for transfer) - Timer and Re-Tuning Request 3 Reserved</p>
13	TSDR50	R	0h	<p>Use Tuning for SDR50 If this bit is set to 1, this Host Controller requires tuning to operate SDR50. [Tuning is always required to operate SDR104.]</p> <p>0 SDR50 does not require tuning. 1 SDR50 requires tuning.</p>
12	RESERVED2	R	0h	

Table 5-2037. MMC_CAPA2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11:8	TCRT	R	0h	<p>Timer Count for Re-Tuning This field indicates an initial value of the Re-Tuning Timer for Re-Tuning Mode 1 to 3. Setting to 0 disables Re-Tuning Timer.</p> <p>0 Re-Tuning Timer disabled 1 1 second 2 2 seconds 3 4 seconds 4 8 seconds 5 16 seconds 6 32 seconds 7 64 seconds 8 128 seconds 9 256 seconds 10 512 seconds 11 1024 seconds 12 Reserved 13 Reserved 14 Reserved 15 Get information from other source</p>
7	RESERVED1	R	0h	
6	DTD	R	0h	<p>Driver Type D Support This bit indicates support of Driver Type D for 1.8 Signaling.</p> <p>0 Driver Type D is Not Supported. 1 Driver Type D is Supported</p>
5	DTC	R	0h	<p>Driver Type C Support This bit indicates support of Driver Type C for 1.8 Signaling.</p> <p>0 Driver Type C is Not Supported. 1 Driver Type C is Supported.</p>
4	DTA	R	0h	<p>Driver Type A Support This bit indicates support of Driver Type A for 1.8 Signaling.</p> <p>0 Driver Type A is Not Supported. 1 Driver Type A is Supported.</p>
3	RESERVED	R	0h	
2	DDR50	R	0h	<p>DDR50 Support</p> <p>0 DDR50 is Not Supported. 1 DDR50 is Supported.</p>
1	SDR104	R	0h	<p>SDR104 Support SDR104 requires tuning.</p> <p>0 SDR104 is Not Supported. 1 SDR104 is Supported.</p>
0	SDR50	R	0h	<p>SDR50 Support If SDR104 is supported, this bit shall be set to 1. Bit 13 indicates whether SDR50 requires tuning or not.</p> <p>0 SDR50 is Not Supported. 1 SDR50 is Supported.</p>

5.18.2.27 MMC_CUR_CAPA Register

5.18.2.27.1 MMC_CUR_CAPA Register (Offset = 248h) [reset = 0h]

Maximum Current Capabilities Register

This register indicates the maximum current capability for each voltage. The value is meaningful if the voltage support is set in the capabilities register (MMCHS_CAPA).

Initialization of this register (via a write access to this register) depends on the system capabilities. The host driver shall not modify this register after the initialization.

This register is only reinitialized by a hard reset (via RESETN signal).

Return to [Summary Table](#)

Table 5-2038. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0248h

Figure 5-1007. MMC_CUR_CAPA Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
CUR_1V8							
R/W							
0h							
15	14	13	12	11	10	9	8
CUR_3V0							
R/W							
0h							
7	6	5	4	3	2	1	0
CUR_3V3							
R/W							
0h							

Table 5-2039. MMC_CUR_CAPA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	R	0h	
23:16	CUR_1V8	R/W	0h	Maximum current for 1.8V 0 The maximum current capability for this voltage is not available. Feature not implemented.
15:8	CUR_3V0	R/W	0h	Maximum current for 3.0V 0 The maximum current capability for this voltage is not available. Feature not implemented.
7:0	CUR_3V3	R/W	0h	Maximum current for 3.3V 0 The maximum current capability for this voltage is not available. Feature not implemented.

5.18.2.28 MMC_FE Register

5.18.2.28.1 MMC_FE Register (Offset = 250h) [reset = 0h]

Force Event Register for Auto CMD Error Status and Error Interrupt status

The Force Event Register is not a physically implemented register. Rather, it is an address at which the Auto CMD Error Status Register can be written.

Writing 1 : set each bit of the Auto CMD Error Status Register

Writing 0 : no effect

Rather, it is an address at which the Error Interrupt Status register can be written. The effect of a write to this address will be reflected in the Error Interrupt Status Register if the corresponding bit of the Error Interrupt Status Enable Register is set.

Writing 1 : set each bit of the Error Interrupt Status Register

Writing 0 : no effect

Note: By setting this register, the Error Interrupt can be set in the Error Interrupt Status register. In order to generate interrupt signal, both the Error Interrupt Status Enable and Error Interrupt Signal Enable shall be set.

Return to [Summary Table](#)

Table 5-2040. Instance Table

Instance Name	Physical Address
MMCS0	4830 0250h

Figure 5-1008. MMC_FE Name Register

31	30	29	28	27	26	25	24
RESERVED3		FE_BADA	FE_CERR	RESERVED2		FE_ADMAE	FE_ACE
		W	W			W	W
0h		0h	0h	0h		0h	0h
23	22	21	20	19	18	17	16
FE_CLE	FE_DEB	FE_DCRC	FE.DTO	FE_CIE	FE_CEB	FE_CCRC	FE_CTO
	W	W	W	W	W	W	W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED1							
0h							
7	6	5	4	3	2	1	0
FE_CNI	RESERVED		FE_ACIE	FE_ACEB	FE_ACCE	FE_ACTO	FE_ACNE
W			W	W	W	W	W
0h	0h		0h	0h	0h	0h	0h

Table 5-2041. MMC_FE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED3		0h	
29	FE_BADA	W	0h	Force Event Bad access to data space. 0 No effect, No Interrupt. 1 Interrupt Forced
28	FE_CERR	W	0h	Force Event Card error. 0 No effect, No Interrupt. 1 Interrupt Forced
27:26	RESERVED2		0h	
25	FE_ADMAE	W	0h	Force Event ADMA Error. 0 No effect, No Interrupt. 1 Interrupt Forced

Table 5-2041. MMC_FE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
24	FE_ACE	W	0h	Force Event for Auto CMD Error 0 No effect, No Interrupt. 1 Interrupt Forced
23	FE_CLE		0h	Reserved. Current limit error is not supported. These bits are initialized to zero, and writes to them are ignored.
22	FE_DEB	W	0h	Force Event Data End Bit error. 0 No effect, No Interrupt. 1 Interrupt Forced
21	FE_DCRC	W	0h	Force Event Data CRC Error. 0 No effect, No Interrupt. 1 Interrupt Forced
20	FE_DTO	W	0h	Force Event Data Timeout Error. 0 No effect, No Interrupt. 1 Interrupt Forced
19	FE_CIE	W	0h	Force Event Command Index Error. 0 No effect, No Interrupt. 1 Interrupt Forced
18	FE_CEB	W	0h	Force Event Command End Bit Error. 0 No effect, No Interrupt. 1 Interrupt Forced
17	FE_CCRC	W	0h	Force Event Command CRC Error. 0 No effect, No Interrupt. 1 Interrupt Forced
16	FE_CTO	W	0h	Command Timeout Error This bit is set automatically when no response is received within 64 clock cycles from the end bit of the command. For commands that reply within 5 clock cycles - the timeout is still detected at 64 clock cycles. 0 Status bit unchanged 1 Status is cleared
15:8	RESERVED1		0h	
7	FE_CNI	W	0h	Force Event Command not issue by Auto CMD12 error 0 No effect, No Interrupt. 1 Interrupt Forced
6:5	RESERVED		0h	
4	FE_ACIE	W	0h	Force Event for Auto CMD Index Error 0 No effect, No Interrupt. 1 Interrupt Forced
3	FE_AC EB	W	0h	Force Event Auto CMD End Bit Error 0 No effect, No Interrupt. 1 Interrupt Forced
2	FE_ACCE	W	0h	Force Event Auto CMD CRC Error 0 No effect, No Interrupt. 1 Interrupt Forced
1	FE_ACTO	W	0h	Force Event Auto CMD Timeout Error 0 No effect, No Interrupt. 1 Interrupt Forced
0	FE_ACNE	W	0h	Force Event Auto CMD12 Not Executed 0 No effect, No Interrupt. 1 Interrupt Forced

5.18.2.29 MMC_ADMAES Register

5.18.2.29.1 MMC_ADMAES Register (Offset = 254h) [reset = 0h]

ADMA Error Status Register

When ADMA Error Interrupt is occurred, the ADMA Error States field in this register holds the ADMA state and the ADMA System Address Register holds the address around the error descriptor. For recovering the error, the Host Driver requires the ADMA state to identify the error descriptor address as follows:

ST_STOP: Previous location set in the ADMA System Address register is the error descriptor address

ST_FDS: Current location set in the ADMA System Address register is the error descriptor address

ST_CADR: This state is never set because do not generate ADMA error in this state.

ST_TFR: Previous location set in the ADMA System Address register is the error descriptor address

In case of write operation, the Host Driver should use ACMD22 to get the number of written block rather than using this information, since unwritten data may exist in the Host Controller. The Host Controller generates the ADMA Error Interrupt when it detects invalid descriptor data (Valid=0) at the ST_FDS state. In this case, ADMA Error State indicates that an error occurs at ST_FDS state. The Host Driver may find that the Valid bit is not set in the error descriptor.

Return to [Summary Table](#)

Table 5-2042. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0254h

Figure 5-1009. MMC_ADMAES Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED					LME	AES	
R					R/W	R/W	
0h					0h	0h	

Table 5-2043. MMC_ADMAES Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	R	0h	
2	LME	R/W	0h	ADMA Length Mismatch Error: [1] While Block Count Enable being set, the total data length specified by the Descriptor table is different from that specified by the Block Count and Block Length. [2] Total data length can not be divided by the block length. 0 No Error 1 Error

Table 5-2043. MMC_ADMAES Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	AES	R/W	0h	<p>ADMA Error State</p> <p>This field indicates the state of ADMA when error is occurred during ADMA data transfer. This field never indicates "10" because ADMA never stops in this state.</p> <p>0 ST_STOP (Stop DMA) Contents of SYS_SDR register</p> <p>1 ST_STOP (Stop DMA) Points the error descriptor</p> <p>2 Never set this state (Not used)</p> <p>3 ST_TFR (Transfer Data) Points the next of the error descriptor</p>

5.18.2.30 MMC_ADMASAL Register
5.18.2.30.1 MMC_ADMASAL Register (Offset = 258h) [reset = 0h]

ADMA System address Low bits.

 Return to [Summary Table](#)
Table 5-2044. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0258h

Figure 5-1010. MMC_ADMASAL Name Register

31	30	29	28	27	26	25	24
ADMA_A32B							
R/W							
0h							
23	22	21	20	19	18	17	16
ADMA_A32B							
R/W							
0h							
15	14	13	12	11	10	9	8
ADMA_A32B							
R/W							
0h							
7	6	5	4	3	2	1	0
ADMA_A32B							
R/W							
0h							

Table 5-2045. MMC_ADMASAL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ADMA_A32B	R/W	0h	ADMA System address 32 bits. This register holds byte address of executing command of the Descriptor table. 32-bit Address Descriptor uses lower 32-bit of this register. At the start of ADMA, the Host Driver shall set start address of the Descriptor table. The ADMA increments this register address, which points to next line, when every fetching a Descriptor line. When the ADMA Error Interrupt is generated, this register shall hold valid Descriptor address depending on the ADMA state. The Host Driver shall program Descriptor Table on 32-bit boundary and set 32-bit boundary address to this register. ADMA2 ignores lower 2-bit of this register and assumes it to be 00b

5.18.2.31 MMC_PVINITSD Register

5.18.2.31.1 MMC_PVINITSD Register (Offset = 260h) [reset = 0h]

Preset Value for Initialization and Default Speed modes.

Return to [Summary Table](#)

Table 5-2046. Instance Table

Instance Name	Physical Address
MMCSDO	4830 0260h

Figure 5-1011. MMC_PVINITSD Name Register

31	30	29	28	27	26	25	24
DSDS_SEL		RESERVED1			DSCLKGEN_SEL	DSSDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
23	22	21	20	19	18	17	16
DSSDCLK_SEL							
R							
0h							
15	14	13	12	11	10	9	8
INITDS_SEL		RESERVED			INITCLKGEN_SEL	INITSDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
7	6	5	4	3	2	1	0
INITSDCLK_SEL							
R							
0h							

Table 5-2047. MMC_PVINITSD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	DSDS_SEL	R	0h	Driver Strength Select Value - Default Speed mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected. 1 Driver Type A is Selected. 2 Driver Type C is Selected. 3 Driver Type D is Selected.
29:27	RESERVED1	R	0h	
26	DSCLKGEN_SEL	R	0h	Clock Generator Select Value - Default Speed mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller Ver2.00 Compatible Clock Generator. 1 Programmable Clock Generator.
25:16	DSSDCLK_SEL	R	0h	SDCLK Frequency Select Value - Default Speed mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

Table 5-2047. MMC_PVINITSD Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:14	INITDS_SEL	R	0h	Driver Strength Select Value - Initialization mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected 1 Driver Type A is Selected 2 Driver Type C is Selected 3 Driver Type D is Selected
13:11	RESERVED	R	0h	
10	INITCLKGEN_SEL	R	0h	Clock Generator Select Value - Initialization mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller Ver2.00 Compatible Clock Generator. 1 Programmable Clock Generator.
9:0	INITSDCLK_SEL	R	0h	SDCLK Frequency Select Value - Initialization mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

5.18.2.32 MMC_PVHSSDR12 Register

5.18.2.32.1 MMC_PVHSSDR12 Register (Offset = 264h) [reset = 0h]

Preset Value for High Speed and SDR12 speed modes.

Return to [Summary Table](#)

Table 5-2048. Instance Table

Instance Name	Physical Address
MMCSD0	4830 0264h

Figure 5-1012. MMC_PVHSSDR12 Name Register

31	30	29	28	27	26	25	24
SDR12DS_SEL		RESERVED1			SDR12CLKGEN_SEL	SDR12SDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
23	22	21	20	19	18	17	16
SDR12SDCLK_SEL							
R							
0h							
15	14	13	12	11	10	9	8
HSDS_SEL		RESERVED			HSCLKGEN_SEL	HSSDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
7	6	5	4	3	2	1	0
HSSDCLK_SEL							
R							
0h							

Table 5-2049. MMC_PVHSSDR12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SDR12DS_SEL	R	0h	Driver Strength Select Value - SDR12 mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected. 1 Driver Type A is Selected. 2 Driver Type C is Selected. 3 Driver Type D is Selected.
29:27	RESERVED1	R	0h	
26	SDR12CLKGEN_SEL	R	0h	Clock Generator Select Value - SDR12 mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller Ver2.00 Compatible clock Generato. 1 Programmable Clock Generator.
25:16	SDR12SDCLK_SEL	R	0h	SDCLK Frequency Select Value - SDR12 mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

Table 5-2049. MMC_PVHSSDR12 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:14	HSDS_SEL	R	0h	Driver Strength Select Value - High Speed mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected. 1 Driver Type A is Selected. 2 Driver Type C is Selected. 3 Driver Type D is Selected.
13:11	RESERVED	R	0h	
10	HSCLKGEN_SEL	R	0h	Clock Generator Select Value - High Speed mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller Ver2.00 Compatible Clock Generator. 1 Programmable Clock Generator.
9:0	HSSDCLK_SEL	R	0h	SDCLK Frequency Select Value - High Speed mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

5.18.2.33 MMC_PVSDR25SDR50 Register

5.18.2.33.1 MMC_PVSDR25SDR50 Register (Offset = 268h) [reset = 0h]

Preset Value for SDR25 and SDR50 speed modes.

Return to [Summary Table](#)

Table 5-2050. Instance Table

Instance Name	Physical Address
MMCS0	4830 0268h

Figure 5-1013. MMC_PVSDR25SDR50 Name Register

31	30	29	28	27	26	25	24
SDR50DS_SEL		RESERVED1			SDR50CLKGE N_SEL	SDR50SDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
23	22	21	20	19	18	17	16
SDR50SDCLK_SEL							
R							
0h							
15	14	13	12	11	10	9	8
SDR25DS_SEL		RESERVED			SDR25CLKGE N_SEL	SDR25SDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
7	6	5	4	3	2	1	0
SDR25SDCLK_SEL							
R							
0h							

Table 5-2051. MMC_PVSDR25SDR50 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SDR50DS_SEL	R	0h	Driver Strength Select Value - SDR50 mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected. 1 Driver Type A is Selected. 2 Driver Type C is Selected. 3 Driver Type D is Selected.
29:27	RESERVED1	R	0h	
26	SDR50CLKGEN_SEL	R	0h	Clock Generator Select Value - SDR50 mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller Ver2.00 Compatible Clock Generator. 1 Programmable Clock Generator.
25:16	SDR50SDCLK_SEL	R	0h	SDCLK Frequency Select Value - SDR50 mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

Table 5-2051. MMC_PVSDR25SDR50 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:14	SDR25DS_SEL	R	0h	Driver Strength Select Value - SDR25 mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected. 1 Driver Type A is Selected. 2 Driver Type C is Selected. 3 Driver Type D is Selected.
13:11	RESERVED	R	0h	
10	SDR25CLKGEN_SEL	R	0h	Clock Generator Select Value - SDR25 mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller Ver2.00 Compatible Clock Generator. 1 Programmable Clock Generato.
9:0	SDR25SDCLK_SEL	R	0h	SDCLK Frequency Select Value - SDR25 mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

5.18.2.34 MMC_PVSDR104DDR50 Register

5.18.2.34.1 MMC_PVSDR104DDR50 Register (Offset = 26Ch) [reset = 0h]

Preset Value for SDR104 and DDR50 speed modes.

Return to [Summary Table](#)

Table 5-2052. Instance Table

Instance Name	Physical Address
MMCSD0	4830 026Ch

Figure 5-1014. MMC_PVSDR104DDR50 Name Register

31	30	29	28	27	26	25	24
DDR50DS_SEL		RESERVED1			DDR50CLKGE N_SEL	DDR50SDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
23	22	21	20	19	18	17	16
DDR50SDCLK_SEL							
R							
0h							
15	14	13	12	11	10	9	8
SDR104DS_SEL		RESERVED			SDR104CLKGE N_SEL	SDR104SDCLK_SEL	
R		R			R	R	
0h		0h			0h	0h	
7	6	5	4	3	2	1	0
SDR104SDCLK_SEL							
R							
0h							

Table 5-2053. MMC_PVSDR104DDR50 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	DDR50DS_SEL	R	0h	Driver Strength Select Value - DDR50 mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected. 1 Driver Type A is Selected. 2 Driver Type C is Selected. 3 Driver Type D is Selected.
29:27	RESERVED1	R	0h	
26	DDR50CLKGEN_SEL	R	0h	Clock Generator Select Value - DDR50 mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller ver2.00 Compatible clock Generator 1 Programmable Clock Generator
25:16	DDR50SDCLK_SEL	R	0h	SDCLK Frequency Select Value - DDR50 mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

Table 5-2053. MMC_PVSDR104DDR50 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:14	SDR104DS_SEL	R	0h	Driver Strength Select Value - SDR104 mode Driver Strength is supported by 1.8V signaling bus speed modes. This field is meaningless for 3.3V signaling. 0 Driver Type B is Selected. 1 Driver Type A is Selected. 2 Driver Type C is Selected. 3 Driver Type D is Selected.
13:11	RESERVED	R	0h	
10	SDR104CLKGEN_SEL	R	0h	Clock Generator Select Value - SDR104 mode This bit is effective when Host Controller supports programmable clock generator. 0 Host Controller Ver2.00 Compatible Clock Generator. 1 Programmable Clock Generator.
9:0	SDR104SDCLK_SEL	R	0h	SDCLK Frequency Select Value - SDR104 mode 10-bit preset value to set SDCLK Frequency Select in the Clock Control Register is described by a host system.

5.18.2.35 MMC_REV Register

5.18.2.35.1 MMC_REV Register (Offset = 2FCCh) [reset = 31010000h]

Versions Register

This register contains the hard coded RTL vendor revision number, the version number of SD specification compliancy and a slot status bit.

MMCHS_REV[31:16] = Host controller version

MMCHS_REV[15:0] = Slot Interrupt Status.

Return to [Summary Table](#)

Table 5-2054. Instance Table

Instance Name	Physical Address
MMCSD0	4830 02FCCh

Figure 5-1015. MMC_REV Name Register

31	30	29	28	27	26	25	24
VREV							
R							
31h							
23	22	21	20	19	18	17	16
SREV							
R							
1h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							SIS
R							R
0h							0h

Table 5-2055. MMC_REV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	VREV	R	31h	Vendor Version Number: IP revision [7:4] Major revision [3:0] Minor revision Examples: 0x10 for 1.0 0x21 for 2.1
23:16	SREV	R	1h	Specification Version Number This status indicates the Host Controller Spec. Version. The upper and lower 4-bits indicate the version. 0 SD Host Specification Version 1.00. 1 SD Host Specification Version 2.00 - Including the feature of the ADMA and Test Register. 2 SD Host Specification Version 3.00. 3 Reserved
15:1	RESERVED	R	0h	

Table 5-2055. MMC_REV Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	SIS	R	0h	Slot Interrupt Status This status bit indicates the inverted state of interrupt signal for the module. By a power on reset or by setting a software reset for all [MMCSD_HCTL[SRA]], the interrupt signal shall be de-asserted and this status shall read 0.

5.19 MSRAM

MSRAM

5.19.1 MSRAM Summaries

MSRAM Summaries

Table 5-2056. MSRAM Registers, Base Address=7000 0000h, Length=524288

Offset	Length	Register Name	MSRAM_BANK0 Physical Address	MSRAM_BANK1 Physical Address	MSRAM_BANK2 Physical Address
0h	32	MSRAM_START	7000 0000h	7008 0000h	7010 0000h
7FFFC h	32	MSRAM_END	7007 FFFCh	700F FFFCh	7017 FFFCh

5.19.2 MSRAM Registers

MSRAM Registers

5.19.2.1 MSRAM_START Register

5.19.2.1.1 MSRAM_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 5-2057. Instance Table

Instance Name	Physical Address
MSRAM_BANK0	7000 0000h
MSRAM_BANK1	7008 0000h
MSRAM_BANK2	7010 0000h

Figure 5-1016. MSRAM_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 5-2058. MSRAM_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	L2 Memory start address

5.19.2.2 MSRAM_END Register

5.19.2.2.1 MSRAM_END Register (Offset = 7FFFCh) [reset = 0h]

Return to [Summary Table](#)

Table 5-2059. Instance Table

Instance Name	Physical Address
MSRAM_BANK0	7007 FFFCh
MSRAM_BANK1	700F FFFCh
MSRAM_BANK2	7017 FFFCh

Figure 5-1017. MSRAM_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 5-2060. MSRAM_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	L2 Memory end address

5.20 PBIST

PBIST

5.20.1 PBIST Summaries

PBIST Summaries

Table 5-2061. PBIST Registers, Base Address=5330 0000h, Length=512

Offset	Length	Register Name	PBIST0 Physical Address
100h	32	PBIST_A0	5330 0100h
104h	32	PBIST_A1	5330 0104h
108h	32	PBIST_A2	5330 0108h
10Ch	32	PBIST_A3	5330 010Ch
110h	32	PBIST_L0	5330 0110h
114h	32	PBIST_L1	5330 0114h
118h	32	PBIST_L2	5330 0118h
11Ch	32	PBIST_L3	5330 011Ch
120h	32	PBIST_DD10	5330 0120h
124h	32	PBIST_DE10	5330 0124h
130h	32	PBIST_CA0	5330 0130h
134h	32	PBIST_CA1	5330 0134h
138h	32	PBIST_CA2	5330 0138h
13Ch	32	PBIST_CA3	5330 013Ch
140h	32	PBIST_CL0	5330 0140h
144h	32	PBIST_CL1	5330 0144h
148h	32	PBIST_CL2	5330 0148h
14Ch	32	PBIST_CL3	5330 014Ch
150h	32	PBIST_CI0	5330 0150h
154h	32	PBIST_CI1	5330 0154h
158h	16	PBIST_CI2	5330 0158h
15Ch	16	PBIST_CI3	5330 015Ch
160h	32	PBIST_RAMT	5330 0160h
164h	16	PBIST_DLR	5330 0164h
168h	8	PBIST_CMS	5330 0168h
16Ch	8	PBIST_PC	5330 016Ch
170h	32	PBIST_SCR1	5330 0170h
174h	32	PBIST_SCR4	5330 0174h
178h	32	PBIST_CS	5330 0178h
17Ch	8	PBIST_FDLY	5330 017Ch
180h	8	PBIST_PACT	5330 0180h
184h	8	PBIST_ID	5330 0184h
188h	32	PBIST_OVR	5330 0188h
190h	8	PBIST_FSFR0	5330 0190h
194h	8	PBIST_FSFR1	5330 0194h
198h	8	PBIST_FSRCR0	5330 0198h
19Ch	8	PBIST_FSRCR1	5330 019Ch
1A0h	32	PBIST_FSRA0	5330 01A0h
1A4h	16	PBIST_FSRA1	5330 01A4h
1A8h	32	PBIST_FSRDLO	5330 01A8h

Table 5-2061. PBIST Registers, Base Address=5330 0000h, Length=512 (continued)

Offset	Length	Register Name	PBIST0 Physical Address
1B0h	32	PBIST_FSRDL1	5330 01B0h
1B4h	32	PBIST_MARGIN	5330 01B4h
1B8h	32	PBIST_WRENTZ	5330 01B8h
1BCh	32	PBIST_PGS	5330 01BCh
1C0h	8	PBIST_ROM	5330 01C0h
1C4h	32	PBIST_ALGO	5330 01C4h
1C8h	32	PBIST_RINFOL	5330 01C8h
1CCh	32	PBIST_RINFOU	5330 01CCh

5.20.2 PBIST Registers

PBIST Registers

5.20.2.1 PBIST_A0 Register

5.20.2.1.1 PBIST_A0 Register (Offset = 100h) [reset = 0h]

Variable Address Register0.

Return to [Summary Table](#)

Table 5-2062. Instance Table

Instance Name	Physical Address
PBIST0	5330 0100h

Figure 5-1018. PBIST_A0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2063. PBIST_A0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.2 PBIST_A1 Register

5.20.2.2.1 PBIST_A1 Register (Offset = 104h) [reset = 0h]

Variable Address Register1.

Return to [Summary Table](#)

Table 5-2064. Instance Table

Instance Name	Physical Address
PBIST0	5330 0104h

Figure 5-1019. PBIST_A1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2065. PBIST_A1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.3 PBIST_A2 Register

5.20.2.3.1 PBIST_A2 Register (Offset = 108h) [reset = 0h]

Variable Address Register2.

Return to [Summary Table](#)

Table 5-2066. Instance Table

Instance Name	Physical Address
PBIST0	5330 0108h

Figure 5-1020. PBIST_A2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2067. PBIST_A2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.4 PBIST_A3 Register

5.20.2.4.1 PBIST_A3 Register (Offset = 10Ch) [reset = 0h]

Variable Address Register3.

Return to [Summary Table](#)

Table 5-2068. Instance Table

Instance Name	Physical Address
PBIST0	5330 010Ch

Figure 5-1021. PBIST_A3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2069. PBIST_A3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.5 PBIST_L0 Register

5.20.2.5.1 PBIST_L0 Register (Offset = 110h) [reset = 0h]

Variable Loop Count Register L0.

Return to [Summary Table](#)

Table 5-2070. Instance Table

Instance Name	Physical Address
PBIST0	5330 0110h

Figure 5-1022. PBIST_L0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2071. PBIST_L0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.6 PBIST_L1 Register

5.20.2.6.1 PBIST_L1 Register (Offset = 114h) [reset = 0h]

Variable Loop Count Register L1.

Return to [Summary Table](#)

Table 5-2072. Instance Table

Instance Name	Physical Address
PBIST0	5330 0114h

Figure 5-1023. PBIST_L1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2073. PBIST_L1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.7 PBIST_L2 Register

5.20.2.7.1 PBIST_L2 Register (Offset = 118h) [reset = 0h]

Variable Loop Count Register L2.

Return to [Summary Table](#)

Table 5-2074. Instance Table

Instance Name	Physical Address
PBIST0	5330 0118h

Figure 5-1024. PBIST_L2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2075. PBIST_L2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.8 PBIST_L3 Register

5.20.2.8.1 PBIST_L3 Register (Offset = 11Ch) [reset = 0h]

Variable Loop Count Register L3.

Return to [Summary Table](#)

Table 5-2076. Instance Table

Instance Name	Physical Address
PBIST0	5330 011Ch

Figure 5-1025. PBIST_L3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2077. PBIST_L3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.9 PBIST_DD10 Register

5.20.2.9.1 PBIST_DD10 Register (Offset = 120h) [reset = 0h]

DD0 Data Register 16 (D0).

Return to [Summary Table](#)

Table 5-2078. Instance Table

Instance Name	Physical Address
PBIST0	5330 0120h

Figure 5-1026. PBIST_DD10 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2079. PBIST_DD10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.10 PBIST_DE10 Register

5.20.2.10.1 PBIST_DE10 Register (Offset = 124h) [reset = 0h]

DE0 Data Register 16 (D0).

Return to [Summary Table](#)

Table 5-2080. Instance Table

Instance Name	Physical Address
PBIST0	5330 0124h

Figure 5-1027. PBIST_DE10 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2081. PBIST_DE10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.11 PBIST_CA0 Register

5.20.2.11.1 PBIST_CA0 Register (Offset = 130h) [reset = 0h]

Constant Address Register0.

Return to [Summary Table](#)

Table 5-2082. Instance Table

Instance Name	Physical Address
PBIST0	5330 0130h

Figure 5-1028. PBIST_CA0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2083. PBIST_CA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.12 PBIST_CA1 Register

5.20.2.12.1 PBIST_CA1 Register (Offset = 134h) [reset = 0h]

Constant Address Register1.

Return to [Summary Table](#)

Table 5-2084. Instance Table

Instance Name	Physical Address
PBIST0	5330 0134h

Figure 5-1029. PBIST_CA1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2085. PBIST_CA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.13 PBIST_CA2 Register

5.20.2.13.1 PBIST_CA2 Register (Offset = 138h) [reset = 0h]

Constant Address Register2.

Return to [Summary Table](#)

Table 5-2086. Instance Table

Instance Name	Physical Address
PBIST0	5330 0138h

Figure 5-1030. PBIST_CA2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2087. PBIST_CA2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.14 PBIST_CA3 Register

5.20.2.14.1 PBIST_CA3 Register (Offset = 13Ch) [reset = 0h]

Constant Address Register3.

Return to [Summary Table](#)

Table 5-2088. Instance Table

Instance Name	Physical Address
PBIST0	5330 013Ch

Figure 5-1031. PBIST_CA3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2089. PBIST_CA3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.15 PBIST_CL0 Register

5.20.2.15.1 PBIST_CL0 Register (Offset = 140h) [reset = 0h]

Constant Loop Count Register0.

Return to [Summary Table](#)

Table 5-2090. Instance Table

Instance Name	Physical Address
PBIST0	5330 0140h

Figure 5-1032. PBIST_CL0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2091. PBIST_CL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.16 PBIST_CL1 Register

5.20.2.16.1 PBIST_CL1 Register (Offset = 144h) [reset = 0h]

Constant Loop Count Register1.

Return to [Summary Table](#)

Table 5-2092. Instance Table

Instance Name	Physical Address
PBIST0	5330 0144h

Figure 5-1033. PBIST_CL1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2093. PBIST_CL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.17 PBIST_CL2 Register

5.20.2.17.1 PBIST_CL2 Register (Offset = 148h) [reset = 0h]

Constant Loop Count Register2.

Return to [Summary Table](#)

Table 5-2094. Instance Table

Instance Name	Physical Address
PBIST0	5330 0148h

Figure 5-1034. PBIST_CL2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2095. PBIST_CL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.18 PBIST_CL3 Register

5.20.2.18.1 PBIST_CL3 Register (Offset = 14Ch) [reset = 0h]

Constant Loop Count Register3.

Return to [Summary Table](#)

Table 5-2096. Instance Table

Instance Name	Physical Address
PBIST0	5330 014Ch

Figure 5-1035. PBIST_CL3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2097. PBIST_CL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.19 PBIST_C10 Register

5.20.2.19.1 PBIST_C10 Register (Offset = 150h) [reset = 0h]

Constant Increment Register0.

Return to [Summary Table](#)

Table 5-2098. Instance Table

Instance Name	Physical Address
PBIST0	5330 0150h

Figure 5-1036. PBIST_C10 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2099. PBIST_C10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.20 PBIST_CI1 Register

5.20.2.20.1 PBIST_CI1 Register (Offset = 154h) [reset = 0h]

Constant Increment Register1.

Return to [Summary Table](#)

Table 5-2100. Instance Table

Instance Name	Physical Address
PBIST0	5330 0154h

Figure 5-1037. PBIST_CI1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2101. PBIST_CI1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.21 PBIST_CI2 Register

5.20.2.21.1 PBIST_CI2 Register (Offset = 158h) [reset = 0h]

Constant Increment Register2.

Return to [Summary Table](#)

Table 5-2102. Instance Table

Instance Name	Physical Address
PBIST0	5330 0158h

Figure 5-1038. PBIST_CI2 Name Register

15	14	13	12	11	10	9	8
PBIST_CI2							
R/W							
0h							
7	6	5	4	3	2	1	0
PBIST_CI2							
R/W							
0h							

Table 5-2103. PBIST_CI2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	PBIST_CI2	R/W	0h	TI Internal Register.Reserved for HW RnD

5.20.2.22 PBIST_CI3 Register

5.20.2.22.1 PBIST_CI3 Register (Offset = 15Ch) [reset = 0h]

Constant Increment Register3.

Return to [Summary Table](#)

Table 5-2104. Instance Table

Instance Name	Physical Address
PBIST0	5330 015Ch

Figure 5-1039. PBIST_CI3 Name Register

15	14	13	12	11	10	9	8
PBIST_CI3							
R/W							
0h							
7	6	5	4	3	2	1	0
PBIST_CI3							
R/W							
0h							

Table 5-2105. PBIST_CI3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	PBIST_CI3	R/W	0h	TI Internal Register.Reserved for HW RnD

5.20.2.23 PBIST_RAMT Register
5.20.2.23.1 PBIST_RAMT Register (Offset = 160h) [reset = 0h]

RAM Configuration (RAMT -RAM).

 Return to [Summary Table](#)
Table 5-2106. Instance Table

Instance Name	Physical Address
PBIST0	5330 0160h

Figure 5-1040. PBIST_RAMT Name Register

31	30	29	28	27	26	25	24
RGS							
R/W							
0h							
23	22	21	20	19	18	17	16
RDS							
R/W							
0h							
15	14	13	12	11	10	9	8
DWR							
R/W							
0h							
7	6	5	4	3	2	1	0
RAM							
R/W							
0h							

Table 5-2107. PBIST_RAMT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RGS	R/W	0h	TI Internal Register.Reserved for HW RnD These registers do not have a default value after reset.
23:16	RDS	R/W	0h	TI Internal Register.Reserved for HW RnD These registers do not have a default value after reset.
15:8	DWR	R/W	0h	TI Internal Register.Reserved for HW RnD These registers do not have a default value after reset.
7:0	RAM	R/W	0h	TI Internal Register.Reserved for HW RnD These registers do not have a default value after reset.

5.20.2.24 PBIST_DLR Register

5.20.2.24.1 PBIST_DLR Register (Offset = 164h) [reset = 208h]

Datalogger 0 .

Return to [Summary Table](#)

Table 5-2108. Instance Table

Instance Name	Physical Address
PBIST0	5330 0164h

Figure 5-1041. PBIST_DLR Name Register

15	14	13	12	11	10	9	8
DLR1							
R/W							
2h							
7	6	5	4	3	2	1	0
DLR0							
R/W							
8h							

Table 5-2109. PBIST_DLR Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	DLR1	R/W	2h	Datalogger Register [8] : Reserevd [9] : Default Testing Mode. When in this mode, ROM-based testing is kicked off. If the intention is to perform go/no-go testing via config, write to both this bit and bit [2] of the Datalogger Register simultaneously [15:10] : Reserevd
7:0	DLR0	R/W	8h	Datalogger Register [1:0] : Reserved [2] : ROM-based testing mode. Setting this bit to 1 enables the PBIST controller to execute test algorithms that are stored in the PBIST ROM [3] : Do not change this bit from its default value of 1 [4] : Config access mode. Setting this bit allows the host processor to configure the PBIST controller registers [7:5] : Reserved

5.20.2.25 PBIST_CMS Register

5.20.2.25.1 PBIST_CMS Register (Offset = 168h) [reset = 0h]

Clock mux select .

Return to [Summary Table](#)

Table 5-2110. Instance Table

Instance Name	Physical Address
PBIST0	5330 0168h

Figure 5-1042. PBIST_CMS Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED				PBIST_CMS			
NONE				R/W			
0h				0h			

Table 5-2111. PBIST_CMS Register Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	NONE	0h	Reserved
3:0	PBIST_CMS	R/W	0h	TI Internal Register.Reserved for HW RnD These registers do not have a default value after reset.

5.20.2.26 PBIST_PC Register
5.20.2.26.1 PBIST_PC Register (Offset = 16Ch) [reset = 0h]

Program Control.

 Return to [Summary Table](#)
Table 5-2112. Instance Table

Instance Name	Physical Address
PBIST0	5330 016Ch

Figure 5-1043. PBIST_PC Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED				PBIST_PC			
NONE				R/W			
0h				0h			

Table 5-2113. PBIST_PC Register Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	NONE	0h	Reserved
4:0	PBIST_PC	R/W	0h	TI Internal Register.Reserved for HW RnD

5.20.2.27 PBIST_SCR1 Register

5.20.2.27.1 PBIST_SCR1 Register (Offset = 170h) [reset = 76543210h]

Address Scramble 0 -3

 Return to [Summary Table](#)
Table 5-2114. Instance Table

Instance Name	Physical Address
PBIST0	5330 0170h

Figure 5-1044. PBIST_SCR1 Name Register

31	30	29	28	27	26	25	24
SCR3							
R/W							
76h							
23	22	21	20	19	18	17	16
SCR2							
R/W							
54h							
15	14	13	12	11	10	9	8
SCR1							
R/W							
32h							
7	6	5	4	3	2	1	0
SCR0							
R/W							
10h							

Table 5-2115. PBIST_SCR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SCR3	R/W	76h	TI Internal Register.Reserved for HW RnD
23:16	SCR2	R/W	54h	TI Internal Register.Reserved for HW RnD
15:8	SCR1	R/W	32h	TI Internal Register.Reserved for HW RnD
7:0	SCR0	R/W	10h	TI Internal Register.Reserved for HW RnD

5.20.2.28 PBIST_SCR4 Register

5.20.2.28.1 PBIST_SCR4 Register (Offset = 174h) [reset = FEDCBA98h]

Address Scramble 4-7

Return to [Summary Table](#)

Table 5-2116. Instance Table

Instance Name	Physical Address
PBIST0	5330 0174h

Figure 5-1045. PBIST_SCR4 Name Register

31	30	29	28	27	26	25	24
SCR7							
R/W							
FEh							
23	22	21	20	19	18	17	16
SCR6							
R/W							
DCh							
15	14	13	12	11	10	9	8
SCR5							
R/W							
BAh							
7	6	5	4	3	2	1	0
SCR4							
R/W							
98h							

Table 5-2117. PBIST_SCR4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	SCR7	R/W	FEh	TI Internal Register.Reserved for HW RnD
23:16	SCR6	R/W	DCh	TI Internal Register.Reserved for HW RnD
15:8	SCR5	R/W	BAh	TI Internal Register.Reserved for HW RnD
7:0	SCR4	R/W	98h	TI Internal Register.Reserved for HW RnD

5.20.2.29 PBIST_CS Register

5.20.2.29.1 PBIST_CS Register (Offset = 178h) [reset = 0h]

Chip Select 0

Return to [Summary Table](#)

Table 5-2118. Instance Table

Instance Name	Physical Address
PBIST0	5330 0178h

Figure 5-1046. PBIST_CS Name Register

31	30	29	28	27	26	25	24
CS3							
R/W							
0h							
23	22	21	20	19	18	17	16
CS2							
R/W							
0h							
15	14	13	12	11	10	9	8
CS1							
R/W							
0h							
7	6	5	4	3	2	1	0
CS0							
R/W							
0h							

Table 5-2119. PBIST_CS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	CS3	R/W	0h	TI Internal Register.Reserved for HW RnD
23:16	CS2	R/W	0h	TI Internal Register.Reserved for HW RnD
15:8	CS1	R/W	0h	TI Internal Register.Reserved for HW RnD
7:0	CS0	R/W	0h	TI Internal Register.Reserved for HW RnD

5.20.2.30 PBIST_FDLY Register

5.20.2.30.1 PBIST_FDLY Register (Offset = 17Ch) [reset = 48h]

Fail Delay.

Return to [Summary Table](#)

Table 5-2120. Instance Table

Instance Name	Physical Address
PBIST0	5330 017Ch

Figure 5-1047. PBIST_FDLY Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
PBIST_FDLY							
R/W							
48h							

Table 5-2121. PBIST_FDLY Register Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PBIST_FDLY	R/W	48h	TI Internal Register. Reserved for HW RnD

5.20.2.31 PBIST_PACT Register

5.20.2.31.1 PBIST_PACT Register (Offset = 180h) [reset = 0h]

Pbist Active.

Return to [Summary Table](#)

Table 5-2122. Instance Table

Instance Name	Physical Address
PBIST0	5330 0180h

Figure 5-1048. PBIST_PACT Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED							PBIST_PACT
NONE							R/W
0h							0h

Table 5-2123. PBIST_PACT Register Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	NONE	0h	Reserved
0	PBIST_PACT	R/W	0h	Pbist Active/ROM Clock Enable Register [0]: This bit must be set to turn on internal PBIST clocks. Setting this bit asserts an internal signal that is used as the clock gate enable. As long as this bit is 0, any access to PBIST will not go through, and PBIST will remain in an almost zero-power mode. Value 0 = Disable internal PBIST clocks Value 1 = Enable internal PBIST clocks

5.20.2.32 PBIST_ID Register

5.20.2.32.1 PBIST_ID Register (Offset = 184h) [reset = 1h]

PBIST ID.

Return to [Summary Table](#)

Table 5-2124. Instance Table

Instance Name	Physical Address
PBIST0	5330 0184h

Figure 5-1049. PBIST_ID Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED				PBIST_ID			
NONE				R/W			
0h				1h			

Table 5-2125. PBIST_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	NONE	0h	Reserved
4:0	PBIST_ID	R/W	1h	PBIST ID. This is a unique ID assigned to each PBIST controller in a device with multiple PBIST controllers. The value of this register does not effect the functionality of the CPU interface.

5.20.2.33 PBIST_OVR Register

5.20.2.33.1 PBIST_OVR Register (Offset = 188h) [reset = 0h]

PBIST Overrides.

Return to [Summary Table](#)

Table 5-2126. Instance Table

Instance Name	Physical Address
PBIST0	5330 0188h

Figure 5-1050. PBIST_OVR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2127. PBIST_OVR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.34 PBIST_FSFR0 Register

5.20.2.34.1 PBIST_FSFR0 Register (Offset = 190h) [reset = 0h]

Fail status fail - port 0 .

Return to [Summary Table](#)

Table 5-2128. Instance Table

Instance Name	Physical Address
PBIST0	5330 0190h

Figure 5-1051. PBIST_FSFR0 Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED							PBIST_FSFR0
NONE							R
0h							0h

Table 5-2129. PBIST_FSFR0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	NONE	0h	Reserved
0	PBIST_FSFR0	R	0h	Fail Status Fail Register- Port 0 This register indicates if a failure occurred during a memory self-test. Value 0 = No failure occurred Value 1 = Indicates a failure

5.20.2.35 PBIST_FSFR1 Register

5.20.2.35.1 PBIST_FSFR1 Register (Offset = 194h) [reset = 0h]

Fail status fail - port 1

Return to [Summary Table](#)

Table 5-2130. Instance Table

Instance Name	Physical Address
PBIST0	5330 0194h

Figure 5-1052. PBIST_FSFR1 Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED							PBIST_FSFR1
NONE							R
0h							0h

Table 5-2131. PBIST_FSFR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	NONE	0h	Reserved
0	PBIST_FSFR1	R	0h	Fail Status Fail Register- Port 1 This register indicates if a failure occurred during a memory self-test. Value 0 = No failure occurred Value 1 = Indicates a failure

5.20.2.36 PBIST_FSR0 Register

5.20.2.36.1 PBIST_FSR0 Register (Offset = 198h) [reset = 0h]

Fail Count fail - port 0 .

Return to [Summary Table](#)

Table 5-2132. Instance Table

Instance Name	Physical Address
PBIST0	5330 0198h

Figure 5-1053. PBIST_FSR0 Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED				PBIST_FSR0			
NONE				R			
0h				0h			

Table 5-2133. PBIST_FSR0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	NONE	0h	Reserved
3:0	PBIST_FSR0	R	0h	Fail Status Count - Port 0 These registers keep count of the number of failures observed during the memory self-test. The PBIST controller stops executing the memory self-test whenever a failure occurs in any memory instance for any of the test algorithms. The value in gets incremented by one whenever a failure occurs

5.20.2.37 PBIST_FSR1 Register

5.20.2.37.1 PBIST_FSR1 Register (Offset = 19Ch) [reset = 0h]

Fail Count fail - port 1

Return to [Summary Table](#)

Table 5-2134. Instance Table

Instance Name	Physical Address
PBIST0	5330 019Ch

Figure 5-1054. PBIST_FSR1 Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED				PBIST_FSR1			
NONE				R			
0h				0h			

Table 5-2135. PBIST_FSR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	NONE	0h	Reserved
3:0	PBIST_FSR1	R	0h	Fail Status Count - Port 1 These registers keep count of the number of failures observed during the memory self-test. The PBIST controller stops executing the memory self-test whenever a failure occurs in any memory instance for any of the test algorithms. The value in gets incremented by one whenever a failure occurs

5.20.2.38 PBIST_FSRA0 Register

5.20.2.38.1 PBIST_FSRA0 Register (Offset = 1A0h) [reset = 0h]

Fail status address - port 0 .

Return to [Summary Table](#)

Table 5-2136. Instance Table

Instance Name	Physical Address
PBIST0	5330 01A0h

Figure 5-1055. PBIST_FSRA0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2137. PBIST_FSRA0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.39 PBIST_FSRA1 Register

5.20.2.39.1 PBIST_FSRA1 Register (Offset = 1A4h) [reset = 0h]

Fail status address - port 1

Return to [Summary Table](#)

Table 5-2138. Instance Table

Instance Name	Physical Address
PBIST0	5330 01A4h

Figure 5-1056. PBIST_FSRA1 Name Register

15	14	13	12	11	10	9	8
PBIST_FSRA1							
R							
0h							
7	6	5	4	3	2	1	0
PBIST_FSRA1							
R							
0h							

Table 5-2139. PBIST_FSRA1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	PBIST_FSRA1	R	0h	TI Internal Register.Reserved for HW RnD

5.20.2.40 PBIST_FSRDL0 Register

5.20.2.40.1 PBIST_FSRDL0 Register (Offset = 1A8h) [reset = AAAAAAAAAh]

Fail status Data - port 0 .

Return to [Summary Table](#)

Table 5-2140. Instance Table

Instance Name	Physical Address
PBIST0	5330 01A8h

Figure 5-1057. PBIST_FSRDL0 Name Register

31	30	29	28	27	26	25	24
PBIST_FSRDL0							
R							
AAAAAAAAh							
23	22	21	20	19	18	17	16
PBIST_FSRDL0							
R							
AAAAAAAAh							
15	14	13	12	11	10	9	8
PBIST_FSRDL0							
R							
AAAAAAAAh							
7	6	5	4	3	2	1	0
PBIST_FSRDL0							
R							
AAAAAAAAh							

Table 5-2141. PBIST_FSRDL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PBIST_FSRDL0	R	AAAAAAAAh	TI Internal Register.Reserved for HW RnD

5.20.2.41 PBIST_FSRDL1 Register

5.20.2.41.1 PBIST_FSRDL1 Register (Offset = 1B0h) [reset = AAAAAAAAAh]

Fail status Data - port 1

Return to [Summary Table](#)

Table 5-2142. Instance Table

Instance Name	Physical Address
PBIST0	5330 01B0h

Figure 5-1058. PBIST_FSRDL1 Name Register

31	30	29	28	27	26	25	24
PBIST_FSRDL1							
R							
AAAAAAAAh							
23	22	21	20	19	18	17	16
PBIST_FSRDL1							
R							
AAAAAAAAh							
15	14	13	12	11	10	9	8
PBIST_FSRDL1							
R							
AAAAAAAAh							
7	6	5	4	3	2	1	0
PBIST_FSRDL1							
R							
AAAAAAAAh							

Table 5-2143. PBIST_FSRDL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PBIST_FSRDL1	R	AAAAAAAAh	TI Internal Register. Reserved for HW RnD

5.20.2.42 PBIST_MARGIN Register

5.20.2.42.1 PBIST_MARGIN Register (Offset = 1B4h) [reset = 0h]

Margin Mode.

Return to [Summary Table](#)

Table 5-2144. Instance Table

Instance Name	Physical Address
PBIST0	5330 01B4h

Figure 5-1059. PBIST_MARGIN Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2145. PBIST_MARGIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.43 PBIST_WRENZ Register

5.20.2.43.1 PBIST_WRENZ Register (Offset = 1B8h) [reset = 0h]

WRENZ.

Return to [Summary Table](#)

Table 5-2146. Instance Table

Instance Name	Physical Address
PBIST0	5330 01B8h

Figure 5-1060. PBIST_WRENZ Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2147. PBIST_WRENZ Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.44 PBIST_PGS Register

5.20.2.44.1 PBIST_PGS Register (Offset = 1BCh) [reset = 0h]

PAGE/PGS.

Return to [Summary Table](#)

Table 5-2148. Instance Table

Instance Name	Physical Address
PBIST0	5330 01BCh

Figure 5-1061. PBIST_PGS Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							
NONE							
0h							

Table 5-2149. PBIST_PGS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	NONE	0h	Reserved

5.20.2.45 PBIST_ROM Register

5.20.2.45.1 PBIST_ROM Register (Offset = 1C0h) [reset = 3h]

Rom Mask .

Return to [Summary Table](#)

Table 5-2150. Instance Table

Instance Name	Physical Address
PBIST0	5330 01C0h

Figure 5-1062. PBIST_ROM Name Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
RESERVED						PBIST_ROM	
NONE						R/W	
0h						3h	

Table 5-2151. PBIST_ROM Register Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	NONE	0h	Reserved
1:0	PBIST_ROM	R/W	3h	Rom Mask . This two-bit register sets appropriate ROM access modes for the PBIST controller. Value 0h= No information is used from ROM Value 1h= Only RAM Group information from ROM Vaule 2h= Only Algorithm information from ROM Value 3h= Both Algorithm and RAM information from ROM. This option should be selected for application self-test.

5.20.2.46 PBIST_ALGO Register

5.20.2.46.1 PBIST_ALGO Register (Offset = 1C4h) [reset = FFFFFFFFh]

ROM Algorithm Mask 0

Return to [Summary Table](#)

Table 5-2152. Instance Table

Instance Name	Physical Address
PBIST0	5330 01C4h

Figure 5-1063. PBIST_ALGO Name Register

31	30	29	28	27	26	25	24
ALGO3							
R/W							
FFh							
23	22	21	20	19	18	17	16
ALGO2							
R/W							
FFh							
15	14	13	12	11	10	9	8
ALGO1							
R/W							
FFh							
7	6	5	4	3	2	1	0
ALGO0							
R/W							
FFh							

Table 5-2153. PBIST_ALGO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	ALGO3	R/W	FFh	This register is used to indicate the algorithm[s] to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. Writing a value 1 to the particular bit, enables the corresponding algorithm. Writing a value 0 to the particular bit, disables the corresponding algorithm.
23:16	ALGO2	R/W	FFh	This register is used to indicate the algorithm[s] to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. Writing a value 1 to the particular bit, enables the corresponding algorithm. Writing a value 0 to the particular bit, disables the corresponding algorithm.
15:8	ALGO1	R/W	FFh	This register is used to indicate the algorithm[s] to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. Writing a value 1 to the particular bit, enables the corresponding algorithm. Writing a value 0 to the particular bit, disables the corresponding algorithm.

Table 5-2153. PBIST_ALGO Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:0	ALGO0	R/W	FFh	<p>This register is used to indicate the algorithm[s] to be used for the memory self-test routine. Each bit corresponds to a specific algorithm.</p> <p>Writing a value 1 to the particular bit, enables the corresponding algorithm.</p> <p>Writing a value 0 to the particular bit, disables the corresponding algorithm.</p>

5.20.2.47 PBIST_RINFOL Register

5.20.2.47.1 PBIST_RINFOL Register (Offset = 1C8h) [reset = FFFFFFFh]

RAM Info Mask Lower 0

Return to [Summary Table](#)

Table 5-2154. Instance Table

Instance Name	Physical Address
PBIST0	5330 01C8h

Figure 5-1064. PBIST_RINFOL Name Register

31	30	29	28	27	26	25	24
RINFOL3							
R/W							
FFh							
23	22	21	20	19	18	17	16
RINFOL2							
R/W							
FFh							
15	14	13	12	11	10	9	8
RINFOL1							
R/W							
FFh							
7	6	5	4	3	2	1	0
RINFOL0							
R/W							
FFh							

Table 5-2155. PBIST_RINFOL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RINFOL3	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.
23:16	RINFOL2	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.
15:8	RINFOL1	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.
7:0	RINFOL0	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.

5.20.2.48 PBIST_RINFOU Register

5.20.2.48.1 PBIST_RINFOU Register (Offset = 1CCh) [reset = FFFFFFFh]

RAM Info Mask Upper 0

Return to [Summary Table](#)
Table 5-2156. Instance Table

Instance Name	Physical Address
PBIST0	5330 01CCh

Figure 5-1065. PBIST_RINFOU Name Register

31	30	29	28	27	26	25	24
RINFOU3							
R/W							
FFh							
23	22	21	20	19	18	17	16
RINFOU2							
R/W							
FFh							
15	14	13	12	11	10	9	8
RINFOU1							
R/W							
FFh							
7	6	5	4	3	2	1	0
RINFOU0							
R/W							
FFh							

Table 5-2157. PBIST_RINFOU Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RINFOU3	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.
23:16	RINFOU2	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.
15:8	RINFOU1	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.
7:0	RINFOU0	R/W	FFh	This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithm to be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group.

5.21 RTI

RTI

5.21.1 RTI Summaries

RTI Summaries

Table 5-2158. RTI Registers, Base Address=5218 0000h, Length=256

Offset	Length	Register Name	RTI0 Physical Address	RTI1 Physical Address	RTI2 Physical Address
0h	32	RTI_RTIGCTRL	5218 0000h	5218 1000h	5218 2000h
4h	32	RTI_RTITBCTRL	5218 0004h	5218 1004h	5218 2004h
8h	32	RTI_RTICAPCTRL	5218 0008h	5218 1008h	5218 2008h
Ch	32	RTI_RTICOMPCTRL	5218 000Ch	5218 100Ch	5218 200Ch
10h	32	RTI_RTIFRC0	5218 0010h	5218 1010h	5218 2010h
14h	32	RTI_RTIUC0	5218 0014h	5218 1014h	5218 2014h
18h	32	RTI_RTICPUC0	5218 0018h	5218 1018h	5218 2018h
20h	32	RTI_RTICAFRC0	5218 0020h	5218 1020h	5218 2020h
24h	32	RTI_RTICAUC0	5218 0024h	5218 1024h	5218 2024h
30h	32	RTI_RTIFRC1	5218 0030h	5218 1030h	5218 2030h
34h	32	RTI_RTIUC1	5218 0034h	5218 1034h	5218 2034h
38h	32	RTI_RTICPUC1	5218 0038h	5218 1038h	5218 2038h
40h	32	RTI_RTICAFRC1	5218 0040h	5218 1040h	5218 2040h
44h	32	RTI_RTICAUC1	5218 0044h	5218 1044h	5218 2044h
50h	32	RTI_RTICOMP0	5218 0050h	5218 1050h	5218 2050h
54h	32	RTI_RTIUDCP0	5218 0054h	5218 1054h	5218 2054h
58h	32	RTI_RTICOMP1	5218 0058h	5218 1058h	5218 2058h
5Ch	32	RTI_RTIUDCP1	5218 005Ch	5218 105Ch	5218 205Ch
60h	32	RTI_RTICOMP2	5218 0060h	5218 1060h	5218 2060h
64h	32	RTI_RTIUDCP2	5218 0064h	5218 1064h	5218 2064h
68h	32	RTI_RTICOMP3	5218 0068h	5218 1068h	5218 2068h
6Ch	32	RTI_RTIUDCP3	5218 006Ch	5218 106Ch	5218 206Ch
70h	32	RTI_RTITBLCOMP	5218 0070h	5218 1070h	5218 2070h
74h	32	RTI_RTITBHCOMP	5218 0074h	5218 1074h	5218 2074h
80h	32	RTI_RTISSETINT	5218 0080h	5218 1080h	5218 2080h
84h	32	RTI_RTICLEARINT	5218 0084h	5218 1084h	5218 2084h
88h	32	RTI_RTIINTFLAG	5218 0088h	5218 1088h	5218 2088h
90h	32	RTI_RTIDWDCTRL	5218 0090h	5218 1090h	5218 2090h
94h	32	RTI_RTIDWDPRLD	5218 0094h	5218 1094h	5218 2094h
98h	32	RTI_RTIWDSTATUS	5218 0098h	5218 1098h	5218 2098h
9Ch	32	RTI_RTIWDKEY	5218 009Ch	5218 109Ch	5218 209Ch
A0h	32	RTI_RTIDWDCNTR	5218 00A0h	5218 10A0h	5218 20A0h
A4h	32	RTI_RTIWDRXNCTRL	5218 00A4h	5218 10A4h	5218 20A4h
A8h	32	RTI_RTIWWDSECTRL	5218 00A8h	5218 10A8h	5218 20A8h
ACh	32	RTI_RTIINTCLRENABLE	5218 00ACh	5218 10ACh	5218 20ACh
B0h	32	RTI_RTICOMP0CLR	5218 00B0h	5218 10B0h	5218 20B0h
B4h	32	RTI_RTICOMP1CLR	5218 00B4h	5218 10B4h	5218 20B4h
B8h	32	RTI_RTICOMP2CLR	5218 00B8h	5218 10B8h	5218 20B8h
BCh	32	RTI_RTICOMP3CLR	5218 00BCh	5218 10BCh	5218 20BCh

Table 5-2159. RTI Registers, Base Address=5218 0000h, Length=256

Offset	Length	Register Name	RTI3 Physical Address
0h	32	RTI_RTIGCTRL	5218 3000h
4h	32	RTI_RTITBCTRL	5218 3004h
8h	32	RTI_RTICAPCTRL	5218 3008h
Ch	32	RTI_RTICOMPCTRL	5218 300Ch
10h	32	RTI_RTIFRC0	5218 3010h
14h	32	RTI_RTIUC0	5218 3014h
18h	32	RTI_RTICPUC0	5218 3018h
20h	32	RTI_RTICAFRC0	5218 3020h
24h	32	RTI_RTICAUC0	5218 3024h
30h	32	RTI_RTIFRC1	5218 3030h
34h	32	RTI_RTIUC1	5218 3034h
38h	32	RTI_RTICPUC1	5218 3038h
40h	32	RTI_RTICAFRC1	5218 3040h
44h	32	RTI_RTICAUC1	5218 3044h
50h	32	RTI_RTICOMP0	5218 3050h
54h	32	RTI_RTIUDCP0	5218 3054h
58h	32	RTI_RTICOMP1	5218 3058h
5Ch	32	RTI_RTIUDCP1	5218 305Ch
60h	32	RTI_RTICOMP2	5218 3060h
64h	32	RTI_RTIUDCP2	5218 3064h
68h	32	RTI_RTICOMP3	5218 3068h
6Ch	32	RTI_RTIUDCP3	5218 306Ch
70h	32	RTI_RTITBLCOMP	5218 3070h
74h	32	RTI_RTITBHCOMP	5218 3074h
80h	32	RTI_RTISETINT	5218 3080h
84h	32	RTI_RTICLEARINT	5218 3084h
88h	32	RTI_RTIINTFLAG	5218 3088h
90h	32	RTI_RTIDWDCTRL	5218 3090h
94h	32	RTI_RTIDWDPRLD	5218 3094h
98h	32	RTI_RTIWDSTATUS	5218 3098h
9Ch	32	RTI_RTIWDKEY	5218 309Ch
A0h	32	RTI_RTIDWDCNTR	5218 30A0h
A4h	32	RTI_RTIWDRXNCTRL	5218 30A4h
A8h	32	RTI_RTIWWSIZECTRL	5218 30A8h
ACh	32	RTI_RTIINTCLREENABLE	5218 30ACh
B0h	32	RTI_RTICOMP0CLR	5218 30B0h
B4h	32	RTI_RTICOMP1CLR	5218 30B4h
B8h	32	RTI_RTICOMP2CLR	5218 30B8h
BCh	32	RTI_RTICOMP3CLR	5218 30BCh

5.21.2 RTI Registers

RTI Registers

5.21.2.1 RTI_RTIGCTRL Register

5.21.2.1.1 RTI_RTIGCTRL Register (Offset = 0h) [reset = 0h]

Global Control Register starts / stops the counters .

Return to [Summary Table](#)

Table 5-2160. Instance Table

Instance Name	Physical Address
RTI0	5218 0000h
RTI1	5218 1000h
RTI2	5218 2000h
RTI3	5218 3000h

Figure 5-1066. RTI_RTIGCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED2				NTUSEL			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
COS	RESERVED1						
R/W	R/W						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED1						CNT1EN	CNT0EN
R/W						R/W	R/W
0h						0h	0h

Table 5-2161. RTI_RTIGCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED2	R/W	0h	Reserved. Reads return 0 and writes have no effect
19:16	NTUSEL	R/W	0h	NTUSEL: Select NTU signal. These bits determine which NTU input signal is used as external timebase. There are up to four inputs supported with four valid selection combinations. Any invalid selection value written to the NTUSEL bit-field will result in a TIED LOW being used as the NTU signal. The NTU signal will also be TIED LOW in case of a single-bit flip as it will result in an invalid combination of NTUSEL. User and privilege mode [read]: 0000= NTU0 0101= NTU1 1010= NTU2 1111= NTU3 other = tied to 0 Privilege mode [write]: 0000= NTU0 0101= NTU1 1010= NTU2 1111= NTU3 other = tied to 0

Table 5-2161. RTI_RTIGCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15	COS	R/W	0h	<p>COS: Continue On Suspend. This bit determines if both counters are stopped when the device goes into debug mode or if they continue counting.</p> <p>User and privilege mode [read]: 0 = counters are stopped while in debug mode 1 = counters are running while in debug mode</p> <p>Privilege mode [write]: 0 = stop counters in debug mode 1 = continue counting in debug mode</p>
14:2	RESERVED1	R/W	0h	<p>Reserved. Reads return 0 and writes have no effect</p>
1	CNT1EN	R/W	0h	<p>CNT1EN: Counter 1 Enable. The CNT1EN bit starts and stops the operation of counter block 1 [UC1 and FRC1].</p> <p>User and privilege mode [read]: 0 = counters are stopped 1 = counters are running</p> <p>Privilege mode [write]: 0 = stop counters 1 = start counters</p> <p>Gives the absolute 32 bit destination address [physical].</p>
0	CNT0EN	R/W	0h	<p>CNT0EN: Counter 0 Enable. The CNT0EN bit starts and stops the operation of counter block 0 [UC0 and FRC0].</p> <p>User and privilege mode [read]: 0 = counters are stopped 1 = counters are running</p> <p>Privilege mode [write]: 0 = stop counters 1 = start counters</p> <p>Gives the absolute 32 bits source address [physical].</p>

5.21.2.2 RTI_RTITBCTRL Register

5.21.2.2.1 RTI_RTITBCTRL Register (Offset = 4h) [reset = 0h]

Timebase Control selection which source triggers free running counter 0 .

Return to [Summary Table](#)

Table 5-2162. Instance Table

Instance Name	Physical Address
RTI0	5218 0004h
RTI1	5218 1004h
RTI2	5218 2004h
RTI3	5218 3004h

Figure 5-1067. RTI_RTITBCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED3							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED3							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED3							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED3						INC	TBEXT
R/W						R/W	R/W
0h						0h	0h

Table 5-2163. RTI_RTITBCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED3	R/W	0h	Reserved
1	INC	R/W	0h	<p>INC: Increment Free Running Counter 0. This bit determines whether the Free Running Counter 0 is automatically incremented if a failing clock on the NTUx signal is detected.</p> <p>User and privilege mode [read]: 0 = FRC0 will not be incremented 1 = FRC0 will be incremented</p> <p>Privilege mode [write]: 0 = Do not increment FRC0 on failing external clock 1 = Increment FRC0 on failing external clock</p>

Table 5-2163. RTI_RTITBCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TBEXT	R/W	0h	<p>TBEXT: Timebase External.</p> <p>The Timebase External bit selects whether the Free Running Counter 0 is clocked by the internal Up Counter 0 or from the external signal NTUx. Since setting the TBEXT bit to 1 resets Up Counter 0, Free Running Counter 0 will not be incremented in this occurrence. The only source which is able to increment Free Running Counter 0 is NTUx.</p> <p>When the Timebase Supervisor circuit detects a missing clockedge, then the TBEXT bit is reset.</p> <p>The selection if the external signal should be used, can only be done by software.</p> <p>User and privilege mode [read]: 0 = UC0 clocks FRC0 1 = NTUx clocks FRC0</p> <p>Privilege mode [write]: 0 = MUX is switched to internal UC0 clocking scheme 1 = MUX is switched to external NTUx clocking scheme</p>

5.21.2.3 RTI_RTICAPCTRL Register

5.21.2.3.1 RTI_RTICAPCTRL Register (Offset = 8h) [reset = 0h]

Capture Control controls the capture source for the counters.

Return to [Summary Table](#)

Table 5-2164. Instance Table

Instance Name	Physical Address
RTI0	5218 0008h
RTI1	5218 1008h
RTI2	5218 2008h
RTI3	5218 3008h

Figure 5-1068. RTI_RTICAPCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED4							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED4							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED4							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED4						CAPCNTR1	CAPCNTR0
R/W						R/W	R/W
0h						0h	0h

Table 5-2165. RTI_RTICAPCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED4	R/W	0h	Reserved. Reads return 0 and writes have no effect
1	CAPCNTR1	R/W	0h	CAPCNTR1: Capture Counter 1. This bit determines, which external interrupt source triggers a capture event of both UC1 and FRC1. User and privilege mode [read]: 0 = capture event is triggered by Capture Event Source 0 1 = capture event is triggered by Capture Event Source 1 Privilege mode [write]: 0 = enable capture event triggered by Capture Event Source 0 1 = enable capture event triggered by Capture Event Source 1

Table 5-2165. RTI_RTICAPCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	CAPCNTR0	R/W	0h	CAPCNTR0: Capture Counter 0. This bit determines, which external interrupt source triggers a capture event of both UC0 and FRC0. User and privilege mode [read]: 0 = capture event is triggered by Capture Event Source 0 1 = capture event is triggered by Capture Event Source 1 Privilege mode [write]: 0 = enable capture event triggered by Capture Event Source 0 1 = enable capture event triggered by Capture Event Source 1 11 indexed 10 reserved 01 post-increment 00 constant

5.21.2.4 RTI_RTICOMPCTRL Register

5.21.2.4.1 RTI_RTICOMPCTRL Register (Offset = Ch) [reset = 0h]

Compare Control controls the source for the compare registers.

Return to [Summary Table](#)

Table 5-2166. Instance Table

Instance Name	Physical Address
RTI0	5218 000Ch
RTI1	5218 100Ch
RTI2	5218 200Ch
RTI3	5218 300Ch

Figure 5-1069. RTI_RTICOMPCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED8							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED8							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED8		COMP3SEL		RESERVED7			COMP2SEL
R/W		R/W		R/W			R/W
0h		0h		0h			0h
7	6	5	4	3	2	1	0
RESERVED6		COMP1SEL		RESERVED5			COMP0SEL
R/W		R/W		R/W			R/W
0h		0h		0h			0h

Table 5-2167. RTI_RTICOMPCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED8	R/W	0h	Reserved. Reads return 0 and writes have no effect
12	COMP3SEL	R/W	0h	COMPSEL3: Compare Select 3. This bit determines the counter with which the compare value hold in compare register 3 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1
11:9	RESERVED7	R/W	0h	Reserved. Reads return 0 and writes have no effect
8	COMP2SEL	R/W	0h	COMPSEL2: Compare Select 2. This bit determines the counter with which the compare value hold in compare register 2 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1

Table 5-2167. RTI_RTICOMPCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:5	RESERVED6	R/W	0h	Reserved. Reads return 0 and writes have no effect
4	COMP1SEL	R/W	0h	COMPSEL1: Compare Select 1. This bit determines the counter with which the compare value hold in compare register 1 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1
3:1	RESERVED5	R/W	0h	Reserved. Reads return 0 and writes have no effect
0	COMP0SEL	R/W	0h	COMPSEL0: Compare Select 0. This bit determines the counter with which the compare value hold in compare register 0 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1

5.21.2.5 RTI_RTIFRC0 Register

5.21.2.5.1 RTI_RTIFRC0 Register (Offset = 10h) [reset = 0h]

Free Running Counter 0 current value of free running counter 0

Return to [Summary Table](#)

Table 5-2168. Instance Table

Instance Name	Physical Address
RTI0	5218 0010h
RTI1	5218 1010h
RTI2	5218 2010h
RTI3	5218 3010h

Figure 5-1070. RTI_RTIFRC0 Name Register

31	30	29	28	27	26	25	24
FRC0							
R/W							
0h							
23	22	21	20	19	18	17	16
FRC0							
R/W							
0h							
15	14	13	12	11	10	9	8
FRC0							
R/W							
0h							
7	6	5	4	3	2	1	0
FRC0							
R/W							
0h							

Table 5-2169. RTI_RTIFRC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FRC0	R/W	0h	<p>FRC0: Free Running Counter 0.</p> <p>This registers holds the current value of the Free Running Counter 0 and will be updated continuously.</p> <p>User and privilege mode [read]: current value of the counter</p> <p>Privilege mode [write]: The counter can be preset by Writing to this register. The counter increments then from this written value upwards.</p> <p>Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC0 and RTIFRC0.</p>

5.21.2.6 RTI_RTIUC0 Register

5.21.2.6.1 RTI_RTIUC0 Register (Offset = 14h) [reset = 0h]

Up Counter 0 current value of prescale counter 0

Return to [Summary Table](#)

Table 5-2170. Instance Table

Instance Name	Physical Address
RTI0	5218 0014h
RTI1	5218 1014h
RTI2	5218 2014h
RTI3	5218 3014h

Figure 5-1071. RTI_RTIUC0 Name Register

31	30	29	28	27	26	25	24
UC0							
R/W							
0h							
23	22	21	20	19	18	17	16
UC0							
R/W							
0h							
15	14	13	12	11	10	9	8
UC0							
R/W							
0h							
7	6	5	4	3	2	1	0
UC0							
R/W							
0h							

Table 5-2171. RTI_RTIUC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UC0	R/W	0h	<p>UC0: Up Counter 0.</p> <p>This registers holds the current value of the Up Counter 0 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 0. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 0 and Free Running Counter 0.</p> <p>User and privilege mode [read]: value of the counter when the Free Running Counter 0 was read</p> <p>Privilege mode [write]: the counter can be preset by Writing to this register. The counter increments then from this written value upwards.</p> <p>Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC0 and RTIFRC0.</p> <p>Note: Preset value concern If the preset value is bigger than the compare value stored in register RTICPUC0 then it can take a long time until a compare matches, since RTIUC0 has to count up until it overflows.</p>

5.21.2.7 RTI_RTICPUC0 Register

5.21.2.7.1 RTI_RTICPUC0 Register (Offset = 18h) [reset = 0h]

Compare Up Counter 0 compare value compared with prescale counter 0

Return to [Summary Table](#)

Table 5-2172. Instance Table

Instance Name	Physical Address
RTI0	5218 0018h
RTI1	5218 1018h
RTI2	5218 2018h
RTI3	5218 3018h

Figure 5-1072. RTI_RTICPUC0 Name Register

31	30	29	28	27	26	25	24
CPUC0							
R/W							
0h							
23	22	21	20	19	18	17	16
CPUC0							
R/W							
0h							
15	14	13	12	11	10	9	8
CPUC0							
R/W							
0h							
7	6	5	4	3	2	1	0
CPUC0							
R/W							
0h							

Table 5-2173. RTI_RTICPUC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CPUC0	R/W	0h	<p>This registers holds the compare value, which is compared with the Up Counter 0. When the compare matches, Free Running counter 0 is incremented. The Up Counter is set to zero when the counter value matches the CPUC0 value. The value set in this prescales the RTI clock.</p> <p>If CPUC0 = 0:then, frequency = RTICLK/ [2^32] If CPUC0 0:then , frequency = RTICLK/[CPUC0 + 1]</p> <p>User and privilege mode [read]: current compare value Privilege mode [write when TBEXT = 0]: the compare value is updated Privilege mode [write when TBEXT = 1]: the compare value is not changed</p>

5.21.2.8 RTI_RTICAFRC0 Register

5.21.2.8.1 RTI_RTICAFRC0 Register (Offset = 20h) [reset = 0h]

Capture Free Running Counter 0 current value of free running counter 0 on external event.

Return to [Summary Table](#)

Table 5-2174. Instance Table

Instance Name	Physical Address
RTI0	5218 0020h
RTI1	5218 1020h
RTI2	5218 2020h
RTI3	5218 3020h

Figure 5-1073. RTI_RTICAFRC0 Name Register

31	30	29	28	27	26	25	24
CAFRC0							
R/W							
0h							
23	22	21	20	19	18	17	16
CAFRC0							
R/W							
0h							
15	14	13	12	11	10	9	8
CAFRC0							
R/W							
0h							
7	6	5	4	3	2	1	0
CAFRC0							
R/W							
0h							

Table 5-2175. RTI_RTICAFRC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAFRC0	R/W	0h	CAFRC0: Capture Free Running Counter 0. This registers captures the current value of the Free Running Counter 0 when a event occurs, controlled by the external capture control block. User and privilege mode [read]: value of Free Running Counter 0 on a capture event

5.21.2.9 RTI_RTICAUC0 Register

5.21.2.9.1 RTI_RTICAUC0 Register (Offset = 24h) [reset = 0h]

Capture Up Counter 0 current value of prescale counter 0 on external event.

Return to [Summary Table](#)

Table 5-2176. Instance Table

Instance Name	Physical Address
RTI0	5218 0024h
RTI1	5218 1024h
RTI2	5218 2024h
RTI3	5218 3024h

Figure 5-1074. RTI_RTICAUC0 Name Register

31	30	29	28	27	26	25	24
CAUC0							
R/W							
0h							
23	22	21	20	19	18	17	16
CAUC0							
R/W							
0h							
15	14	13	12	11	10	9	8
CAUC0							
R/W							
0h							
7	6	5	4	3	2	1	0
CAUC0							
R/W							
0h							

Table 5-2177. RTI_RTICAUC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAUC0	R/W	0h	CAUC0: Capture Up Counter 0. This registers captures the current value of the Up Counter 0 when a event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 0 and Free Running Counter 0. So the RTICAFRC0 register has to be read first, before the RTICAUC0 register is read. This sequence ensures that the value of the RTICAUC0 register is the corresponding value to the RTICAFRC0 register, even if another capture event happens in between the two reads. User and privilege mode [read]: value of Up Counter 0 on a capture event

5.21.2.10 RTI_RTIFRC1 Register
5.21.2.10.1 RTI_RTIFRC1 Register (Offset = 30h) [reset = 0h]

Free Running Counter 1 current value of free running counter 1

 Return to [Summary Table](#)
Table 5-2178. Instance Table

Instance Name	Physical Address
RTI0	5218 0030h
RTI1	5218 1030h
RTI2	5218 2030h
RTI3	5218 3030h

Figure 5-1075. RTI_RTIFRC1 Name Register

31	30	29	28	27	26	25	24
FRC1							
R/W							
0h							
23	22	21	20	19	18	17	16
FRC1							
R/W							
0h							
15	14	13	12	11	10	9	8
FRC1							
R/W							
0h							
7	6	5	4	3	2	1	0
FRC1							
R/W							
0h							

Table 5-2179. RTI_RTIFRC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FRC1	R/W	0h	FRC1: Free Running Counter 1. This registers holds the current value of the Free Running Counter 1 and will be updated continuously. User and privilege mode [read]: current value of the counter Privilege mode [write]: The counter can be preset by Writing to this register. The counter increments then from this written value upwards. Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC1 and RTIFRC1.

5.21.2.11 RTI_RTIUC1 Register

5.21.2.11.1 RTI_RTIUC1 Register (Offset = 34h) [reset = 0h]

Up Counter 1 current value of prescale counter 1

Return to [Summary Table](#)

Table 5-2180. Instance Table

Instance Name	Physical Address
RTI0	5218 0034h
RTI1	5218 1034h
RTI2	5218 2034h
RTI3	5218 3034h

Figure 5-1076. RTI_RTIUC1 Name Register

31	30	29	28	27	26	25	24
UC1							
R/W							
0h							
23	22	21	20	19	18	17	16
UC1							
R/W							
0h							
15	14	13	12	11	10	9	8
UC1							
R/W							
0h							
7	6	5	4	3	2	1	0
UC1							
R/W							
0h							

Table 5-2181. RTI_RTIUC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UC1	R/W	0h	<p>UC1: Up Counter 1.</p> <p>This registers holds the current value of the Up Counter 1 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 1. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 1 and Free Running Counter 1.</p> <p>User and privilege mode [read]: value of the counter when the Free Running Counter 1 was read</p> <p>Privilege mode [write]: the counter can be preset by Writing to this register. The counter increments then from this written value upwards.</p> <p>Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC1 and RTIFRC1.</p> <p>Note: Preset value concern If the preset value is bigger than the compare value stored in register RTICPUC1 then it can take a long time until a compare matches, since RTIUC1 has to count up until it overflows.</p>

5.21.2.12 RTI_RTICPUC1 Register

5.21.2.12.1 RTI_RTICPUC1 Register (Offset = 38h) [reset = 0h]

Compare Up Counter 1 compare value compared with prescale counter 1

Return to [Summary Table](#)

Table 5-2182. Instance Table

Instance Name	Physical Address
RTI0	5218 0038h
RTI1	5218 1038h
RTI2	5218 2038h
RTI3	5218 3038h

Figure 5-1077. RTI_RTICPUC1 Name Register

31	30	29	28	27	26	25	24
CPUC1							
R/W							
0h							
23	22	21	20	19	18	17	16
CPUC1							
R/W							
0h							
15	14	13	12	11	10	9	8
CPUC1							
R/W							
0h							
7	6	5	4	3	2	1	0
CPUC1							
R/W							
0h							

Table 5-2183. RTI_RTICPUC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CPUC1	R/W	0h	<p>This registers holds the compare value, which is compared with the Up Counter 1. When the compare matches, Free Running Counter 1 is incremented. The Up Counter is set to zero when the counter value matches the CPUC1 value. The value set in this prescales the RTI clock.</p> <p>If CPUC1 = 0:then, frequency = RTICLK/ [2^32] If CPUC1 0:then , frequency = RTICLK/[CPUC1 + 1]</p> <p>User and privilege mode [read]: current compare value Privilege mode [write when TBEXT = 0]: the compare value is updated Privilege mode [write when TBEXT = 1]: the compare value is not changed</p>

5.21.2.13 RTI_RTICAFRC1 Register

5.21.2.13.1 RTI_RTICAFRC1 Register (Offset = 40h) [reset = 0h]

Capture Free Running Counter 1 current value of free running counter 1 on external event.

Return to [Summary Table](#)

Table 5-2184. Instance Table

Instance Name	Physical Address
RTI0	5218 0040h
RTI1	5218 1040h
RTI2	5218 2040h
RTI3	5218 3040h

Figure 5-1078. RTI_RTICAFRC1 Name Register

31	30	29	28	27	26	25	24
CAFRC1							
R/W							
0h							
23	22	21	20	19	18	17	16
CAFRC1							
R/W							
0h							
15	14	13	12	11	10	9	8
CAFRC1							
R/W							
0h							
7	6	5	4	3	2	1	0
CAFRC1							
R/W							
0h							

Table 5-2185. RTI_RTICAFRC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAFRC1	R/W	0h	CAFRC1: Capture Free Running Counter 1. This registers captures the current value of the Free Running Counter 1 when a event occurs, controlled by the external capture control block. User and privilege mode [read]: value of Free Running Counter 1 on a capture event

5.21.2.14 RTI_RTICAUC1 Register
5.21.2.14.1 RTI_RTICAUC1 Register (Offset = 44h) [reset = 0h]

Capture Up Counter 1 current value of prescale counter 1 on external event.

 Return to [Summary Table](#)
Table 5-2186. Instance Table

Instance Name	Physical Address
RTI0	5218 0044h
RTI1	5218 1044h
RTI2	5218 2044h
RTI3	5218 3044h

Figure 5-1079. RTI_RTICAUC1 Name Register

31	30	29	28	27	26	25	24
CAUC1							
R/W							
0h							
23	22	21	20	19	18	17	16
CAUC1							
R/W							
0h							
15	14	13	12	11	10	9	8
CAUC1							
R/W							
0h							
7	6	5	4	3	2	1	0
CAUC1							
R/W							
0h							

Table 5-2187. RTI_RTICAUC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAUC1	R/W	0h	CAUC1: Capture Up Counter 1. This registers captures the current value of the Up Counter 1 when a event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 1 and Free Running Counter 1. So the RTICAFRC1 register has to be read first, before the RTICAUC1 register is read. This sequence ensures that the value of the RTICAUC1 register is the corresponding value to the RTICAFRC1 register, even if another capture event happens in between the two reads. User and privilege mode [read]: value of Up Counter 1 on a capture event

5.21.2.15 RTI_RTICOMP0 Register

5.21.2.15.1 RTI_RTICOMP0 Register (Offset = 50h) [reset = 0h]

Compare 0 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2188. Instance Table

Instance Name	Physical Address
RTI0	5218 0050h
RTI1	5218 1050h
RTI2	5218 2050h
RTI3	5218 3050h

Figure 5-1080. RTI_RTICOMP0 Name Register

31	30	29	28	27	26	25	24
COMP0							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP0							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP0							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP0							
R/W							
0h							

Table 5-2189. RTI_RTICOMP0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP0	R/W	0h	<p>COMP0: Compare 0.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.21.2.16 RTI_RTIUDCP0 Register

5.21.2.16.1 RTI_RTIUDCP0 Register (Offset = 54h) [reset = 0h]

Update Compare 0 value to be added to the compare register 0 value on compare match.

Return to [Summary Table](#)

Table 5-2190. Instance Table

Instance Name	Physical Address
RTI0	5218 0054h
RTI1	5218 1054h
RTI2	5218 2054h
RTI3	5218 3054h

Figure 5-1081. RTI_RTIUDCP0 Name Register

31	30	29	28	27	26	25	24
UDCP0							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP0							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP0							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP0							
R/W							
0h							

Table 5-2191. RTI_RTIUDCP0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP0	R/W	0h	UDCP0: Update Compare 0 Register. This registers holds a value, which is added to the value in the compare 0 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare 0 register on the next compare match Privilege mode [write]: new update value

5.21.2.17 RTI_RTICOMP1 Register

5.21.2.17.1 RTI_RTICOMP1 Register (Offset = 58h) [reset = 0h]

Compare 1 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2192. Instance Table

Instance Name	Physical Address
RTI0	5218 0058h
RTI1	5218 1058h
RTI2	5218 2058h
RTI3	5218 3058h

Figure 5-1082. RTI_RTICOMP1 Name Register

31	30	29	28	27	26	25	24
COMP1							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP1							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP1							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP1							
R/W							
0h							

Table 5-2193. RTI_RTICOMP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP1	R/W	0h	<p>COMP1: compare1.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.21.2.18 RTI_RTIUDCP1 Register
5.21.2.18.1 RTI_RTIUDCP1 Register (Offset = 5Ch) [reset = 0h]

Update Compare 1 value to be added to the compare register 1 value on compare match.

 Return to [Summary Table](#)
Table 5-2194. Instance Table

Instance Name	Physical Address
RTI0	5218 005Ch
RTI1	5218 105Ch
RTI2	5218 205Ch
RTI3	5218 305Ch

Figure 5-1083. RTI_RTIUDCP1 Name Register

31	30	29	28	27	26	25	24
UDCP1							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP1							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP1							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP1							
R/W							
0h							

Table 5-2195. RTI_RTIUDCP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP1	R/W	0h	UDCP1: Update compare1 Register. This registers holds a value, which is added to the value in the compare1 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare1 register on the next compare match Privilege mode [write]: new update value

5.21.2.19 RTI_RTICOMP2 Register

5.21.2.19.1 RTI_RTICOMP2 Register (Offset = 60h) [reset = 0h]

Compare 2 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2196. Instance Table

Instance Name	Physical Address
RTI0	5218 0060h
RTI1	5218 1060h
RTI2	5218 2060h
RTI3	5218 3060h

Figure 5-1084. RTI_RTICOMP2 Name Register

31	30	29	28	27	26	25	24
COMP2							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP2							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP2							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP2							
R/W							
0h							

Table 5-2197. RTI_RTICOMP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP2	R/W	0h	<p>COMP2: compare 2.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.21.2.20 RTI_RTIUDCP2 Register
5.21.2.20.1 RTI_RTIUDCP2 Register (Offset = 64h) [reset = 0h]

Update Compare 2 value to be added to the compare register 2 value on compare match.

 Return to [Summary Table](#)
Table 5-2198. Instance Table

Instance Name	Physical Address
RTI0	5218 0064h
RTI1	5218 1064h
RTI2	5218 2064h
RTI3	5218 3064h

Figure 5-1085. RTI_RTIUDCP2 Name Register

31	30	29	28	27	26	25	24
UDCP2							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP2							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP2							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP2							
R/W							
0h							

Table 5-2199. RTI_RTIUDCP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP2	R/W	0h	UDCP2: Update compare 2 Register. This registers holds a value, which is added to the value in the compare 2 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare 2 register on the next compare match Privilege mode [write]: new update value

5.21.2.21 RTI_RTICOMP3 Register

5.21.2.21.1 RTI_RTICOMP3 Register (Offset = 68h) [reset = 0h]

Compare 3 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2200. Instance Table

Instance Name	Physical Address
RTI0	5218 0068h
RTI1	5218 1068h
RTI2	5218 2068h
RTI3	5218 3068h

Figure 5-1086. RTI_RTICOMP3 Name Register

31	30	29	28	27	26	25	24
COMP3							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP3							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP3							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP3							
R/W							
0h							

Table 5-2201. RTI_RTICOMP3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP3	R/W	0h	<p>COMP3: compare 3.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.21.2.22 RTI_RTIUDCP3 Register
5.21.2.22.1 RTI_RTIUDCP3 Register (Offset = 6Ch) [reset = 0h]

Update Compare 3 value to be added to the compare register 3 value on compare match.

Return to [Summary Table](#)

Table 5-2202. Instance Table

Instance Name	Physical Address
RTI0	5218 006Ch
RTI1	5218 106Ch
RTI2	5218 206Ch
RTI3	5218 306Ch

Figure 5-1087. RTI_RTIUDCP3 Name Register

31	30	29	28	27	26	25	24
UDCP3							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP3							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP3							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP3							
R/W							
0h							

Table 5-2203. RTI_RTIUDCP3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP3	R/W	0h	UDCP3: Update compare 3 Register. This registers holds a value, which is added to the value in the compare 3 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare 3 register on the next compare match Privilege mode [write]: new update value

5.21.2.23 RTI_RTITBLCOMP Register

5.21.2.23.1 RTI_RTITBLCOMP Register (Offset = 70h) [reset = 0h]

Timebase Low Compare compare value to activate edge detection circuit.

Return to [Summary Table](#)

Table 5-2204. Instance Table

Instance Name	Physical Address
RTI0	5218 0070h
RTI1	5218 1070h
RTI2	5218 2070h
RTI3	5218 3070h

Figure 5-1088. RTI_RTITBLCOMP Name Register

31	30	29	28	27	26	25	24
TBLCOMP							
R/W							
0h							
23	22	21	20	19	18	17	16
TBLCOMP							
R/W							
0h							
15	14	13	12	11	10	9	8
TBLCOMP							
R/W							
0h							
7	6	5	4	3	2	1	0
TBLCOMP							
R/W							
0h							

Table 5-2205. RTI_RTITBLCOMP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TBLCOMP	R/W	0h	<p>TBLCOMP: Timebase Low Compare Value. This value determines when the edge detection circuit starts monitoring the NTUx signal. It will be compared with Up Counter 0.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write when TBEXT = 0]: the compare value is updated</p> <p>Privilege mode [write when TBEXT = 1]: the compare value is not changed</p> <p>Note: Reset behavior A reset does not generate a compare match.</p>

5.21.2.24 RTI_RTITBHCMP Register

5.21.2.24.1 RTI_RTITBHCMP Register (Offset = 74h) [reset = 0h]

Timebase High Compare compare value to deactivate edge detection circuit.

Return to [Summary Table](#)

Table 5-2206. Instance Table

Instance Name	Physical Address
RTI0	5218 0074h
RTI1	5218 1074h
RTI2	5218 2074h
RTI3	5218 3074h

Figure 5-1089. RTI_RTITBHCMP Name Register

31	30	29	28	27	26	25	24
TBHCOMP							
R/W							
0h							
23	22	21	20	19	18	17	16
TBHCOMP							
R/W							
0h							
15	14	13	12	11	10	9	8
TBHCOMP							
R/W							
0h							
7	6	5	4	3	2	1	0
TBHCOMP							
R/W							
0h							

Table 5-2207. RTI_RTITBHCMP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TBHCOMP	R/W	0h	<p>TBHCOMP: Timebase High Compare Value. This value determines when the edge detection circuit will stop monitoring the NTUx signal. It will be compared with Up Counter 0.</p> <p>RTITBHCMP has to be less than RTICPUC0, since RTIUC0 will be reset when RTICPUC0 is reached.</p> <p>Example: The NTUx edge detection circuit should be active +/- 10 RTICLK cycles around RTICPUC0. RTICPUC0 = 0x00000050 RTITBLCOMP = 0x000046 RTITBHCMP = 0x00000009</p> <p>User and privilege mode [read]: current compare value Privilege mode [write when TBEXT = 0]: the compare value is updated Privilege mode [write when TBEXT = 1]: the compare value is not changed</p> <p>Note: Reset behavior A reset does not generate a compare match.</p>

5.21.2.25 RTI_RTISSETINT Register

5.21.2.25.1 RTI_RTISSETINT Register (Offset = 80h) [reset = 0h]

Set Interrupt Enable sets interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation.

Return to [Summary Table](#)

Table 5-2208. Instance Table

Instance Name	Physical Address
RTI0	5218 0080h
RTI1	5218 1080h
RTI2	5218 2080h
RTI3	5218 3080h

Figure 5-1090. RTI_RTISSETINT Name Register

31	30	29	28	27	26	25	24
RESERVED11							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED11					SETOVL1INT	SETOVL0INT	SETTBINT
R/W					R/W	R/W	R/W
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED10				SETDMA3	SETDMA2	SETDMA1	SETDMA0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED9				SETINT3	SETINT2	SETINT1	SETINT0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-2209. RTI_RTISSETINT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED11	R/W	0h	Reserved. Reads return 0 and writes have no effect
18	SETOVL1INT	R/W	0h	SETOVL1INT: Set Free Running Counter 1 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt
17	SETOVL0INT	R/W	0h	SETOVL0INT: Set Free Running Counter 0 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt

Table 5-2209. RTI_RTISSETINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	SETTBINT	R/W	0h	SETTBINT: Set Timebase Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt
15:12	RESERVED10	R/W	0h	Reserved. Reads return 0 and writes have no effect
11	SETDMA3	R/W	0h	SETDMA3: Set Compare DMA Request 3. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
10	SETDMA2	R/W	0h	SETDMA2: Set Compare DMA Request 2. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
9	SETDMA1	R/W	0h	SETDMA1: Set Compare DMA Request 1. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
8	SETDMA0	R/W	0h	SETDMA0: Set Compare DMA Request 0. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
7:4	RESERVED9	R/W	0h	Reserved. Reads return 0 and writes have no effect
3	SETINT3	R/W	0h	SETINT3: Set Compare Interrupt 3. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged
2	SETINT2	R/W	0h	SETINT2: Set Compare Interrupt 2. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt
1	SETINT1	R/W	0h	SETINT1: Set Compare Interrupt 1. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt

Table 5-2209. RTI_RTISSETINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	SETINT0	R/W	0h	SETINT0: Set Compare Interrupt 0. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt

5.21.2.26 RTI_RTICLEARINT Register

5.21.2.26.1 RTI_RTICLEARINT Register (Offset = 84h) [reset = 0h]

Clear Interrupt Enable clears interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation.

Return to [Summary Table](#)

Table 5-2210. Instance Table

Instance Name	Physical Address
RTI0	5218 0084h
RTI1	5218 1084h
RTI2	5218 2084h
RTI3	5218 3084h

Figure 5-1091. RTI_RTICLEARINT Name Register

31	30	29	28	27	26	25	24
RESERVED14							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED14					CLEAROVL1INT	CLEAROVL0INT	CLEARINT
R/W					R/W	R/W	R/W
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED13				CLEARDMA3	CLEARDMA2	CLEARDMA1	CLEARDMA0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED12				CLEARINT3	CLEARINT2	CLEARINT1	CLEARINT0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-2211. RTI_RTICLEARINT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED14	R/W	0h	Reserved. Reads return 0 and writes have no effect
18	CLEAROVL1INT	R/W	0h	CLEAROVL1INT: CLEAR Free Running Counter 1 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
17	CLEAROVL0INT	R/W	0h	CLEAROVL0INT: CLEAR Free Running Counter 0 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt

Table 5-2211. RTI_RTICLEARINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	CLEARBINT	R/W	0h	CLEARBINT: CLEAR Timebase Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
15:12	RESERVED13	R/W	0h	Reserved. Reads return 0 and writes have no effect
11	CLEARDMA3	R/W	0h	CLEARDMA3: CLEAR Compare DMA Request 3. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
10	CLEARDMA2	R/W	0h	CLEARDMA2: CLEAR Compare DMA Request 2. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
9	CLEARDMA1	R/W	0h	CLEARDMA1: CLEAR Compare DMA Request 1. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
8	CLEARDMA0	R/W	0h	CLEARDMA0: CLEAR Compare DMA Request 0. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
7:4	RESERVED12	R/W	0h	Reserved. Reads return 0 and writes have no effect
3	CLEARINT3	R/W	0h	CLEARINT3: CLEAR Compare Interrupt 3. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
2	CLEARINT2	R/W	0h	CLEARINT2: CLEAR Compare Interrupt 2. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
1	CLEARINT1	R/W	0h	CLEARINT1: CLEAR Compare Interrupt 1. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt

Table 5-2211. RTI_RTICLEARINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	CLEARINT0	R/W	0h	CLEARINT0: CLEAR Compare Interrupt 0. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt

5.21.2.27 RTI_RTIINTFLAG Register

5.21.2.27.1 RTI_RTIINTFLAG Register (Offset = 88h) [reset = 0h]

Interrupt Flags interrupt pending bits.

Return to [Summary Table](#)

Table 5-2212. Instance Table

Instance Name	Physical Address
RTI0	5218 0088h
RTI1	5218 1088h
RTI2	5218 2088h
RTI3	5218 3088h

Figure 5-1092. RTI_RTIINTFLAG Name Register

31	30	29	28	27	26	25	24
RESERVED16							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED16					OVL1INT	OVL0INT	TBINT
R/W					R/W	R/W	R/W
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED15							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED15				INT3	INT2	INT1	INT0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-2213. RTI_RTIINTFLAG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED16	R/W	0h	Reserved. Reads return 0 and writes have no effect
18	OVL1INT	R/W	0h	OVL1INT: Free Running Counter 1 Overflow Interrupt Flag. User and privilege mode [read]: determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
17	OVL0INT	R/W	0h	OVL0INT: Free Running Counter 0 Overflow Interrupt Flag. User and privilege mode [read]: determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0

Table 5-2213. RTI_RTIIINTFLAG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	TBINT	R/W	0h	User and privilege mode [read]: this flag is set when the TBEXT bit is cleared by detection of a missing external clockedge. It will not be set by clearing TBEXT by software. determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
15:4	RESERVED15	R/W	0h	Reserved. Reads return 0 and writes have no effect
3	INT3	R/W	0h	INT3: Interrupt Flag 3. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
2	INT2	R/W	0h	INT2: Interrupt Flag 2. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
1	INT1	R/W	0h	INT1: Interrupt Flag 1. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
0	INT0	R/W	0h	INT0: Interrupt Flag 0. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0

5.21.2.28 RTI_RTIDWDCTRL Register

5.21.2.28.1 RTI_RTIDWDCTRL Register (Offset = 90h) [reset = 0h]

Digital Watchdog Control Enables the Digital Watchdog.

Return to [Summary Table](#)

Table 5-2214. Instance Table

Instance Name	Physical Address
RTI0	5218 0090h
RTI1	5218 1090h
RTI2	5218 2090h
RTI3	5218 3090h

Figure 5-1093. RTI_RTIDWDCTRL Name Register

31	30	29	28	27	26	25	24
DWDCTRL							
R/W							
0h							
23	22	21	20	19	18	17	16
DWDCTRL							
R/W							
0h							
15	14	13	12	11	10	9	8
DWDCTRL							
R/W							
0h							
7	6	5	4	3	2	1	0
DWDCTRL							
R/W							
0h							

Table 5-2215. RTI_RTIDWDCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DWDCTRL	R/W	0h	<p>DWDCTRL: Digital Watchdog Control.</p> <p>User and privilege mode [read]: 0x5312ACED = DWD counter is disabled. This is the default value. 0xA98559DA = DWD counter is enabled Any other value = DWD counter state is unchanged [enabled or disabled]</p> <p>Privilege mode [write]: 0xA98559DA = DWD counter is enabled Any other value = State of DWD counter is unchanged [stays enabled or disabled]</p> <p>Note: One-Write Functionality of DWDCTRL Register The RTIDWDCTRL register implements a one-write functionality, such that the application cannot write to this register more than once. Writing the default value will not enable the watchdog as described above. Writing the enable value will start the watchdog counters. A write to RTIDWDCTRL will only be enabled after a system reset again.</p>

5.21.2.29 RTI_RTIDWDPRLD Register

5.21.2.29.1 RTI_RTIDWDPRLD Register (Offset = 94h) [reset = 0h]

Digital Watchdog Preload sets the expiration time of the Digital Watchdog.

Return to [Summary Table](#)

Table 5-2216. Instance Table

Instance Name	Physical Address
RTI0	5218 0094h
RTI1	5218 1094h
RTI2	5218 2094h
RTI3	5218 3094h

Figure 5-1094. RTI_RTIDWDPRLD Name Register

31	30	29	28	27	26	25	24
RESERVED17							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED17							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED17				DWDPRLD			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DWDPRLD							
R/W							
0h							

Table 5-2217. RTI_RTIDWDPRLD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED17	R/W	0h	Reserved. Reads return 0 and writes have no effect
11:0	DWDPRLD	R/W	0h	DWDPRLD: Digital Watchdog Preload Value. User and privilege mode [read]: A read from this register in any CPU mode returns the current preload value. Privilege mode [write]: If the DWD is always enabled after reset is released: The DWD starts counting down from the reset value of the counter, that is, 0x002DFFFF. The application can configure the DWD preload register any time before this down counter expires. When the application services the DWD, the preload register contents are copied left-justified into the DWD down counter and it starts counting down from that value. If the DWD is implemented such that the down counter is enabled by software: The DWD preload register can be configured only when the DWD is disabled. Therefore, the application can only configure the DWD preload register before it enables the DWD down counter. The expiration time of the DWD Down Counter can be determined with following equation: $t_{exp} = [RTIDWDPRLD+1] \times 2^{13} / RTICK1$ where: RTIDWDPRLD = 0...4095

5.21.2.30 RTI_RTIWDSTATUS Register

5.21.2.30.1 RTI_RTIWDSTATUS Register (Offset = 98h) [reset = 0h]

Watchdog Status reflects the status of Analog and Digital Watchdog.

Return to [Summary Table](#)

Table 5-2218. Instance Table

Instance Name	Physical Address
RTI0	5218 0098h
RTI1	5218 1098h
RTI2	5218 2098h
RTI3	5218 3098h

Figure 5-1095. RTI_RTIWDSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED18							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED18							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED18							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED18		DWWD_ST	ENDTIMEVIOL	STARTTIMEVIOL	KEYST	DWDST	AWDST
R/W		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 5-2219. RTI_RTIWDSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED18	R/W	0h	Reserved. Reads return 0 and writes have no effect
5	DWWD_ST	R/W	0h	DWWD ST: Windowed Watchdog Status. This bit denotes whether the time-window defined by the windowed watchdog configuration has been violated, or if a wrong key or key sequence was written to service the watchdog. User and privilege mode [read]: 0 = no time-window violation has occurred. 1 = a time-window violation has occurred. The watchdog will generate either a system reset or a non-maskable interrupt to the CPU in this case. Privilege mode [write]: 0 = leaves the current value unchanged. 1 = clears the bit to 0. This will also clear all other status flags in the RTIWDSTATUS register except for the AWD ST flag. Clearing of the status flags will deassert the non-maskable interrupt generated due to violation of the DWWD.

Table 5-2219. RTI_RTIVDSTATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	ENDTIMEVIOL	R/W	0h	<p>END TIME VIOL: Windowed Watchdog End Time Violation Status. This bit denotes whether the end-time defined by the windowed watchdog configuration has been violated. This bit is effectively a copy of the DWD ST status flag.</p> <p>User and privilege mode [read]: 0 = no end-time window violation has occurred. 1 = the end-time defined by the windowed watchdog configuration has been violated.</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged. 1 = clears the bit to 0.</p>
3	STARTTIMEVIOL	R/W	0h	<p>START TIME VIOL: Windowed Watchdog Start Time Violation Status. This bit denotes whether the start-time defined by the windowed watchdog configuration has been violated. This indicates that the WWD was serviced before the service window was opened.</p> <p>User and privilege mode [read]: 0 = no start-time window violation has occurred. 1 = the start-time defined by the windowed watchdog configuration has been violated.</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged. 1 = clears the bit to 0.</p>
2	KEYST	R/W	0h	<p>KEYST: Watchdog KeyStatus. This bit denotes a reset generated by a wrong key or a wrong key-sequence written to the RTIWDKEY register.</p> <p>User and privilege mode [read]: 0 = no wrong key or key-sequence written 1 = wrong key or key-sequence written to RTIWDKEY register</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged 1 = clears the bit to 0</p>
1	DWDST	R/W	0h	<p>DWDST: Digital Watchdog Status. This bit is effectively a copy of the END TIME VIOL status flag and is maintained for compatibility reasons.</p> <p>User and privilege mode [read]: 0 = DWD timeout period not expired 1 = DWD timeout period has expired</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged 1 = clears the bit to 0</p>
0	AWDST	R/W	0h	<p>AWDST: Analog Watchdog Status. User and privilege mode [read]: 0 = AWD pin 0 > 1 threshold not exceeded 1 = AWD pin 0 > 1 threshold exceeded</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged 1 = clears the bit to 0</p>

5.21.2.31 RTI_RTIWDKEY Register

5.21.2.31.1 RTI_RTIWDKEY Register (Offset = 9Ch) [reset = 0h]

Watchdog Key correct written key values discharge the external capacitor.

Return to [Summary Table](#)

Table 5-2220. Instance Table

Instance Name	Physical Address
RTI0	5218 009Ch
RTI1	5218 109Ch
RTI2	5218 209Ch
RTI3	5218 309Ch

Figure 5-1096. RTI_RTIWDKEY Name Register

31	30	29	28	27	26	25	24
RESERVED19							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED19							
R/W							
0h							
15	14	13	12	11	10	9	8
WDKEY							
R/W							
0h							
7	6	5	4	3	2	1	0
WDKEY							
R/W							
0h							

Table 5-2221. RTI_RTIWDKEY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED19	R/W	0h	Reserved. Reads return 0 and writes have no effect
15:0	WDKEY	R/W	0h	WDKEY: Watchdog Key. User and privilege mode reads are indeterminate. Privilege mode [write]: A write of 0xE51A followed by 0xA35C in two separate write operations defines the Key Sequence and discharges the watchdog capacitor. This also causes the upper 12 bits of the DWD down counter to be reloaded with the contents of the DWD preload register and the lower 13 bits to become all 1s. Writing any other value causes a digital watchdog reset, as shown in Table 1-3. Note: Register write access time precaution The user has to take into account that the write to the register takes 3 VCLK cycle. This needs to be considered for the AWD/DWD expiration calculation.

5.21.2.32 RTI_RTIDWDCNTR Register

5.21.2.32.1 RTI_RTIDWDCNTR Register (Offset = A0h) [reset = 0h]

Digital Watchdog Down Counter current value of DWD down counter.

Return to [Summary Table](#)

Table 5-2222. Instance Table

Instance Name	Physical Address
RTI0	5218 00A0h
RTI1	5218 10A0h
RTI2	5218 20A0h
RTI3	5218 30A0h

Figure 5-1097. RTI_RTIDWDCNTR Name Register

31	30	29	28	27	26	25	24
RESERVED20							DWDCNTR
R/W							R/W
0h							0h
23	22	21	20	19	18	17	16
DWDCNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
DWDCNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
DWDCNTR							
R/W							
0h							

Table 5-2223. RTI_RTIDWDCNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED20	R/W	0h	Reserved. Reads return 0 and writes have no effect
24:0	DWDCNTR	R/W	0h	DWDCNTR: Digital Watchdog Down Counter. The value of the DWDCNTR after a system reset is 0x002D_FFFF. When the DWD is enabled and the DWD counter starts counting down from this value with an RTICK1 time base of 3MHz, a watchdog reset will be generated in 1 second. User and privilege mode [read]: Reads return the current counter value. Privilege mode [write]: Writes dont have an effect.

5.21.2.33 RTI_RTIWDRXNCTRL Register

5.21.2.33.1 RTI_RTIWDRXNCTRL Register (Offset = A4h) [reset = 0h]

Windowed Watchdog Reaction Control configures the windowed watchdog to either generate a non-maskable interrupt to the CPU or to generate a system reset.

Return to [Summary Table](#)

Table 5-2224. Instance Table

Instance Name	Physical Address
RTI0	5218 00A4h
RTI1	5218 10A4h
RTI2	5218 20A4h
RTI3	5218 30A4h

Figure 5-1098. RTI_RTIWDRXNCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED21							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED21							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED21							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED21				WWDRXN			
R/W				R/W			
0h				0h			

Table 5-2225. RTI_RTIWDRXNCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED21	R/W	0h	Reserved. Reads return 0 and writes have no effect

Table 5-2225. RTI_RTIIWDRXNCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	WWDRXN	R/W	0h	<p>WWDRXN: Digital Windowed Watchdog Reaction.</p> <p>User and privilege mode [read], privileged mode [write]:</p> <p>0x5 = This is the default value. The windowed watchdog will cause a reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all.</p> <p>0xA = The windowed watchdog will generate a non-maskable interrupt to the CPU if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all.</p> <p>Writing any other value will cause a system reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all.</p> <p>Note: Configuration of DWWD Reaction</p> <p>The DWWD reaction can be selected by the application even when the DWWD counter is already enabled.</p> <p>If a change to the WWDRXN is made before the watchdog service window is opened, then the change in the configuration takes effect immediately.</p> <p>If a change to the WWDRXN is made when the watchdog service window is already open, then the change in configuration takes effect only after the watchdog is serviced.</p>

5.21.2.34 RTI_RTIWDSIZECTRL Register

5.21.2.34.1 RTI_RTIWDSIZECTRL Register (Offset = A8h) [reset = 0h]

Windowed Watchdog Size Control configures the size of the window for the digital windowed watchdog.

Return to [Summary Table](#)

Table 5-2226. Instance Table

Instance Name	Physical Address
RTI0	5218 00A8h
RTI1	5218 10A8h
RTI2	5218 20A8h
RTI3	5218 30A8h

Figure 5-1099. RTI_RTIWDSIZECTRL Name Register

31	30	29	28	27	26	25	24
WWDSIZE							
R/W							
0h							
23	22	21	20	19	18	17	16
WWDSIZE							
R/W							
0h							
15	14	13	12	11	10	9	8
WWDSIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
WWDSIZE							
R/W							
0h							

Table 5-2227. RTI_RTIIWWSIZECTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	WWDSIZE	R/W	0h	<p>WWDSIZE: Digital Windowed Watchdog Window Size. User and privilege mode [read], privileged mode [write]: Value written to WWDSIZE Window Size</p> <p>0x00000005 100% [Functionality same as the time-out digital watchdog.]</p> <p>0x00000050 50%</p> <p>0x00000500 25%</p> <p>0x00005000 12.5%</p> <p>0x00050000 6.25%</p> <p>0x00500000 3.125%</p> <p>Any other value 3.125%</p> <p>Note: Incorrect value being written to watchdog window size control register</p> <p>If an incorrect value is written to the WWDSIZE field, or if a system disturbance causes the WWDSIZE field to have a value other than 0x5, 0x50, 0x500, 0x5000, 0x50000, or 0x500000, then the window size will be configured to be 3.125%. This increases the chances of getting a reset due to the windowed watchdog, which enables the system to handle the cause for the incorrect configuration.</p> <p>Note: Configuration of DWWD Window Size</p> <p>The DWWD window size can be selected by the application even when the DWWD counter is already enabled.</p> <p>If a change to the WWDSIZE is made before the watchdog service window is opened, then the change in the configuration takes effect immediately.</p> <p>If a change to the WWDSIZE is made when the watchdog service window is already open, then</p>

5.21.2.35 RTI_RTIINTCLREENABLE Register

5.21.2.35.1 RTI_RTIINTCLREENABLE Register (Offset = ACh) [reset = 0h]

RTI Compare Interrupt Clear Enable enable the auto clear functionality for each of the compare interrupts.

Return to [Summary Table](#)

Table 5-2228. Instance Table

Instance Name	Physical Address
RTI0	5218 00ACh
RTI1	5218 10ACh
RTI2	5218 20ACh
RTI3	5218 30ACh

Figure 5-1100. RTI_RTIINTCLREENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED25				INTCLREENABLE3			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED24				INTCLREENABLE2			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED23				INTCLREENABLE1			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED22				INTCLREENABLE0			
R/W				R/W			
0h				0h			

Table 5-2229. RTI_RTIINTCLREENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED25	R/W	0h	Reserved. Reads return 0 and writes have no effect
27:24	INTCLREENABLE3	R/W	0h	INTCLREENABLE3. Enables the auto-clear functionality on the compare 3 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 3 interrupt is disabled. Any other value = Auto-clear for compare 3 interrupt is enabled. Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 3 interrupt. Any other value = Enables the auto-clear functionality on the compare 3 interrupt.
23:20	RESERVED24	R/W	0h	Reserved. Reads return 0 and writes have no effect

Table 5-2229. RTI_RTINTCLRENABLE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
19:16	INTCLRENABLE2	R/W	0h	<p>INTCLRENABLE2.</p> <p>Enables the auto-clear functionality on the compare 2 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 2 interrupt is disabled. Any other value = Auto-clear for compare 2 interrupt is enabled.</p> <p>Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 2 interrupt. Any other value = Enables the auto-clear functionality on the compare 2 interrupt.</p>
15:12	RESERVED23	R/W	0h	<p>Reserved.</p> <p>Reads return 0 and writes have no effect</p>
11:8	INTCLRENABLE1	R/W	0h	<p>INTCLRENABLE1.</p> <p>Enables the auto-clear functionality on the compare 1 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 1 interrupt is disabled. Any other value = Auto-clear for compare 1 interrupt is enabled.</p> <p>Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 1 interrupt. Any other value = Enables the auto-clear functionality on the compare 1 interrupt.</p>
7:4	RESERVED22	R/W	0h	<p>Reserved.</p> <p>Reads return 0 and writes have no effect</p>
3:0	INTCLRENABLE0	R/W	0h	<p>INTCLRENABLE0.</p> <p>Enables the auto-clear functionality on the compare 0 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 0 interrupt is disabled. Any other value = Auto-clear for compare 0 interrupt is enabled.</p> <p>Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 0 interrupt. Any other value = Enables the auto-clear functionality on the compare 0 interrupt.</p>

5.21.2.36 RTI_RTICOMP0CLR Register

5.21.2.36.1 RTI_RTICOMP0CLR Register (Offset = B0h) [reset = 0h]

Compare 0 Clear compare value to be compared with the counter to clear the compare0 interrupt line.

Return to [Summary Table](#)

Table 5-2230. Instance Table

Instance Name	Physical Address
RTI0	5218 00B0h
RTI1	5218 10B0h
RTI2	5218 20B0h
RTI3	5218 30B0h

Figure 5-1101. RTI_RTICOMP0CLR Name Register

31	30	29	28	27	26	25	24
COMP0CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP0CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP0CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP0CLR							
R/W							
0h							

Table 5-2231. RTI_RTICOMP0CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP0CLR	R/W	0h	<p>COMP0CLR: Compare 0 Clear.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the compare 0 interrupt or DMA request line is cleared.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.21.2.37 RTI_RTICOMP1CLR Register
5.21.2.37.1 RTI_RTICOMP1CLR Register (Offset = B4h) [reset = 0h]

Compare 1 Clear compare value to be compared with the counter to clear the compare1 interrupt line.

Return to [Summary Table](#)

Table 5-2232. Instance Table

Instance Name	Physical Address
RTI0	5218 00B4h
RTI1	5218 10B4h
RTI2	5218 20B4h
RTI3	5218 30B4h

Figure 5-1102. RTI_RTICOMP1CLR Name Register

31	30	29	28	27	26	25	24
COMP1CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP1CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP1CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP1CLR							
R/W							
0h							

Table 5-2233. RTI_RTICOMP1CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP1CLR	R/W	0h	COMP1CLR: Compare 1 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 1 interrupt or DMA request line is cleared. User and privilege mode [read]: current compare value Privilege mode [write]: update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.

5.21.2.38 RTI_RTICOMP2CLR Register

5.21.2.38.1 RTI_RTICOMP2CLR Register (Offset = B8h) [reset = 0h]

Compare 2 Clear compare value to be compared with the counter to clear the compare2 interrupt line.

Return to [Summary Table](#)

Table 5-2234. Instance Table

Instance Name	Physical Address
RTI0	5218 00B8h
RTI1	5218 10B8h
RTI2	5218 20B8h
RTI3	5218 30B8h

Figure 5-1103. RTI_RTICOMP2CLR Name Register

31	30	29	28	27	26	25	24
COMP2CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP2CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP2CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP2CLR							
R/W							
0h							

Table 5-2235. RTI_RTICOMP2CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP2CLR	R/W	0h	<p>COMP2CLR: Compare 2 Clear.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 2 interrupt or DMA request line is cleared.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.21.2.39 RTI_RTICOMP3CLR Register

5.21.2.39.1 RTI_RTICOMP3CLR Register (Offset = BCh) [reset = 0h]

Compare 3 Clear compare value to be compared with the counter to clear the compare3 interrupt line.

Return to [Summary Table](#)

Table 5-2236. Instance Table

Instance Name	Physical Address
RTI0	5218 00BCh
RTI1	5218 10BCh
RTI2	5218 20BCh
RTI3	5218 30BCh

Figure 5-1104. RTI_RTICOMP3CLR Name Register

31	30	29	28	27	26	25	24
COMP3CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP3CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP3CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP3CLR							
R/W							
0h							

Table 5-2237. RTI_RTICOMP3CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP3CLR	R/W	0h	COMP3CLR: Compare 3 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 3 interrupt or DMA request line is cleared. User and privilege mode [read]: current compare value Privilege mode [write]: update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.

5.22 WDT

WDT

5.22.1 WDT Summaries

WDT Summaries

Table 5-2238. WDT Registers, Base Address=5210 0000h, Length=256

Offset	Length	Register Name	WDT0 Physical Address	WDT1 Physical Address
0h	32	WDT_RTIGCTRL	5210 0000h	5210 1000h
4h	32	WDT_RTITBCTRL	5210 0004h	5210 1004h
8h	32	WDT_RTICAPCTRL	5210 0008h	5210 1008h
Ch	32	WDT_RTICOMPCTRL	5210 000Ch	5210 100Ch
10h	32	WDT_RTIFRC0	5210 0010h	5210 1010h
14h	32	WDT_RTIUC0	5210 0014h	5210 1014h
18h	32	WDT_RTICPUC0	5210 0018h	5210 1018h
20h	32	WDT_RTICAFRC0	5210 0020h	5210 1020h
24h	32	WDT_RTICAUC0	5210 0024h	5210 1024h
30h	32	WDT_RTIFRC1	5210 0030h	5210 1030h
34h	32	WDT_RTIUC1	5210 0034h	5210 1034h
38h	32	WDT_RTICPUC1	5210 0038h	5210 1038h
40h	32	WDT_RTICAFRC1	5210 0040h	5210 1040h
44h	32	WDT_RTICAUC1	5210 0044h	5210 1044h
50h	32	WDT_RTICOMP0	5210 0050h	5210 1050h
54h	32	WDT_RTIUDCP0	5210 0054h	5210 1054h
58h	32	WDT_RTICOMP1	5210 0058h	5210 1058h
5Ch	32	WDT_RTIUDCP1	5210 005Ch	5210 105Ch
60h	32	WDT_RTICOMP2	5210 0060h	5210 1060h
64h	32	WDT_RTIUDCP2	5210 0064h	5210 1064h
68h	32	WDT_RTICOMP3	5210 0068h	5210 1068h
6Ch	32	WDT_RTIUDCP3	5210 006Ch	5210 106Ch
70h	32	WDT_RTITBLCOMP	5210 0070h	5210 1070h
74h	32	WDT_RTITBHCOMP	5210 0074h	5210 1074h
80h	32	WDT_RTISSETINT	5210 0080h	5210 1080h
84h	32	WDT_RTICLEARINT	5210 0084h	5210 1084h
88h	32	WDT_RTIINTFLAG	5210 0088h	5210 1088h
90h	32	WDT_RTIDWDCTRL	5210 0090h	5210 1090h
94h	32	WDT_RTIDWDPRLD	5210 0094h	5210 1094h
98h	32	WDT_RTIWDSTATUS	5210 0098h	5210 1098h
9Ch	32	WDT_RTIWDKEY	5210 009Ch	5210 109Ch
A0h	32	WDT_RTIDWDCNTR	5210 00A0h	5210 10A0h
A4h	32	WDT_RTIWWDRXNCTRL	5210 00A4h	5210 10A4h
A8h	32	WDT_RTIWWDSIZECTRL	5210 00A8h	5210 10A8h
ACH	32	WDT_RTIINTCLREENABLE	5210 00ACh	5210 10ACh
B0h	32	WDT_RTICOMP0CLR	5210 00B0h	5210 10B0h
B4h	32	WDT_RTICOMP1CLR	5210 00B4h	5210 10B4h
B8h	32	WDT_RTICOMP2CLR	5210 00B8h	5210 10B8h
BCh	32	WDT_RTICOMP3CLR	5210 00BCh	5210 10BCh

5.22.2 WDT Registers

WDT Registers

5.22.2.1 WDT_RTIGCTRL Register

5.22.2.1.1 WDT_RTIGCTRL Register (Offset = 0h) [reset = 0h]

Global Control Register starts / stops the counters .

Return to [Summary Table](#)

Table 5-2239. Instance Table

Instance Name	Physical Address
WDT0	5210 0000h
WDT1	5210 1000h

Figure 5-1105. WDT_RTIGCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED2				NTUSEL			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
COS	RESERVED1						
R/W	R/W						
0h	0h						
7	6	5	4	3	2	1	0
RESERVED1						CNT1EN	CNT0EN
R/W						R/W	R/W
0h						0h	0h

Table 5-2240. WDT_RTIGCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED2	R/W	0h	Reserved. Reads return 0 and writes have no effect
19:16	NTUSEL	R/W	0h	NTUSEL: Select NTU signal. These bits determine which NTU input signal is used as external timebase. There are up to four inputs supported with four valid selection combinations. Any invalid selection value written to the NTUSEL bit-field will result in a TIED LOW being used as the NTU signal. The NTU signal will also be TIED LOW in case of a single-bit flip as it will result in an invalid combination of NTUSEL. User and privilege mode [read]: 0000= NTU0 0101= NTU1 1010= NTU2 1111= NTU3 other = tied to 0 Privilege mode [write]: 0000= NTU0 0101= NTU1 1010= NTU2 1111= NTU3 other = tied to 0

Table 5-2240. WDT_RTIGCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15	COS	R/W	0h	<p>COS: Continue On Suspend. This bit determines if both counters are stopped when the device goes into debug mode or if they continue counting.</p> <p>User and privilege mode [read]: 0 = counters are stopped while in debug mode 1 = counters are running while in debug mode</p> <p>Privilege mode [write]: 0 = stop counters in debug mode 1 = continue counting in debug mode</p>
14:2	RESERVED1	R/W	0h	<p>Reserved. Reads return 0 and writes have no effect</p>
1	CNT1EN	R/W	0h	<p>CNT1EN: Counter 1 Enable. The CNT1EN bit starts and stops the operation of counter block 1 [UC1 and FRC1].</p> <p>User and privilege mode [read]: 0 = counters are stopped 1 = counters are running</p> <p>Privilege mode [write]: 0 = stop counters 1 = start counters</p> <p>Gives the absolute 32 bit destination address [physical].</p>
0	CNT0EN	R/W	0h	<p>CNT0EN: Counter 0 Enable. The CNT0EN bit starts and stops the operation of counter block 0 [UC0 and FRC0].</p> <p>User and privilege mode [read]: 0 = counters are stopped 1 = counters are running</p> <p>Privilege mode [write]: 0 = stop counters 1 = start counters</p> <p>Gives the absolute 32 bits source address [physical].</p>

5.22.2.2 WDT_RTITBCTRL Register

5.22.2.2.1 WDT_RTITBCTRL Register (Offset = 4h) [reset = 0h]

Timebase Control selection which source triggers free running counter 0 .

Return to [Summary Table](#)

Table 5-2241. Instance Table

Instance Name	Physical Address
WDT0	5210 0004h
WDT1	5210 1004h

Figure 5-1106. WDT_RTITBCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED3							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED3							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED3							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED3						INC	TBEXT
R/W						R/W	R/W
0h						0h	0h

Table 5-2242. WDT_RTITBCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED3	R/W	0h	Reserved
1	INC	R/W	0h	<p>INC: Increment Free Running Counter 0.</p> <p>This bit determines whether the Free Running Counter 0 is automatically incremented if a failing clock on the NTUx signal is detected.</p> <p>User and privilege mode [read]:</p> <p>0 = FRC0 will not be incremented</p> <p>1 = FRC0 will be incremented</p> <p>Privilege mode [write]:</p> <p>0 = Do not increment FRC0 on failing external clock</p> <p>1 = Increment FRC0 on failing external clock</p>

Table 5-2242. WDT_RTITBCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TBEXT	R/W	0h	<p>TBEXT: Timebase External.</p> <p>The Timebase External bit selects whether the Free Running Counter 0 is clocked by the internal Up Counter 0 or from the external signal NTUx. Since setting the TBEXT bit to 1 resets Up Counter 0, Free Running Counter 0 will not be incremented in this occurrence. The only source which is able to increment Free Running Counter 0 is NTUx.</p> <p>When the Timebase Supervisor circuit detects a missing clockedge, then the TBEXT bit is reset.</p> <p>The selection if the external signal should be used, can only be done by software.</p> <p>User and privilege mode [read]: 0 = UC0 clocks FRC0 1 = NTUx clocks FRC0</p> <p>Privilege mode [write]: 0 = MUX is switched to internal UC0 clocking scheme 1 = MUX is switched to external NTUx clocking scheme</p>

5.22.2.3 WDT_RTICAPCTRL Register

5.22.2.3.1 WDT_RTICAPCTRL Register (Offset = 8h) [reset = 0h]

Capture Control controls the capture source for the counters.

Return to [Summary Table](#)

Table 5-2243. Instance Table

Instance Name	Physical Address
WDT0	5210 0008h
WDT1	5210 1008h

Figure 5-1107. WDT_RTICAPCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED4							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED4							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED4							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED4						CAPCNTR1	CAPCNTR0
R/W						R/W	R/W
0h						0h	0h

Table 5-2244. WDT_RTICAPCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED4	R/W	0h	Reserved. Reads return 0 and writes have no effect
1	CAPCNTR1	R/W	0h	CAPCNTR1: Capture Counter 1. This bit determines, which external interrupt source triggers a capture event of both UC1 and FRC1. User and privilege mode [read]: 0 = capture event is triggered by Capture Event Source 0 1 = capture event is triggered by Capture Event Source 1 Privilege mode [write]: 0 = enable capture event triggered by Capture Event Source 0 1 = enable capture event triggered by Capture Event Source 1
0	CAPCNTR0	R/W	0h	CAPCNTR0: Capture Counter 0. This bit determines, which external interrupt source triggers a capture event of both UC0 and FRC0. User and privilege mode [read]: 0 = capture event is triggered by Capture Event Source 0 1 = capture event is triggered by Capture Event Source 1 Privilege mode [write]: 0 = enable capture event triggered by Capture Event Source 0 1 = enable capture event triggered by Capture Event Source 1 11 indexed 10 reserved 01 post-increment 00 constant

5.22.2.4 WDT_RTICOMPCTRL Register

5.22.2.4.1 WDT_RTICOMPCTRL Register (Offset = Ch) [reset = 0h]

Compare Control controls the source for the compare registers.

Return to [Summary Table](#)

Table 5-2245. Instance Table

Instance Name	Physical Address
WDT0	5210 000Ch
WDT1	5210 100Ch

Figure 5-1108. WDT_RTICOMPCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED8							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED8							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED8			COMP3SEL	RESERVED7			COMP2SEL
R/W			R/W	R/W			R/W
0h			0h	0h			0h
7	6	5	4	3	2	1	0
RESERVED6			COMP1SEL	RESERVED5			COMP0SEL
R/W			R/W	R/W			R/W
0h			0h	0h			0h

Table 5-2246. WDT_RTICOMPCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED8	R/W	0h	Reserved. Reads return 0 and writes have no effect
12	COMP3SEL	R/W	0h	COMPSEL3: Compare Select 3. This bit determines the counter with which the compare value hold in compare register 3 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1
11:9	RESERVED7	R/W	0h	Reserved. Reads return 0 and writes have no effect
8	COMP2SEL	R/W	0h	COMPSEL2: Compare Select 2. This bit determines the counter with which the compare value hold in compare register 2 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1
7:5	RESERVED6	R/W	0h	Reserved. Reads return 0 and writes have no effect

Table 5-2246. WDT_RTICOMPCTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	COMP1SEL	R/W	0h	COMPSEL1: Compare Select 1. This bit determines the counter with which the compare value hold in compare register 1 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1
3:1	RESERVED5	R/W	0h	Reserved. Reads return 0 and writes have no effect
0	COMP0SEL	R/W	0h	COMPSEL0: Compare Select 0. This bit determines the counter with which the compare value hold in compare register 0 is compared. User and privilege mode [read]: 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode [write]: 0 = enable compare with FRC 0 1 = enable compare with FRC 1

5.22.2.5 WDT_RTIFRC0 Register

5.22.2.5.1 WDT_RTIFRC0 Register (Offset = 10h) [reset = 0h]

Free Running Counter 0 current value of free running counter 0

Return to [Summary Table](#)

Table 5-2247. Instance Table

Instance Name	Physical Address
WDT0	5210 0010h
WDT1	5210 1010h

Figure 5-1109. WDT_RTIFRC0 Name Register

31	30	29	28	27	26	25	24
FRC0							
R/W							
0h							
23	22	21	20	19	18	17	16
FRC0							
R/W							
0h							
15	14	13	12	11	10	9	8
FRC0							
R/W							
0h							
7	6	5	4	3	2	1	0
FRC0							
R/W							
0h							

Table 5-2248. WDT_RTIFRC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FRC0	R/W	0h	FRC0: Free Running Counter 0. This registers holds the current value of the Free Running Counter 0 and will be updated continuously. User and privilege mode [read]: current value of the counter Privilege mode [write]: The counter can be preset by Writing to this register. The counter increments then from this written value upwards. Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC0 and RTIFRC0.

5.22.2.6 WDT_RTIUC0 Register

5.22.2.6.1 WDT_RTIUC0 Register (Offset = 14h) [reset = 0h]

Up Counter 0 current value of prescale counter 0

Return to [Summary Table](#)

Table 5-2249. Instance Table

Instance Name	Physical Address
WDT0	5210 0014h
WDT1	5210 1014h

Figure 5-1110. WDT_RTIUC0 Name Register

31	30	29	28	27	26	25	24
UC0							
R/W							
0h							
23	22	21	20	19	18	17	16
UC0							
R/W							
0h							
15	14	13	12	11	10	9	8
UC0							
R/W							
0h							
7	6	5	4	3	2	1	0
UC0							
R/W							
0h							

Table 5-2250. WDT_RTIUC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UC0	R/W	0h	<p>UC0: Up Counter 0.</p> <p>This registers holds the current value of the Up Counter 0 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 0. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 0 and Free Running Counter 0.</p> <p>User and privilege mode [read]: value of the counter when the Free Running Counter 0 was read Privilege mode [write]: the counter can be preset by Writing to this register. The counter increments then from this written value upwards.</p> <p>Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC0 and RTIFRC0.</p> <p>Note: Preset value concern If the preset value is bigger than the compare value stored in register RTICPUC0 then it can take a long time until a compare matches, since RTIUC0 has to count up until it overflows.</p>

5.22.2.7 WDT_RTICPUC0 Register

5.22.2.7.1 WDT_RTICPUC0 Register (Offset = 18h) [reset = 0h]

Compare Up Counter 0 compare value compared with prescale counter 0

Return to [Summary Table](#)

Table 5-2251. Instance Table

Instance Name	Physical Address
WDT0	5210 0018h
WDT1	5210 1018h

Figure 5-1111. WDT_RTICPUC0 Name Register

31	30	29	28	27	26	25	24
CPUC0							
R/W							
0h							
23	22	21	20	19	18	17	16
CPUC0							
R/W							
0h							
15	14	13	12	11	10	9	8
CPUC0							
R/W							
0h							
7	6	5	4	3	2	1	0
CPUC0							
R/W							
0h							

Table 5-2252. WDT_RTICPUC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CPUC0	R/W	0h	This registers holds the compare value, which is compared with the Up Counter 0. When the compare matches, Free Running counter 0 is incremented. The Up Counter is set to zero when the counter value matches the CPUC0 value. The value set in this prescales the RTI clock. If CPUC0 = 0:then, frequency = RTICLK/ [2^32] If CPUC0 0:then , frequency = RTICLK/[CPUC0 + 1] User and privilege mode [read]: current compare value Privilege mode [write when TBEXT = 0]: the compare value is updated Privilege mode [write when TBEXT = 1]: the compare value is not changed

5.22.2.8 WDT_RTICAFRC0 Register

5.22.2.8.1 WDT_RTICAFRC0 Register (Offset = 20h) [reset = 0h]

Capture Free Running Counter 0 current value of free running counter 0 on external event.

Return to [Summary Table](#)

Table 5-2253. Instance Table

Instance Name	Physical Address
WDT0	5210 0020h
WDT1	5210 1020h

Figure 5-1112. WDT_RTICAFRC0 Name Register

31	30	29	28	27	26	25	24
CAFRC0							
R/W							
0h							
23	22	21	20	19	18	17	16
CAFRC0							
R/W							
0h							
15	14	13	12	11	10	9	8
CAFRC0							
R/W							
0h							
7	6	5	4	3	2	1	0
CAFRC0							
R/W							
0h							

Table 5-2254. WDT_RTICAFRC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAFRC0	R/W	0h	CAFRC0: Capture Free Running Counter 0. This registers captures the current value of the Free Running Counter 0 when a event occurs, controlled by the external capture control block. User and privilege mode [read]: value of Free Running Counter 0 on a capture event

5.22.2.9 WDT_RTICAUC0 Register

5.22.2.9.1 WDT_RTICAUC0 Register (Offset = 24h) [reset = 0h]

Capture Up Counter 0 current value of prescale counter 0 on external event.

Return to [Summary Table](#)

Table 5-2255. Instance Table

Instance Name	Physical Address
WDT0	5210 0024h
WDT1	5210 1024h

Figure 5-1113. WDT_RTICAUC0 Name Register

31	30	29	28	27	26	25	24
CAUC0							
R/W							
0h							
23	22	21	20	19	18	17	16
CAUC0							
R/W							
0h							
15	14	13	12	11	10	9	8
CAUC0							
R/W							
0h							
7	6	5	4	3	2	1	0
CAUC0							
R/W							
0h							

Table 5-2256. WDT_RTICAUC0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAUC0	R/W	0h	<p>CAUC0: Capture Up Counter 0.</p> <p>This registers captures the current value of the Up Counter 0 when a event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 0 and Free Running Counter 0. So the RTICAFRC0 register has to be read first, before the RTICAUC0 register is read. This sequence ensures that the value of the RTICAUC0 register is the corresponding value to the RTICAFRC0 register, even if another capture event happens in between the two reads.</p> <p>User and privilege mode [read]: value of Up Counter 0 on a capture event</p>

5.22.2.10 WDT_RTIFRC1 Register

5.22.2.10.1 WDT_RTIFRC1 Register (Offset = 30h) [reset = 0h]

Free Running Counter 1 current value of free running counter 1

Return to [Summary Table](#)

Table 5-2257. Instance Table

Instance Name	Physical Address
WDT0	5210 0030h
WDT1	5210 1030h

Figure 5-1114. WDT_RTIFRC1 Name Register

31	30	29	28	27	26	25	24
FRC1							
R/W							
0h							
23	22	21	20	19	18	17	16
FRC1							
R/W							
0h							
15	14	13	12	11	10	9	8
FRC1							
R/W							
0h							
7	6	5	4	3	2	1	0
FRC1							
R/W							
0h							

Table 5-2258. WDT_RTIFRC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	FRC1	R/W	0h	<p>FRC1: Free Running Counter 1. This registers holds the current value of the Free Running Counter 1 and will be updated continuously. User and privilege mode [read]: current value of the counter Privilege mode [write]: The counter can be preset by Writing to this register. The counter increments then from this written value upwards. Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC1 and RTIFRC1.</p>

5.22.2.11 WDT_RTIUC1 Register

5.22.2.11.1 WDT_RTIUC1 Register (Offset = 34h) [reset = 0h]

Up Counter 1 current value of prescale counter 1

Return to [Summary Table](#)

Table 5-2259. Instance Table

Instance Name	Physical Address
WDT0	5210 0034h
WDT1	5210 1034h

Figure 5-1115. WDT_RTIUC1 Name Register

31	30	29	28	27	26	25	24
UC1							
R/W							
0h							
23	22	21	20	19	18	17	16
UC1							
R/W							
0h							
15	14	13	12	11	10	9	8
UC1							
R/W							
0h							
7	6	5	4	3	2	1	0
UC1							
R/W							
0h							

Table 5-2260. WDT_RTIUC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UC1	R/W	0h	<p>UC1: Up Counter 1.</p> <p>This registers holds the current value of the Up Counter 1 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 1. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 1 and Free Running Counter 1.</p> <p>User and privilege mode [read]: value of the counter when the Free Running Counter 1 was read</p> <p>Privilege mode [write]: the counter can be preset by Writing to this register. The counter increments then from this written value upwards.</p> <p>Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC1 and RTIFRC1.</p> <p>Note: Preset value concern If the preset value is bigger than the compare value stored in register RTICPUC1 then it can take a long time until a compare matches, since RTIUC1 has to count up until it overflows.</p>

5.22.2.12 WDT_RTICPUC1 Register

5.22.2.12.1 WDT_RTICPUC1 Register (Offset = 38h) [reset = 0h]

Compare Up Counter 1 compare value compared with prescale counter 1

Return to [Summary Table](#)

Table 5-2261. Instance Table

Instance Name	Physical Address
WDT0	5210 0038h
WDT1	5210 1038h

Figure 5-1116. WDT_RTICPUC1 Name Register

31	30	29	28	27	26	25	24
CPUC1							
R/W							
0h							
23	22	21	20	19	18	17	16
CPUC1							
R/W							
0h							
15	14	13	12	11	10	9	8
CPUC1							
R/W							
0h							
7	6	5	4	3	2	1	0
CPUC1							
R/W							
0h							

Table 5-2262. WDT_RTICPUC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CPUC1	R/W	0h	<p>This registers holds the compare value, which is compared with the Up Counter 1. When the compare matches, Free Running Counter 1 is incremented. The Up Counter is set to zero when the counter value matches the CPUC1 value. The value set in this prescales the RTI clock.</p> <p>If CPUC1 = 0:then, frequency = RTICLK/ [2^32]</p> <p>If CPUC1 0:then , frequency = RTICLK/[CPUC1 + 1]</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write when TBEXT = 0]: the compare value is updated</p> <p>Privilege mode [write when TBEXT = 1]: the compare value is not changed</p>

5.22.2.13 WDT_RTICAFRC1 Register

5.22.2.13.1 WDT_RTICAFRC1 Register (Offset = 40h) [reset = 0h]

Capture Free Running Counter 1 current value of free running counter 1 on external event.

Return to [Summary Table](#)

Table 5-2263. Instance Table

Instance Name	Physical Address
WDT0	5210 0040h
WDT1	5210 1040h

Figure 5-1117. WDT_RTICAFRC1 Name Register

31	30	29	28	27	26	25	24
CAFRC1							
R/W							
0h							
23	22	21	20	19	18	17	16
CAFRC1							
R/W							
0h							
15	14	13	12	11	10	9	8
CAFRC1							
R/W							
0h							
7	6	5	4	3	2	1	0
CAFRC1							
R/W							
0h							

Table 5-2264. WDT_RTICAFRC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAFRC1	R/W	0h	CAFRC1: Capture Free Running Counter 1. This registers captures the current value of the Free Running Counter 1 when a event occurs, controlled by the external capture control block. User and privilege mode [read]: value of Free Running Counter 1 on a capture event

5.22.2.14 WDT_RTICAUC1 Register

5.22.2.14.1 WDT_RTICAUC1 Register (Offset = 44h) [reset = 0h]

Capture Up Counter 1 current value of prescale counter 1 on external event.

Return to [Summary Table](#)

Table 5-2265. Instance Table

Instance Name	Physical Address
WDT0	5210 0044h
WDT1	5210 1044h

Figure 5-1118. WDT_RTICAUC1 Name Register

31	30	29	28	27	26	25	24
CAUC1							
R/W							
0h							
23	22	21	20	19	18	17	16
CAUC1							
R/W							
0h							
15	14	13	12	11	10	9	8
CAUC1							
R/W							
0h							
7	6	5	4	3	2	1	0
CAUC1							
R/W							
0h							

Table 5-2266. WDT_RTICAUC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CAUC1	R/W	0h	CAUC1: Capture Up Counter 1. This registers captures the current value of the Up Counter 1 when a event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 1 and Free Running Counter 1. So the RTICAFRC1 register has to be read first, before the RTICAUC1 register is read. This sequence ensures that the value of the RTICAUC1 register is the corresponding value to the RTICAFRC1 register, even if another capture event happens in between the two reads. User and privilege mode [read]: value of Up Counter 1 on a capture event

5.22.2.15 WDT_RTICOMP0 Register
5.22.2.15.1 WDT_RTICOMP0 Register (Offset = 50h) [reset = 0h]

Compare 0 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2267. Instance Table

Instance Name	Physical Address
WDT0	5210 0050h
WDT1	5210 1050h

Figure 5-1119. WDT_RTICOMP0 Name Register

31	30	29	28	27	26	25	24
COMP0							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP0							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP0							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP0							
R/W							
0h							

Table 5-2268. WDT_RTICOMP0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP0	R/W	0h	COMP0: Compare 0. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode [read]: current compare value Privilege mode [write]: update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.

5.22.2.16 WDT_RTIUDCP0 Register

5.22.2.16.1 WDT_RTIUDCP0 Register (Offset = 54h) [reset = 0h]

Update Compare 0 value to be added to the compare register 0 value on compare match.

Return to [Summary Table](#)

Table 5-2269. Instance Table

Instance Name	Physical Address
WDT0	5210 0054h
WDT1	5210 1054h

Figure 5-1120. WDT_RTIUDCP0 Name Register

31	30	29	28	27	26	25	24
UDCP0							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP0							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP0							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP0							
R/W							
0h							

Table 5-2270. WDT_RTIUDCP0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP0	R/W	0h	UDCP0: Update Compare 0 Register. This registers holds a value, which is added to the value in the compare 0 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare 0 register on the next compare match Privilege mode [write]: new update value

5.22.2.17 WDT_RTICOMP1 Register
5.22.2.17.1 WDT_RTICOMP1 Register (Offset = 58h) [reset = 0h]

Compare 1 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2271. Instance Table

Instance Name	Physical Address
WDT0	5210 0058h
WDT1	5210 1058h

Figure 5-1121. WDT_RTICOMP1 Name Register

31	30	29	28	27	26	25	24
COMP1							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP1							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP1							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP1							
R/W							
0h							

Table 5-2272. WDT_RTICOMP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP1	R/W	0h	COMP1: compare1. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode [read]: current compare value Privilege mode [write]: update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.

5.22.2.18 WDT_RTIUDCP1 Register

5.22.2.18.1 WDT_RTIUDCP1 Register (Offset = 5Ch) [reset = 0h]

Update Compare 1 value to be added to the compare register 1 value on compare match.

Return to [Summary Table](#)

Table 5-2273. Instance Table

Instance Name	Physical Address
WDT0	5210 005Ch
WDT1	5210 105Ch

Figure 5-1122. WDT_RTIUDCP1 Name Register

31	30	29	28	27	26	25	24
UDCP1							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP1							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP1							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP1							
R/W							
0h							

Table 5-2274. WDT_RTIUDCP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP1	R/W	0h	UDCP1: Update compare1 Register. This registers holds a value, which is added to the value in the compare1 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare1 register on the next compare match Privilege mode [write]: new update value

5.22.2.19 WDT_RTICOMP2 Register
5.22.2.19.1 WDT_RTICOMP2 Register (Offset = 60h) [reset = 0h]

Compare 2 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2275. Instance Table

Instance Name	Physical Address
WDT0	5210 0060h
WDT1	5210 1060h

Figure 5-1123. WDT_RTICOMP2 Name Register

31	30	29	28	27	26	25	24
COMP2							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP2							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP2							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP2							
R/W							
0h							

Table 5-2276. WDT_RTICOMP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP2	R/W	0h	COMP2: compare 2. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode [read]: current compare value Privilege mode [write]: update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.

5.22.2.20 WDT_RTIUDCP2 Register

5.22.2.20.1 WDT_RTIUDCP2 Register (Offset = 64h) [reset = 0h]

Update Compare 2 value to be added to the compare register 2 value on compare match.

Return to [Summary Table](#)

Table 5-2277. Instance Table

Instance Name	Physical Address
WDT0	5210 0064h
WDT1	5210 1064h

Figure 5-1124. WDT_RTIUDCP2 Name Register

31	30	29	28	27	26	25	24
UDCP2							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP2							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP2							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP2							
R/W							
0h							

Table 5-2278. WDT_RTIUDCP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP2	R/W	0h	UDCP2: Update compare 2 Register. This registers holds a value, which is added to the value in the compare 2 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare 2 register on the next compare match Privilege mode [write]: new update value

5.22.2.21 WDT_RTICOMP3 Register
5.22.2.21.1 WDT_RTICOMP3 Register (Offset = 68h) [reset = 0h]

Compare 3 compare value to be compared with the counters.

Return to [Summary Table](#)

Table 5-2279. Instance Table

Instance Name	Physical Address
WDT0	5210 0068h
WDT1	5210 1068h

Figure 5-1125. WDT_RTICOMP3 Name Register

31	30	29	28	27	26	25	24
COMP3							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP3							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP3							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP3							
R/W							
0h							

Table 5-2280. WDT_RTICOMP3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP3	R/W	0h	COMP3: compare 3. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode [read]: current compare value Privilege mode [write]: update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.

5.22.2.22 WDT_RTIUDCP3 Register

5.22.2.22.1 WDT_RTIUDCP3 Register (Offset = 6Ch) [reset = 0h]

Update Compare 3 value to be added to the compare register 3 value on compare match.

Return to [Summary Table](#)

Table 5-2281. Instance Table

Instance Name	Physical Address
WDT0	5210 006Ch
WDT1	5210 106Ch

Figure 5-1126. WDT_RTIUDCP3 Name Register

31	30	29	28	27	26	25	24
UDCP3							
R/W							
0h							
23	22	21	20	19	18	17	16
UDCP3							
R/W							
0h							
15	14	13	12	11	10	9	8
UDCP3							
R/W							
0h							
7	6	5	4	3	2	1	0
UDCP3							
R/W							
0h							

Table 5-2282. WDT_RTIUDCP3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	UDCP3	R/W	0h	UDCP3: Update compare 3 Register. This registers holds a value, which is added to the value in the compare 3 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode [read]: value to be added to the compare 3 register on the next compare match Privilege mode [write]: new update value

5.22.2.23 WDT_RTITBLCOMP Register
5.22.2.23.1 WDT_RTITBLCOMP Register (Offset = 70h) [reset = 0h]

Timebase Low Compare compare value to activate edge detection circuit.

 Return to [Summary Table](#)
Table 5-2283. Instance Table

Instance Name	Physical Address
WDT0	5210 0070h
WDT1	5210 1070h

Figure 5-1127. WDT_RTITBLCOMP Name Register

31	30	29	28	27	26	25	24
TBLCOMP							
R/W							
0h							
23	22	21	20	19	18	17	16
TBLCOMP							
R/W							
0h							
15	14	13	12	11	10	9	8
TBLCOMP							
R/W							
0h							
7	6	5	4	3	2	1	0
TBLCOMP							
R/W							
0h							

Table 5-2284. WDT_RTITBLCOMP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TBLCOMP	R/W	0h	TBLCOMP: Timebase Low Compare Value. This value determines when the edge detection circuit starts monitoring the NTUx signal. It will be compared with Up Counter 0. User and privilege mode [read]: current compare value Privilege mode [write when TBEXT = 0]: the compare value is updated Privilege mode [write when TBEXT = 1]: the compare value is not changed Note: Reset behavior A reset does not generate a compare match.

5.22.2.24 WDT_RTITBHCMP Register

5.22.2.24.1 WDT_RTITBHCMP Register (Offset = 74h) [reset = 0h]

Timebase High Compare compare value to deactivate edge detection circuit.

Return to [Summary Table](#)

Table 5-2285. Instance Table

Instance Name	Physical Address
WDT0	5210 0074h
WDT1	5210 1074h

Figure 5-1128. WDT_RTITBHCMP Name Register

31	30	29	28	27	26	25	24
TBHCOMP							
R/W							
0h							
23	22	21	20	19	18	17	16
TBHCOMP							
R/W							
0h							
15	14	13	12	11	10	9	8
TBHCOMP							
R/W							
0h							
7	6	5	4	3	2	1	0
TBHCOMP							
R/W							
0h							

Table 5-2286. WDT_RTITBHCMP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	TBHCOMP	R/W	0h	<p>TBHCOMP: Timebase High Compare Value. This value determines when the edge detection circuit will stop monitoring the NTUx signal. It will be compared with Up Counter 0. RTITBHCMP has to be less than RTICPUC0, since RTIUC0 will be reset when RTICPUC0 is reached. Example: The NTUx edge detection circuit should be active +/- 10 RTICLK cycles around RTICPUC0. RTICPUC0 = 0x00000050 RTITBLCOMP = 0x000046 RTITBHCMP = 0x00000009 User and privilege mode [read]: current compare value Privilege mode [write when TBEXT = 0]: the compare value is updated Privilege mode [write when TBEXT = 1]: the compare value is not changed Note: Reset behavior A reset does not generate a compare match.</p>

5.22.2.25 WDT_RTISSETINT Register

5.22.2.25.1 WDT_RTISSETINT Register (Offset = 80h) [reset = 0h]

Set Interrupt Enable sets interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation.

Return to [Summary Table](#)

Table 5-2287. Instance Table

Instance Name	Physical Address
WDT0	5210 0080h
WDT1	5210 1080h

Figure 5-1129. WDT_RTISSETINT Name Register

31	30	29	28	27	26	25	24
RESERVED11							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED11				SETOVL1INT		SETOVL0INT	SETTBINT
R/W				R/W		R/W	R/W
0h				0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED10				SETDMA3	SETDMA2	SETDMA1	SETDMA0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED9				SETINT3	SETINT2	SETINT1	SETINT0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-2288. WDT_RTISSETINT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED11	R/W	0h	Reserved. Reads return 0 and writes have no effect
18	SETOVL1INT	R/W	0h	SETOVL1INT: Set Free Running Counter 1 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt
17	SETOVL0INT	R/W	0h	SETOVL0INT: Set Free Running Counter 0 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt
16	SETTBINT	R/W	0h	SETTBINT: Set Timebase Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt

Table 5-2288. WDT_RTISSETINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:12	RESERVED10	R/W	0h	Reserved. Reads return 0 and writes have no effect
11	SETDMA3	R/W	0h	SETDMA3: Set Compare DMA Request 3. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
10	SETDMA2	R/W	0h	SETDMA2: Set Compare DMA Request 2. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
9	SETDMA1	R/W	0h	SETDMA1: Set Compare DMA Request 1. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
8	SETDMA0	R/W	0h	SETDMA0: Set Compare DMA Request 0. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable DMA request
7:4	RESERVED9	R/W	0h	Reserved. Reads return 0 and writes have no effect
3	SETINT3	R/W	0h	SETINT3: Set Compare Interrupt 3. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged
2	SETINT2	R/W	0h	SETINT2: Set Compare Interrupt 2. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt
1	SETINT1	R/W	0h	SETINT1: Set Compare Interrupt 1. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt
0	SETINT0	R/W	0h	SETINT0: Set Compare Interrupt 0. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = enable interrupt

5.22.2.26 WDT_RTICLEARINT Register

5.22.2.26.1 WDT_RTICLEARINT Register (Offset = 84h) [reset = 0h]

Clear Interrupt Enable clears interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation.

Return to [Summary Table](#)

Table 5-2289. Instance Table

Instance Name	Physical Address
WDT0	5210 0084h
WDT1	5210 1084h

Figure 5-1130. WDT_RTICLEARINT Name Register

31	30	29	28	27	26	25	24
RESERVED14							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED14					CLEAROVL1INT	CLEAROVL0INT	CLEARINTBINT
R/W					R/W	R/W	R/W
0h					0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED13				CLEARDMA3	CLEARDMA2	CLEARDMA1	CLEARDMA0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED12				CLEARINT3	CLEARINT2	CLEARINT1	CLEARINT0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-2290. WDT_RTICLEARINT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED14	R/W	0h	Reserved. Reads return 0 and writes have no effect
18	CLEAROVL1INT	R/W	0h	CLEAROVL1INT: CLEAR Free Running Counter 1 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
17	CLEAROVL0INT	R/W	0h	CLEAROVL0INT: CLEAR Free Running Counter 0 Overflow Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt

Table 5-2290. WDT_RTICLEARINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	CLEARTBINT	R/W	0h	CLEARTBINT: CLEAR Timebase Interrupt. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
15:12	RESERVED13	R/W	0h	Reserved. Reads return 0 and writes have no effect
11	CLEARDMA3	R/W	0h	CLEARDMA3: CLEAR Compare DMA Request 3. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
10	CLEARDMA2	R/W	0h	CLEARDMA2: CLEAR Compare DMA Request 2. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
9	CLEARDMA1	R/W	0h	CLEARDMA1: CLEAR Compare DMA Request 1. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
8	CLEARDMA0	R/W	0h	CLEARDMA0: CLEAR Compare DMA Request 0. User and privilege mode [read]: 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable DMA request
7:4	RESERVED12	R/W	0h	Reserved. Reads return 0 and writes have no effect
3	CLEARINT3	R/W	0h	CLEARINT3: CLEAR Compare Interrupt 3. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
2	CLEARINT2	R/W	0h	CLEARINT2: CLEAR Compare Interrupt 2. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt
1	CLEARINT1	R/W	0h	CLEARINT1: CLEAR Compare Interrupt 1. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt

Table 5-2290. WDT_RTICLEARINT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	CLEARINT0	R/W	0h	CLEARINT0: CLEAR Compare Interrupt 0. User and privilege mode [read]: 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode [write]: 0 = leaves the corresponding bit unchanged 1 = disable interrupt

5.22.2.27 WDT_RTIINTFLAG Register

5.22.2.27.1 WDT_RTIINTFLAG Register (Offset = 88h) [reset = 0h]

Interrupt Flags interrupt pending bits.

Return to [Summary Table](#)

Table 5-2291. Instance Table

Instance Name	Physical Address
WDT0	5210 0088h
WDT1	5210 1088h

Figure 5-1131. WDT_RTIINTFLAG Name Register

31	30	29	28	27	26	25	24
RESERVED16							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED16				OVL1INT		OVL0INT	TBINT
R/W				R/W		R/W	R/W
0h				0h		0h	0h
15	14	13	12	11	10	9	8
RESERVED15							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED15				INT3	INT2	INT1	INT0
R/W				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-2292. WDT_RTIINTFLAG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	RESERVED16	R/W	0h	Reserved. Reads return 0 and writes have no effect
18	OVL1INT	R/W	0h	OVL1INT: Free Running Counter 1 Overflow Interrupt Flag. User and privilege mode [read]: determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
17	OVL0INT	R/W	0h	OVL0INT: Free Running Counter 0 Overflow Interrupt Flag. User and privilege mode [read]: determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0

Table 5-2292. WDT_RTIINTFLAG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	TBINT	R/W	0h	User and privilege mode [read]: this flag is set when the TBEXT bit is cleared by detection of a missing external clockedge. It will not be set by clearing TBEXT by software. determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
15:4	RESERVED15	R/W	0h	Reserved. Reads return 0 and writes have no effect
3	INT3	R/W	0h	INT3: Interrupt Flag 3. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
2	INT2	R/W	0h	INT2: Interrupt Flag 2. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
1	INT1	R/W	0h	INT1: Interrupt Flag 1. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0
0	INT0	R/W	0h	INT0: Interrupt Flag 0. User and privilege mode [read]: determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode [write]: 0 = leaves the bit unchanged 1 = set the bit to 0

5.22.2.28 WDT_RTIDWDCTRL Register

5.22.2.28.1 WDT_RTIDWDCTRL Register (Offset = 90h) [reset = 0h]

Digital Watchdog Control Enables the Digital Watchdog.

Return to [Summary Table](#)

Table 5-2293. Instance Table

Instance Name	Physical Address
WDT0	5210 0090h
WDT1	5210 1090h

Figure 5-1132. WDT_RTIDWDCTRL Name Register

31	30	29	28	27	26	25	24
DWDCTRL							
R/W							
0h							
23	22	21	20	19	18	17	16
DWDCTRL							
R/W							
0h							
15	14	13	12	11	10	9	8
DWDCTRL							
R/W							
0h							
7	6	5	4	3	2	1	0
DWDCTRL							
R/W							
0h							

Table 5-2294. WDT_RTIDWDCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DWDCTRL	R/W	0h	<p>DWDCTRL: Digital Watchdog Control.</p> <p>User and privilege mode [read]: 0x5312ACED = DWD counter is disabled. This is the default value. 0xA98559DA = DWD counter is enabled Any other value = DWD counter state is unchanged [enabled or disabled]</p> <p>Privilege mode [write]: 0xA98559DA = DWD counter is enabled Any other value = State of DWD counter is unchanged [stays enabled or disabled]</p> <p>Note: One-Write Functionality of DWDCTRL Register The RTIDWDCTRL register implements a one-write functionality, such that the application cannot write to this register more than once. Writing the default value will not enable the watchdog as described above. Writing the enable value will start the watchdog counters. A write to RTIDWDCTRL will only be enabled after a system reset again.</p>

5.22.2.29 WDT_RTIDWDPRLD Register

5.22.2.29.1 WDT_RTIDWDPRLD Register (Offset = 94h) [reset = 0h]

Digital Watchdog Preload sets the expiration time of the Digital Watchdog.

Return to [Summary Table](#)

Table 5-2295. Instance Table

Instance Name	Physical Address
WDT0	5210 0094h
WDT1	5210 1094h

Figure 5-1133. WDT_RTIDWDPRLD Name Register

31	30	29	28	27	26	25	24
RESERVED17							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED17							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED17				DWDPRLD			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
DWDPRLD							
R/W							
0h							

Table 5-2296. WDT_RTIDWDPRLD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED17	R/W	0h	Reserved. Reads return 0 and writes have no effect
11:0	DWDPRLD	R/W	0h	DWDPRLD: Digital Watchdog Preload Value. User and privilege mode [read]: A read from this register in any CPU mode returns the current preload value. Privilege mode [write]: If the DWD is always enabled after reset is released: The DWD starts counting down from the reset value of the counter, that is, 0x002DFFFF. The application can configure the DWD preload register any time before this down counter expires. When the application services the DWD, the preload register contents are copied left-justified into the DWD down counter and it starts counting down from that value. If the DWD is implemented such that the down counter is enabled by software: The DWD preload register can be configured only when the DWD is disabled. Therefore, the application can only configure the DWD preload register before it enables the DWD down counter. The expiration time of the DWD Down Counter can be determined with following equation: $t_{exp} = [RTIDWDPRLD+1] \times 2^{13} / RTICK1$ where: RTIDWDPRLD = 0...4095

5.22.2.30 WDT_RTIWDSTATUS Register

5.22.2.30.1 WDT_RTIWDSTATUS Register (Offset = 98h) [reset = 0h]

Watchdog Status reflects the status of Analog and Digital Watchdog.

Return to [Summary Table](#)

Table 5-2297. Instance Table

Instance Name	Physical Address
WDT0	5210 0098h
WDT1	5210 1098h

Figure 5-1134. WDT_RTIWDSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED18							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED18							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED18							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED18	DWWD_ST	ENDTIMEVIOL	STARTTIMEVIOL	KEYST	DWDST	AWDST	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	

Table 5-2298. WDT_RTIWDSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED18	R/W	0h	Reserved. Reads return 0 and writes have no effect
5	DWWD_ST	R/W	0h	DWWD ST: Windowed Watchdog Status. This bit denotes whether the time-window defined by the windowed watchdog configuration has been violated, or if a wrong key or key sequence was written to service the watchdog. User and privilege mode [read]: 0 = no time-window violation has occurred. 1 = a time-window violation has occurred. The watchdog will generate either a system reset or a non-maskable interrupt to the CPU in this case. Privilege mode [write]: 0 = leaves the current value unchanged. 1 = clears the bit to 0. This will also clear all other status flags in the RTIWDSTATUS register except for the AWD ST flag. Clearing of the status flags will deassert the non-maskable interrupt generated due to violation of the DWWD.

Table 5-2298. WDT_RTIWDSTATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	ENDTIMEVIOL	R/W	0h	<p>END TIME VIOL: Windowed Watchdog End Time Violation Status. This bit denotes whether the end-time defined by the windowed watchdog configuration has been violated. This bit is effectively a copy of the DWD ST status flag.</p> <p>User and privilege mode [read]: 0 = no end-time window violation has occurred. 1 = the end-time defined by the windowed watchdog configuration has been violated.</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged. 1 = clears the bit to 0.</p>
3	STARTTIMEVIOL	R/W	0h	<p>START TIME VIOL: Windowed Watchdog Start Time Violation Status. This bit denotes whether the start-time defined by the windowed watchdog configuration has been violated. This indicates that the WWD was serviced before the service window was opened.</p> <p>User and privilege mode [read]: 0 = no start-time window violation has occurred. 1 = the start-time defined by the windowed watchdog configuration has been violated.</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged. 1 = clears the bit to 0.</p>
2	KEYST	R/W	0h	<p>KEYST: Watchdog KeyStatus. This bit denotes a reset generated by a wrong key or a wrong key-sequence written to the RTIWDKEY register.</p> <p>User and privilege mode [read]: 0 = no wrong key or key-sequence written 1 = wrong key or key-sequence written to RTIWDKEY register</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged 1 = clears the bit to 0</p>
1	DWDST	R/W	0h	<p>DWDST: Digital Watchdog Status. This bit is effectively a copy of the END TIME VIOL status flag and is maintained for compatibility reasons.</p> <p>User and privilege mode [read]: 0 = DWD timeout period not expired 1 = DWD timeout period has expired</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged 1 = clears the bit to 0</p>
0	AWDST	R/W	0h	<p>AWDST: Analog Watchdog Status. User and privilege mode [read]: 0 = AWD pin 0 > 1 threshold not exceeded 1 = AWD pin 0 > 1 threshold exceeded</p> <p>Privilege mode [write]: 0 = leaves the current value unchanged 1 = clears the bit to 0</p>

5.22.2.31 WDT_RTIWDKEY Register

5.22.2.31.1 WDT_RTIWDKEY Register (Offset = 9Ch) [reset = 0h]

Watchdog Key correct written key values discharge the external capacitor.

Return to [Summary Table](#)

Table 5-2299. Instance Table

Instance Name	Physical Address
WDT0	5210 009Ch
WDT1	5210 109Ch

Figure 5-1135. WDT_RTIWDKEY Name Register

31	30	29	28	27	26	25	24
RESERVED19							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED19							
R/W							
0h							
15	14	13	12	11	10	9	8
WDKEY							
R/W							
0h							
7	6	5	4	3	2	1	0
WDKEY							
R/W							
0h							

Table 5-2300. WDT_RTIWDKEY Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED19	R/W	0h	Reserved. Reads return 0 and writes have no effect
15:0	WDKEY	R/W	0h	WDKEY: Watchdog Key. User and privilege mode reads are indeterminate. Privilege mode [write]: A write of 0xE51A followed by 0xA35C in two separate write operations defines the Key Sequence and discharges the watchdog capacitor. This also causes the upper 12 bits of the DWD down counter to be reloaded with the contents of the DWD preload register and the lower 13 bits to become all 1s. Writing any other value causes a digital watchdog reset, as shown in Table 1-3. Note: Register write access time precaution The user has to take into account that the write to the register takes 3 VCLK cycle. This needs to be considered for the AWD/DWD expiration calculation.

5.22.2.32 WDT_RTIDWDCNTR Register
5.22.2.32.1 WDT_RTIDWDCNTR Register (Offset = A0h) [reset = 0h]

Digital Watchdog Down Counter current value of DWD down counter.

 Return to [Summary Table](#)
Table 5-2301. Instance Table

Instance Name	Physical Address
WDT0	5210 00A0h
WDT1	5210 10A0h

Figure 5-1136. WDT_RTIDWDCNTR Name Register

31	30	29	28	27	26	25	24
RESERVED20							DWDCNTR
R/W							R/W
0h							0h
23	22	21	20	19	18	17	16
DWDCNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
DWDCNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
DWDCNTR							
R/W							
0h							

Table 5-2302. WDT_RTIDWDCNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED20	R/W	0h	Reserved. Reads return 0 and writes have no effect
24:0	DWDCNTR	R/W	0h	DWDCNTR: Digital Watchdog Down Counter. The value of the DWDCNTR after a system reset is 0x002D_FFFF. When the DWD is enabled and the DWD counter starts counting down from this value with an RTICK1 time base of 3MHz, a watchdog reset will be generated in 1 second. User and privilege mode [read]: Reads return the current counter value. Privilege mode [write]: Writes dont have an effect.

5.22.2.33 WDT_RTIWWDRXNCTRL Register

5.22.2.33.1 WDT_RTIWWDRXNCTRL Register (Offset = A4h) [reset = 0h]

Windowed Watchdog Reaction Control configures the windowed watchdog to either generate a non-maskable interrupt to the CPU or to generate a system reset.

Return to [Summary Table](#)

Table 5-2303. Instance Table

Instance Name	Physical Address
WDT0	5210 00A4h
WDT1	5210 10A4h

Figure 5-1137. WDT_RTIWWDRXNCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED21							
R/W							
0h							
23	22	21	20	19	18	17	16
RESERVED21							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED21							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED21				WWDRXN			
R/W				R/W			
0h				0h			

Table 5-2304. WDT_RTIWWDRXNCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED21	R/W	0h	Reserved. Reads return 0 and writes have no effect
3:0	WWDRXN	R/W	0h	WWDRXN: Digital Windowed Watchdog Reaction. User and privilege mode [read], privileged mode [write]: 0x5 = This is the default value. The windowed watchdog will cause a reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all. 0xA = The windowed watchdog will generate a non-maskable interrupt to the CPU if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all. Writing any other value will cause a system reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all. Note: Configuration of DWWD Reaction The DWWD reaction can be selected by the application even when the DWWD counter is already enabled. If a change to the WWDRXN is made before the watchdog service window is opened, then the change in the configuration takes effect immediately. If a change to the WWDRXN is made when the watchdog service window is already open, then the change in configuration takes effect only after the watchdog is serviced.

5.22.2.34 WDT_RTIWWDSIZECTRL Register
5.22.2.34.1 WDT_RTIWWDSIZECTRL Register (Offset = A8h) [reset = 0h]

Windowed Watchdog Size Control configures the size of the window for the digital windowed watchdog.

Return to [Summary Table](#)

Table 5-2305. Instance Table

Instance Name	Physical Address
WDT0	5210 00A8h
WDT1	5210 10A8h

Figure 5-1138. WDT_RTIWWDSIZECTRL Name Register

31	30	29	28	27	26	25	24
WWDSIZE							
R/W							
0h							
23	22	21	20	19	18	17	16
WWDSIZE							
R/W							
0h							
15	14	13	12	11	10	9	8
WWDSIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
WWDSIZE							
R/W							
0h							

Table 5-2306. WDT_RTIWWDSECTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	WWDSIZE	R/W	0h	<p>WWDSIZE: Digital Windowed Watchdog Window Size. User and privilege mode [read], privileged mode [write]: Value written to WWDSIZE Window Size 0x00000005 100% [Functionality same as the time-out digital watchdog.] 0x00000050 50% 0x00000500 25% 0x00005000 12.5% 0x00050000 6.25% 0x00500000 3.125% Any other value 3.125%</p> <p>Note: Incorrect value being written to watchdog window size control register</p> <p>If an incorrect value is written to the WWDSIZE field, or if a system disturbance causes the WWDSIZE field to have a value other than 0x5, 0x50, 0x500, 0x5000, 0x50000, or 0x500000, then the window size will be configured to be 3.125%. This increases the chances of getting a reset due to the windowed watchdog, which enables the system to handle the cause for the incorrect configuration.</p> <p>Note: Configuration of DWWD Window Size The DWWD window size can be selected by the application even when the DWWD counter is already enabled. If a change to the WWDSIZE is made before the watchdog service window is opened, then the change in the configuration takes effect immediately. If a change to the WWDSIZE is made when the watchdog service window is already open, then</p>

5.22.2.35 WDT_RTIINTCLRENABLE Register

5.22.2.35.1 WDT_RTIINTCLRENABLE Register (Offset = ACh) [reset = 0h]

RTI Compare Interrupt Clear Enable enable the auto clear functionality for each of the compare interrupts.

Return to [Summary Table](#)

Table 5-2307. Instance Table

Instance Name	Physical Address
WDT0	5210 00ACh
WDT1	5210 10ACh

Figure 5-1139. WDT_RTIINTCLRENABLE Name Register

31	30	29	28	27	26	25	24
RESERVED25				INTCLRENABLE3			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED24				INTCLRENABLE2			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED23				INTCLRENABLE1			
R/W				R/W			
0h				0h			
7	6	5	4	3	2	1	0
RESERVED22				INTCLRENABLE0			
R/W				R/W			
0h				0h			

Table 5-2308. WDT_RTIINTCLRENABLE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED25	R/W	0h	Reserved. Reads return 0 and writes have no effect
27:24	INTCLRENABLE3	R/W	0h	INTCLRENABLE3. Enables the auto-clear functionality on the compare 3 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 3 interrupt is disabled. Any other value = Auto-clear for compare 3 interrupt is enabled. Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 3 interrupt. Any other value = Enables the auto-clear functionality on the compare 3 interrupt.
23:20	RESERVED24	R/W	0h	Reserved. Reads return 0 and writes have no effect
19:16	INTCLRENABLE2	R/W	0h	INTCLRENABLE2. Enables the auto-clear functionality on the compare 2 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 2 interrupt is disabled. Any other value = Auto-clear for compare 2 interrupt is enabled. Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 2 interrupt. Any other value = Enables the auto-clear functionality on the compare 2 interrupt.

Table 5-2308. WDT_RTINTCLRENABLE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:12	RESERVED23	R/W	0h	Reserved. Reads return 0 and writes have no effect
11:8	INTCLRENABLE1	R/W	0h	INTCLRENABLE1. Enables the auto-clear functionality on the compare 1 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 1 interrupt is disabled. Any other value = Auto-clear for compare 1 interrupt is enabled. Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 1 interrupt. Any other value = Enables the auto-clear functionality on the compare 1 interrupt.
7:4	RESERVED22	R/W	0h	Reserved. Reads return 0 and writes have no effect
3:0	INTCLRENABLE0	R/W	0h	INTCLRENABLE0. Enables the auto-clear functionality on the compare 0 interrupt. User and Privileged mode [read]: 0x5 = Auto-clear for compare 0 interrupt is disabled. Any other value = Auto-clear for compare 0 interrupt is enabled. Privileged mode [write]: 0x5 = Disables the auto-clear functionality on the compare 0 interrupt. Any other value = Enables the auto-clear functionality on the compare 0 interrupt.

5.22.2.36 WDT_RTICOMP0CLR Register

5.22.2.36.1 WDT_RTICOMP0CLR Register (Offset = B0h) [reset = 0h]

Compare 0 Clear compare value to be compared with the counter to clear the compare0 interrupt line.

Return to [Summary Table](#)

Table 5-2309. Instance Table

Instance Name	Physical Address
WDT0	5210 00B0h
WDT1	5210 10B0h

Figure 5-1140. WDT_RTICOMP0CLR Name Register

31	30	29	28	27	26	25	24
COMP0CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP0CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP0CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP0CLR							
R/W							
0h							

Table 5-2310. WDT_RTICOMP0CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP0CLR	R/W	0h	<p>COMP0CLR: Compare 0 Clear.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the compare 0 interrupt or DMA request line is cleared.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior</p> <p>A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.22.2.37 WDT_RTICOMP1CLR Register

5.22.2.37.1 WDT_RTICOMP1CLR Register (Offset = B4h) [reset = 0h]

Compare 1 Clear compare value to be compared with the counter to clear the compare1 interrupt line.

Return to [Summary Table](#)

Table 5-2311. Instance Table

Instance Name	Physical Address
WDT0	5210 00B4h
WDT1	5210 10B4h

Figure 5-1141. WDT_RTICOMP1CLR Name Register

31	30	29	28	27	26	25	24
COMP1CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP1CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP1CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP1CLR							
R/W							
0h							

Table 5-2312. WDT_RTICOMP1CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP1CLR	R/W	0h	<p>COMP1CLR: Compare 1 Clear.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 1 interrupt or DMA request line is cleared.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior</p> <p>A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.22.2.38 WDT_RTICOMP2CLR Register

5.22.2.38.1 WDT_RTICOMP2CLR Register (Offset = B8h) [reset = 0h]

Compare 2 Clear compare value to be compared with the counter to clear the compare2 interrupt line.

Return to [Summary Table](#)

Table 5-2313. Instance Table

Instance Name	Physical Address
WDT0	5210 00B8h
WDT1	5210 10B8h

Figure 5-1142. WDT_RTICOMP2CLR Name Register

31	30	29	28	27	26	25	24
COMP2CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP2CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP2CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP2CLR							
R/W							
0h							

Table 5-2314. WDT_RTICOMP2CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP2CLR	R/W	0h	<p>COMP2CLR: Compare 2 Clear.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 2 interrupt or DMA request line is cleared.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior</p> <p>A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.22.2.39 WDT_RTICOMP3CLR Register

5.22.2.39.1 WDT_RTICOMP3CLR Register (Offset = BCh) [reset = 0h]

Compare 3 Clear compare value to be compared with the counter to clear the compare3 interrupt line.

Return to [Summary Table](#)

Table 5-2315. Instance Table

Instance Name	Physical Address
WDT0	5210 00BCh
WDT1	5210 10BCh

Figure 5-1143. WDT_RTICOMP3CLR Name Register

31	30	29	28	27	26	25	24
COMP3CLR							
R/W							
0h							
23	22	21	20	19	18	17	16
COMP3CLR							
R/W							
0h							
15	14	13	12	11	10	9	8
COMP3CLR							
R/W							
0h							
7	6	5	4	3	2	1	0
COMP3CLR							
R/W							
0h							

Table 5-2316. WDT_RTICOMP3CLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	COMP3CLR	R/W	0h	<p>COMP3CLR: Compare 3 Clear.</p> <p>This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 3 interrupt or DMA request line is cleared.</p> <p>User and privilege mode [read]: current compare value</p> <p>Privilege mode [write]: update of the compare register with a new compare value</p> <p>Note: Reset behavior</p> <p>A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled.</p>

5.23 SPINLOCK

SPINLOCK

5.23.1 SPINLOCK Summaries

SPINLOCK Summaries

Table 5-2317. SPINLOCK Registers, Base Address=50E0 0000h, Length=32768

Offset	Length	Register Name	SPINLOCK0 Physical Address
0h	32	SPINLOCK_REVISION	50E0 0000h
10h	32	SPINLOCK_SYSCONFIG	50E0 0010h
14h	32	SPINLOCK_SYSTATUS	50E0 0014h
800h	32	SPINLOCK_LOCK_REG_J	50E0 0800h + formula

5.23.2 SPINLOCK Registers

SPINLOCK Registers

5.23.2.1 SPINLOCK_REVISION Register

5.23.2.1.1 SPINLOCK_REVISION Register (Offset = 0h) [reset = 66FA6900h]

This is the standard TI peripheral ID register that exists at address 0 in the peripheral space.

Return to [Summary Table](#)

Table 5-2318. Instance Table

Instance Name	Physical Address
SPINLOCK0	50E0 0000h

Figure 5-1144. SPINLOCK_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNCTION			
R		R		R			
1h		2h		6FAh			
23	22	21	20	19	18	17	16
FUNCTION							
R							
6FAh							
15	14	13	12	11	10	9	8
RTL_VER				MAJOR_REV			
R				R			
Dh				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR_REV					
R		R					
0h		0h					

Table 5-2319. SPINLOCK_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Used to distinguish which ID numbering scheme is used.
29:28	BU	R	2h	BU identifier
27:16	FUNCTION	R	6FAh	Module family.
15:11	RTL_VER	R	Dh	RTL version. R of X.Y.R.Z
10:8	MAJOR_REV	R	1h	Major revision. X of X.Y.R.Z
7:6	CUSTOM	R	0h	Special version number
5:0	MINOR_REV	R	0h	Minor revision. Y of X.Y.R.Z

5.23.2.2 SPINLOCK_SYSCONFIG Register

5.23.2.2.1 SPINLOCK_SYSCONFIG Register (Offset = 10h) [reset = 0h]

Provides the SOFTRESET register for backwards compatibility with OMAP Spinlock.

Return to [Summary Table](#)

Table 5-2320. Instance Table

Instance Name	Physical Address
SPINLOCK0	50E0 0010h

Figure 5-1145. SPINLOCK_SYSCONFIG Name Register

31	30	29	28	27	26	25	24	RESERVED		
NONE										
0h										
23	22	21	20	19	18	17	16	RESERVED		
NONE										
0h										
15	14	13	12	11	10	9	8	RESERVED		
NONE										
0h										
7	6	5	4	3	2	1	0	RESERVED		
RESERVED						SOFT_RESET	RESERVED			
NONE						R/W	NONE			
0h						0h	0h			

Table 5-2321. SPINLOCK_SYSCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	NONE	0h	Reserved
1	SOFT_RESET	R/W	0h	Module Software Reset The bit is automatically reset by the hardware. During reads, it always returns 0 It has the same effect as the hardware reset Writing a 0 has no effect. Writing a 1 will start a soft reset sequence and free all of the locks
0	RESERVED	NONE	0h	Reserved

5.23.2.3 SPINLOCK_SYSTATUS Register

5.23.2.3.1 SPINLOCK_SYSTATUS Register (Offset = 14h) [reset = 8000000h]

Provides information about the Spinlock module.

Return to [Summary Table](#)

Table 5-2322. Instance Table

Instance Name	Physical Address
SPINLOCK0	50E0 0014h

Figure 5-1146. SPINLOCK_SYSTATUS Name Register

31	30	29	28	27	26	25	24
NUM_LOCKS							
R							
8h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
IN_USE7	IN_USE6	IN_USE5	IN_USE4	IN_USE3	IN_USE2	IN_USE1	IN_USE0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2323. SPINLOCK_SYSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	NUM_LOCKS	R	8h	Module configuration parameter n, the total number of spinlocks divided by 32. e.g. For 256 spin locks, this will return the number 0x08
23:8	RESERVED	NONE	0h	Reserved
7	IN_USE7	R	0h	In-Use flag 7 covering lock registers 224 - 255. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 224 - 255 are in the Not Taken state Read 1 : At least one of the lock registers 224 - 255 are in the Taken state
6	IN_USE6	R	0h	In-Use flag 6 covering lock registers 192 - 223. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 192 - 223 are in the Not Taken state Read 1 : At least one of the lock registers 192 - 223 are in the Taken state
5	IN_USE5	R	0h	In-Use flag 5 covering lock registers 160 - 191. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 160 - 191 are in the Not Taken state Read 1 : At least one of the lock registers 160 - 191 are in the Taken state

Table 5-2323. SPINLOCK_SYSTATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	IN_USE4	R	0h	In-Use flag 4 covering lock registers 128 - 159. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 128 - 159 are in the Not Taken state Read 1 : At least one of the lock registers 128 - 159 are in the Taken state
3	IN_USE3	R	0h	In-Use flag 3 covering lock registers 96 - 127. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 96 - 127 are in the Not Taken state Read 1 : At least one of the lock registers 96 - 127 are in the Taken state
2	IN_USE2	R	0h	In-Use flag 2 covering lock registers 64 - 95. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 64 - 95 are in the Not Taken state Read 1 : At least one of the lock registers 64 - 95 are in the Taken state
1	IN_USE1	R	0h	In-Use flag 1 covering lock registers 32 - 63. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 32 - 63 are in the Not Taken state Read 1 : At least one of the lock registers 32 - 63 are in the Taken state
0	IN_USE0	R	0h	In-Use flag 0 covering lock registers 0 - 31. If no lock registers are implemented in this range, then this flag always reads as 0 Read 0 : All lock registers 0 - 31 are in the Not Taken state Read 1 : At least one of the lock registers 0 - 31 are in the Taken state

5.23.2.4 SPINLOCK_LOCK_REG_J Register

5.23.2.4.1 SPINLOCK_LOCK_REG_J Register (Offset = 800h) [reset = 0h]

The Lock[a] register is read and written to perform lock and unlock operations on lock 'a'.

Return to [Summary Table](#)

Table 5-2324. Instance Table

Instance Name	Physical Address
SPINLOCK0	50E0 0800h + formula

Figure 5-1147. SPINLOCK_LOCK_REG_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED							TAKEN
NONE							R/W
0h							0h

Table 5-2325. SPINLOCK_LOCK_REG_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	NONE	0h	Reserved
0	TAKEN	R/W	0h	Lock Status Read 0 : Lock was previously free. The reader now has been granted the lock. Read 1 : Lock was previously taken. The reader has not been granted the lock and must retry. Write 0 : Free the lock by setting TAKEN to zero. Write 1 : No effect

5.24 SOC_TIMESYNC_XBAR0

SOC_TIMESYNC_XBAR0

5.24.1 SOC_TIMESYNC_XBAR0 Summaries

SOC_TIMESYNC_XBAR0 Summaries

Table 5-2326. SOC_TIMESYNC_XBAR0 Registers, Base Address=52E0 0000h, Length=256

Offset	Length	Register Name	SOC_TIMESYNC_XBAR0 Physical Address
0h	32	SOC_TIMESYNC_XBAR0_PID	52E0 0000h
4h	32	SOC_TIMESYNC_XBAR0_MUXCNTL_J	52E0 0004h + formula

5.24.2 SOC_TIMESYNC_XBAR0 Registers

SOC_TIMESYNC_XBAR0 Registers

5.24.2.1 SOC_TIMESYNC_XBAR0_PID Register

5.24.2.1.1 SOC_TIMESYNC_XBAR0_PID Register (Offset = 0h) [reset = 66948100h]

Identification register.

Return to [Summary Table](#)

Table 5-2327. Instance Table

Instance Name	Physical Address
SOC_TIMESYNC_XBAR0	52E0 0000h

Figure 5-1148. SOC_TIMESYNC_XBAR0_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNCTION			
R		R		R			
1h		2h		694h			
23	22	21	20	19	18	17	16
FUNCTION							
R							
694h							
15	14	13	12	11	10	9	8
RTLVER				MAJREV			
R				R			
10h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINREV					
R		R					
0h		0h					

Table 5-2328. SOC_TIMESYNC_XBAR0_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	FUNCTION	R	694h	function
15:11	RTLVER	R	10h	Rtl version
10:8	MAJREV	R	1h	major version
7:6	CUSTOM	R	0h	custom id
5:0	MINREV	R	0h	minor version

5.24.2.2 SOC_TIMESYNC_XBAR0_MUXCNTL_J Register

5.24.2.2.1 SOC_TIMESYNC_XBAR0_MUXCNTL_J Register (Offset = 4h) [reset = 0h]

Interrupt mux control register.

Return to [Summary Table](#)

Table 5-2329. Instance Table

Instance Name	Physical Address
SOC_TIMESYNC_XBAR0	52E0 0004h + formula

Figure 5-1149. SOC_TIMESYNC_XBAR0_MUXCNTL_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							INT_ENABLE
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED			MUX_CNTL				
NONE			R/W				
0h			0h				

Table 5-2330. SOC_TIMESYNC_XBAR0_MUXCNTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	INT_ENABLE	R/W	0h	Interrupt <i>j</i> Output Enable.
15:6	RESERVED	NONE	0h	Reserved
5:0	MUX_CNTL	R/W	0h	Mux Control for Interrupt <i>j</i> .

5.25 SOC_TIMESYNC_XBAR1

SOC_TIMESYNC_XBAR1

5.25.1 SOC_TIMESYNC_XBAR1 Summaries

SOC_TIMESYNC_XBAR1 Summaries

Table 5-2331. SOC_TIMESYNC_XBAR1 Registers, Base Address=52E0 4000h, Length=256

Offset	Length	Register Name	SOC_TIMESYNC_XBAR1 Physical Address
0h	32	SOC_TIMESYNC_XBAR1_PID	52E0 4000h
4h	32	SOC_TIMESYNC_XBAR1_MUXCNTL_J	52E0 4004h + formula

5.25.2 SOC_TIMESYNC_XBAR1 Registers

SOC_TIMESYNC_XBAR1 Registers

5.25.2.1 SOC_TIMESYNC_XBAR1_PID Register

5.25.2.1.1 SOC_TIMESYNC_XBAR1_PID Register (Offset = 0h) [reset = 66948100h]

Identification register.

Return to [Summary Table](#)

Table 5-2332. Instance Table

Instance Name	Physical Address
SOC_TIMESYNC_XBAR1	52E0 4000h

Figure 5-1150. SOC_TIMESYNC_XBAR1_PID Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNCTION			
R		R		R			
1h		2h		694h			
23	22	21	20	19	18	17	16
FUNCTION							
R							
694h							
15	14	13	12	11	10	9	8
RTLVER				MAJREV			
R				R			
10h				1h			
7	6	5	4	3	2	1	0
CUSTOM		MINREV					
R		R					
0h		0h					

Table 5-2333. SOC_TIMESYNC_XBAR1_PID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme
29:28	BU	R	2h	bu
27:16	FUNCTION	R	694h	function
15:11	RTLVER	R	10h	Rtl version
10:8	MAJREV	R	1h	major version
7:6	CUSTOM	R	0h	custom id
5:0	MINREV	R	0h	minor version

5.25.2.2 SOC_TIMESYNC_XBAR1_MUXCNTL_J Register

5.25.2.2.1 SOC_TIMESYNC_XBAR1_MUXCNTL_J Register (Offset = 4h) [reset = 0h]

Interrupt mux control register.

Return to [Summary Table](#)

Table 5-2334. Instance Table

Instance Name	Physical Address
SOC_TIMESYNC_XBAR1	52E0 4004h + formula

Figure 5-1151. SOC_TIMESYNC_XBAR1_MUXCNTL_J Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							INT_ENABLE
NONE							R/W
0h							0h
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED				MUX_CNTL			
NONE				R/W			
0h				0h			

Table 5-2335. SOC_TIMESYNC_XBAR1_MUXCNTL_J Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	NONE	0h	Reserved
16	INT_ENABLE	R/W	0h	Interrupt <i>j</i> Output Enable.
15:5	RESERVED	NONE	0h	Reserved
4:0	MUX_CNTL	R/W	0h	Mux Control for Interrupt <i>j</i> .

5.26 UART

UART

5.26.1 UART Summaries

UART Summaries

Table 5-2336. UART Registers, Base Address=5230 0000h, Length=512

Offset	Length	Register Name	UART0 Physical Address	UART1 Physical Address	UART2 Physical Address
0h	32	UART_DLL	5230 0000h	5230 1000h	5230 2000h
0h	32	UART_RHR	5230 0000h	5230 1000h	5230 2000h
0h	32	UART_THR	5230 0000h	5230 1000h	5230 2000h
4h	32	UART_DLH	5230 0004h	5230 1004h	5230 2004h
4h	32	UART_IER_CIR	5230 0004h	5230 1004h	5230 2004h
4h	32	UART_IER_IRDA	5230 0004h	5230 1004h	5230 2004h
4h	32	UART_IER_UART	5230 0004h	5230 1004h	5230 2004h
8h	32	UART_EFR	5230 0008h	5230 1008h	5230 2008h
8h	32	UART_FCR	5230 0008h	5230 1008h	5230 2008h
8h	32	UART_IIR_CIR	5230 0008h	5230 1008h	5230 2008h
8h	32	UART_IIR_IRDA	5230 0008h	5230 1008h	5230 2008h
8h	32	UART_IIR_UART	5230 0008h	5230 1008h	5230 2008h
Ch	32	UART_LCR	5230 000Ch	5230 100Ch	5230 200Ch
10h	32	UART_MCR	5230 0010h	5230 1010h	5230 2010h
10h	32	UART_XON1_ADDR1	5230 0010h	5230 1010h	5230 2010h
14h	32	UART_LSR_CIR	5230 0014h	5230 1014h	5230 2014h
14h	32	UART_LSR_IRDA	5230 0014h	5230 1014h	5230 2014h
14h	32	UART_LSR_UART	5230 0014h	5230 1014h	5230 2014h
14h	32	UART_XON2_ADDR2	5230 0014h	5230 1014h	5230 2014h
18h	32	UART_MSR	5230 0018h	5230 1018h	5230 2018h
18h	32	UART_TCR	5230 0018h	5230 1018h	5230 2018h
18h	32	UART_XOFF1	5230 0018h	5230 1018h	5230 2018h
1Ch	32	UART_SPR	5230 001Ch	5230 101Ch	5230 201Ch
1Ch	32	UART_TLR	5230 001Ch	5230 101Ch	5230 201Ch
1Ch	32	UART_XOFF2	5230 001Ch	5230 101Ch	5230 201Ch
20h	32	UART_MDR1	5230 0020h	5230 1020h	5230 2020h
24h	32	UART_MDR2	5230 0024h	5230 1024h	5230 2024h
28h	32	UART_SFLSR	5230 0028h	5230 1028h	5230 2028h
28h	32	UART_TXFLL	5230 0028h	5230 1028h	5230 2028h
2Ch	32	UART_RESUME	5230 002Ch	5230 102Ch	5230 202Ch
2Ch	32	UART_TXFLH	5230 002Ch	5230 102Ch	5230 202Ch
30h	32	UART_RXFLL	5230 0030h	5230 1030h	5230 2030h
30h	32	UART_SFREGL	5230 0030h	5230 1030h	5230 2030h
34h	32	UART_RXFLH	5230 0034h	5230 1034h	5230 2034h
34h	32	UART_SFREGH	5230 0034h	5230 1034h	5230 2034h
38h	32	UART_BLR	5230 0038h	5230 1038h	5230 2038h
38h	32	UART_UASR	5230 0038h	5230 1038h	5230 2038h
3Ch	32	UART_ACREG	5230 003Ch	5230 103Ch	5230 203Ch
40h	32	UART_SCR	5230 0040h	5230 1040h	5230 2040h

Table 5-2336. UART Registers, Base Address=5230 0000h, Length=512 (continued)

Offset	Length	Register Name	UART0 Physical Address	UART1 Physical Address	UART2 Physical Address
44h	32	UART_SSR	5230 0044h	5230 1044h	5230 2044h
48h	32	UART_EBLR	5230 0048h	5230 1048h	5230 2048h
50h	32	UART_MVR	5230 0050h	5230 1050h	5230 2050h
54h	32	UART_SYSC	5230 0054h	5230 1054h	5230 2054h
58h	32	UART_SYSS	5230 0058h	5230 1058h	5230 2058h
5Ch	32	UART_WER	5230 005Ch	5230 105Ch	5230 205Ch
60h	32	UART_CFPS	5230 0060h	5230 1060h	5230 2060h
64h	32	UART_RXFIFO_LVL	5230 0064h	5230 1064h	5230 2064h
68h	32	UART_TXFIFO_LVL	5230 0068h	5230 1068h	5230 2068h
6Ch	32	UART_IER2	5230 006Ch	5230 106Ch	5230 206Ch
70h	32	UART_ISR2	5230 0070h	5230 1070h	5230 2070h
74h	32	UART_FREQ_SEL	5230 0074h	5230 1074h	5230 2074h
78h	32	UART_ABAUD_1ST_CHAR	5230 0078h	5230 1078h	5230 2078h
7Ch	32	UART_BAUD_2ND_CHAR	5230 007Ch	5230 107Ch	5230 207Ch
80h	32	UART_MDR3	5230 0080h	5230 1080h	5230 2080h
84h	32	UART_TX_DMA_THRESHOLD	5230 0084h	5230 1084h	5230 2084h
88h	32	UART_MDR4	5230 0088h	5230 1088h	5230 2088h
8Ch	32	UART_EFR2	5230 008Ch	5230 108Ch	5230 208Ch
90h	32	UART_ECR	5230 0090h	5230 1090h	5230 2090h
94h	32	UART_TIMEGUARD	5230 0094h	5230 1094h	5230 2094h
98h	32	UART_TIMEOUTL	5230 0098h	5230 1098h	5230 2098h
9Ch	32	UART_TIMEOUTH	5230 009Ch	5230 109Ch	5230 209Ch
A0h	32	UART_SCCR	5230 00A0h	5230 10A0h	5230 20A0h
A4h	32	UART_ERHR	5230 00A4h	5230 10A4h	5230 20A4h
A4h	32	UART_ETHR	5230 00A4h	5230 10A4h	5230 20A4h
A8h	32	UART_MAR	5230 00A8h	5230 10A8h	5230 20A8h
ACh	32	UART_MMR	5230 00ACh	5230 10ACh	5230 20ACh
B0h	32	UART_MBR	5230 00B0h	5230 10B0h	5230 20B0h

Table 5-2337. UART Registers, Base Address=5230 0000h, Length=512

Offset	Length	Register Name	UART3 Physical Address
0h	32	UART_DLL	5230 3000h
0h	32	UART_RHR	5230 3000h
0h	32	UART_THR	5230 3000h
4h	32	UART_DLH	5230 3004h
4h	32	UART_IER_CIR	5230 3004h
4h	32	UART_IER_IRDA	5230 3004h
4h	32	UART_IER_UART	5230 3004h
8h	32	UART_EFR	5230 3008h
8h	32	UART_FCR	5230 3008h
8h	32	UART_IIR_CIR	5230 3008h
8h	32	UART_IIR_IRDA	5230 3008h
8h	32	UART_IIR_UART	5230 3008h
Ch	32	UART_LCR	5230 300Ch
10h	32	UART_MCR	5230 3010h
10h	32	UART_XON1_ADDR1	5230 3010h

Table 5-2337. UART Registers, Base Address=5230 0000h, Length=512 (continued)

Offset	Length	Register Name	UART3 Physical Address
14h	32	UART_LSR_CIR	5230 3014h
14h	32	UART_LSR_IRDA	5230 3014h
14h	32	UART_LSR_UART	5230 3014h
14h	32	UART_XON2_ADDR2	5230 3014h
18h	32	UART_MSR	5230 3018h
18h	32	UART_TCR	5230 3018h
18h	32	UART_XOFF1	5230 3018h
1Ch	32	UART_SPR	5230 301Ch
1Ch	32	UART_TLR	5230 301Ch
1Ch	32	UART_XOFF2	5230 301Ch
20h	32	UART_MDR1	5230 3020h
24h	32	UART_MDR2	5230 3024h
28h	32	UART_SFLSR	5230 3028h
28h	32	UART_TXFLL	5230 3028h
2Ch	32	UART_RESUME	5230 302Ch
2Ch	32	UART_TXFLH	5230 302Ch
30h	32	UART_RXFLL	5230 3030h
30h	32	UART_SFREGL	5230 3030h
34h	32	UART_RXFLH	5230 3034h
34h	32	UART_SFREGH	5230 3034h
38h	32	UART_BLR	5230 3038h
38h	32	UART_UASR	5230 3038h
3Ch	32	UART_ACREG	5230 303Ch
40h	32	UART_SCR	5230 3040h
44h	32	UART_SSR	5230 3044h
48h	32	UART_EBLR	5230 3048h
50h	32	UART_MVR	5230 3050h
54h	32	UART_SYSC	5230 3054h
58h	32	UART_SYSS	5230 3058h
5Ch	32	UART_WER	5230 305Ch
60h	32	UART_CFPS	5230 3060h
64h	32	UART_RXFIFO_LVL	5230 3064h
68h	32	UART_TXFIFO_LVL	5230 3068h
6Ch	32	UART_IER2	5230 306Ch
70h	32	UART_ISR2	5230 3070h
74h	32	UART_FREQ_SEL	5230 3074h
78h	32	UART_ABAUD_1ST_CHAR	5230 3078h
7Ch	32	UART_BAUD_2ND_CHAR	5230 307Ch
80h	32	UART_MDR3	5230 3080h
84h	32	UART_TX_DMA_THRESHOLD	5230 3084h
88h	32	UART_MDR4	5230 3088h
8Ch	32	UART_EFR2	5230 308Ch
90h	32	UART_ECR	5230 3090h
94h	32	UART_TIMEGUARD	5230 3094h
98h	32	UART_TIMEOUTL	5230 3098h
9Ch	32	UART_TIMEOUTH	5230 309Ch
A0h	32	UART_SCCR	5230 30A0h

Table 5-2337. UART Registers, Base Address=5230 0000h, Length=512 (continued)

Offset	Length	Register Name	UART3 Physical Address
A4h	32	UART_ERHR	5230 30A4h
A4h	32	UART_ETHR	5230 30A4h
A8h	32	UART_MAR	5230 30A8h
ACh	32	UART_MMR	5230 30ACh
B0h	32	UART_MBR	5230 30B0h

5.26.2 UART Registers

UART Registers

5.26.2.1 UART_DLL Register

5.26.2.1.1 UART_DLL Register (Offset = 0h) [reset = 0h]

Divisor Latches Low Register.

Return to [Summary Table](#)

Table 5-2338. Instance Table

Instance Name	Physical Address
UART0	5230 0000h
UART1	5230 1000h
UART2	5230 2000h
UART3	5230 3000h

Figure 5-1152. UART_DLL Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
CLOCK_LSB							
R/W							
0h							

Table 5-2339. UART_DLL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	CLOCK_LSB	R/W	0h	Used to store the 8-bit LSB divisor value

5.26.2.2 UART_RHR Register

5.26.2.2.1 UART_RHR Register (Offset = 0h) [reset = 0h]

The receiver section consists of the receiver holding register (RHR) and the receiver shift register. The RHR is actually a 64-byte FIFO. The receiver shift register receives serial data from RX input. The data is converted to parallel data and moved to the RHR. If the FIFO is disabled location zero of the FIFO is used to store the single data character.

Note: If an overflow occurs the data in the RHR is not overwritten.

Return to [Summary Table](#)

Table 5-2340. Instance Table

Instance Name	Physical Address
UART0	5230 0000h
UART1	5230 1000h
UART2	5230 2000h
UART3	5230 3000h

Figure 5-1153. UART_RHR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RHR							
R							
0h							

Table 5-2341. UART_RHR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	RHR	R	0h	Receive holding register

5.26.2.3 UART_THR Register

5.26.2.3.1 UART_THR Register (Offset = 0h) [reset = 0h]

The transmitter section consists of the transmit holding register (THR) and the transmit shift register. The transmit holding register is actually a 64-byte FIFO. The LH writes data to the THR. The data is placed into the transmit shift register where it is shifted out serially on the TX output. If the FIFO is disabled location zero of the FIFO is used to store the data.

Return to [Summary Table](#)

Table 5-2342. Instance Table

Instance Name	Physical Address
UART0	5230 0000h
UART1	5230 1000h
UART2	5230 2000h
UART3	5230 3000h

Figure 5-1154. UART_THR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
THR							
W							
0h							

Table 5-2343. UART_THR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	THR	W	0h	TRANSMIT HOLDING REGISTER

5.26.2.4 UART_DLH Register

5.26.2.4.1 UART_DLH Register (Offset = 4h) [reset = 0h]

Divisor Latches High Register.

Return to [Summary Table](#)

Table 5-2344. Instance Table

Instance Name	Physical Address
UART0	5230 0004h
UART1	5230 1004h
UART2	5230 2004h
UART3	5230 3004h

Figure 5-1155. UART_DLH Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
CLOCK_MSB							
R/W							
0h							

Table 5-2345. UART_DLH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	CLOCK_MSB	R/W	0h	Used to store the 8-bit MSB divisor value

5.26.2.5 UART_IER_CIR Register

5.26.2.5.1 UART_IER_CIR Register (Offset = 4h) [reset = 0h]

The interrupt enable register (IER) can be programmed to enable/disable any interrupt. There are 6 types of interrupt in these modes, TX status, status FIFO interrupt, RX overrun, last byte in RX FIFO, THR interrupt and RHR interrupt and they can be enabled/disabled individually.

Return to [Summary Table](#)

Table 5-2346. Instance Table

Instance Name	Physical Address
UART0	5230 0004h
UART1	5230 1004h
UART2	5230 2004h
UART3	5230 3004h

Figure 5-1156. UART_IER_CIR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
NOT_USED2		TX_STATUS_IT	NOT_USED1	RX_OVERRUN_IT	RX_STOP_IT	THR_IT	RHR_IT
R/W		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	0h	0h	0h	0h	0h

Table 5-2347. UART_IER_CIR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:6	NOT_USED2	R/W	0h	
5	TX_STATUS_IT	R/W	0h	0 Disables the TX status interrupt. 1 Enables the TX status interrupt.
4	NOT_USED1	R/W	0h	
3	RX_OVERRUN_IT	R/W	0h	0 Disables the RX overrun interrupt. 1 Enables the RX overrun interrupt.
2	RX_STOP_IT	R/W	0h	0 Disables the receive stop interrupt. 1 Enables the receive stop interrupt.
1	THR_IT	R/W	0h	0 Disables the THR interrupt. 1 Enables the THR interrupt.
0	RHR_IT	R/W	0h	0 Disables the RHR interrupt. 1 Enables the RHR interrupt.

5.26.2.6 UART_IER_IRDA Register

5.26.2.6.1 UART_IER_IRDA Register (Offset = 4h) [reset = 0h]

The interrupt enable register (IER) can be programmed to enable/disable any interrupt. There are 8 types of interrupt in these modes, received EOF, LSR interrupt, TX status, status FIFO interrupt, RX overrun, last byte in RX FIFO, THR interrupt and RHR interrupt and they can be enabled/disabled individually.

Return to [Summary Table](#)

Table 5-2348. Instance Table

Instance Name	Physical Address
UART0	5230 0004h
UART1	5230 1004h
UART2	5230 2004h
UART3	5230 3004h

Figure 5-1157. UART_IER_IRDA Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOF_IT	LINE_STS_IT	TX_STATUS_IT	STS_FIFO_TRIG_IT	RX_OVERRUN_IT	LAST_RX_BYTE_IT	THR_IT	RHR_IT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2349. UART_IER_IRDA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	EOF_IT	R/W	0h	0 Disables the received EOF interrupt. 1 Enables the received EOF interrupt.
6	LINE_STS_IT	R/W	0h	0 Disables the receiver line status interrupt. 1 Enables the receiver line status interrupt.
5	TX_STATUS_IT	R/W	0h	0 Disables the TX status interrupt. 1 Enables the TX status interrupt.
4	STS_FIFO_TRIG_IT	R/W	0h	0 Disables the status FIFO trigger level interrupt. 1 Enables the status FIFO trigger level interrupt.
3	RX_OVERRUN_IT	R/W	0h	0 Disables the RX overrun interrupt. 1 Enables the RX overrun interrupt.

Table 5-2349. UART_IER_IRDA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	LAST_RX_BYTE_IT	R/W	0h	0 Disables the last byte of frame in RX FIFO interrupt. 1 Enables the last byte of frame in RX FIFO interrupt.
1	THR_IT	R/W	0h	0 Disables the THR interrupt. 1 Enables the THR interrupt.
0	RHR_IT	R/W	0h	0 Disables the RHR interrupt. 1 Enables the RHR interrupt.

5.26.2.7 UART_IER_UART Register

5.26.2.7.1 UART_IER_UART Register (Offset = 4h) [reset = 0h]

The interrupt enable register (IER) can be programmed to enable/disable any interrupt. There are seven types of interrupt in this mode: receiver error, RHR interrupt, THR interrupt, XOFF received and CTS*/RTS* change of state from low to high. Each interrupt can be enabled/disabled individually. There is also a sleep mode enable bit.

Return to [Summary Table](#)

Table 5-2350. Instance Table

Instance Name	Physical Address
UART0	5230 0004h
UART1	5230 1004h
UART2	5230 2004h
UART3	5230 3004h

Figure 5-1158. UART_IER_UART Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
CTS_IT	RTS_IT	XOFF_IT	SLEEP_MODE	MODEM_STS_I T	LINE_STS_IT	THR_IT	RHR_IT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2351. UART_IER_UART Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	R	0h	
7	CTS_IT	R/W	0h	0 Disables the CTS* interrupt 1 Enables the CTS* interrupt
6	RTS_IT	R/W	0h	0 Disables the RTS* interrupt 1 Enables the RTS* interrupt
5	XOFF_IT	R/W	0h	0 Disables the XOFF interrupt 1 Enables the XOFF interrupt
4	SLEEP_MODE	R/W	0h	0 Disables sleep mode 1 Enables sleep mode (stop baud rate clock when the module is inactive)
3	MODEM_STS_IT	R/W	0h	0 Disables the modem status register interrupt 1 Enables the modem status register interrupt

Table 5-2351. UART_IER_UART Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	LINE_STS_IT	R/W	0h	0 Disables the receiver line status interrupt 1 Enables the receiver line status interrupt
1	THR_IT	R/W	0h	0 Disables the THR interrupt 1 Enables the THR interrupt
0	RHR_IT	R/W	0h	0 Disables the RHR interrupt and time out interrupt. 1 Enables the RHR interrupt and time out interrupt.

5.26.2.8 UART_EFR Register

5.26.2.8.1 UART_EFR Register (Offset = 8h) [reset = 0h]

Enhanced Feature Register.

Return to [Summary Table](#)

Table 5-2352. Instance Table

Instance Name	Physical Address
UART0	5230 0008h
UART1	5230 1008h
UART2	5230 2008h
UART3	5230 3008h

Figure 5-1159. UART_EFR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
AUTO_CTS_EN	AUTO_RTS_EN	SPECIAL_CHARACTER_DETECT	ENHANCED_EN	SW_FLOW_CONTROL			
R/W	R/W	R/W	R/W	R/W			
0h	0h	0h	0h	0h			

Table 5-2353. UART_EFR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	AUTO_CTS_EN	R/W	0h	Auto-CTS enable bit. 0:Normal operation. 1:Auto-CTS flow control is enabled i.e. transmission is halted when the CTS* pin is high (inactive).
6	AUTO_RTS_EN	R/W	0h	Auto-RTS enable bit. 0:Normal operation. 1:Auto-RTS flow control is enabled i.e. RTS* pin goes high (inactive) when the receiver FIFO HALT trigger level, TCR[3:0], is reached, and goes low (active) when the receiver FIFO RESTORE transmission trigger level is reached.
5	SPECIAL_CHARACTER_DETECT	R/W	0h	0: Normal operation. 1:Special character detect enable. Received data is compared with XOFF2 data. If a match occurs the received data is transferred to RX FIFO and IIR bit 4 is set to 1 to indicate a special character has been detected.
4	ENHANCED_EN	R/W	0h	Enhanced functions write enable bit. 0:Disables Writing to IER bits 4-7, FCR bits 4-5, and MCR bits 5-7. 1:Enables Writing to IER bits 4-7, FCR bits 4-5, and MCR bits 5-7.

Table 5-2353. UART_EFR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3:0	SW_FLOW_CONTROL	R/W	0h	Combinations of Software flow control can be selected by programming bit 3 - bit 0. See Software Flow Control Options

5.26.2.9 UART_FCR Register

5.26.2.9.1 UART_FCR Register (Offset = 8h) [reset = 0h]

Notes:

Bits 4 and 5 can only be written to when EFR[4] = 1

Bits 0 to 3 can be changed only when the baud clock is not running (DLL and DLH set to 0)

See Table 31 for FCR[5:4] setting restriction when SCR[6]=1

See Table 32 for FCR[7:6] setting restriction when SCR[7]=1

Return to [Summary Table](#)

Table 5-2354. Instance Table

Instance Name	Physical Address
UART0	5230 0008h
UART1	5230 1008h
UART2	5230 2008h
UART3	5230 3008h

Figure 5-1160. UART_FCR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RX_FIFO_TRIG		TX_FIFO_TRIG		DMA_MODE	TX_FIFO_CLE AR	RX_FIFO_CLE AR	FIFO_EN
W		W		W	W	W	W
0h		0h		0h	0h	0h	0h

Table 5-2355. UART_FCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:6	RX_FIFO_TRIG	W	0h	Sets the trigger level for the RX FIFO: If SCR[7] = 0 and TLR[7:4] = 0000 br#00: 8 characters br#01: 16 characters br#10: 56 characters br#11: 60 characters If SCR[7] = 0 and TLR[7:4] != 0000 RX_FIFO_TRIG is not considered. If SCR[7]=1, RX_FIFO_TRIG is 2 LSB of the trigger level [1-63 on 6 bits] with the granularity 1.

Table 5-2355. UART_FCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	TX_FIFO_TRIG	W	0h	Sets the trigger level for the TX FIFO: If SCR[6] = 0 and TLR[3:0] = 0000 br#00: 8 spaces br#01:16 spaces br#10:32 spaces br#11:56 spaces If SCR[6] = 0 and TLR[3:0] != 0000 TX_FIFO_TRIG is not considered. If SCR[6]=1, TX_FIFO_TRIG is 2 LSB of the trigger level [1-63 on 6 bits] with the granularity 1
3	DMA_MODE	W	0h	This register is considered if SCR[0] = 0. 0 DMA_MODE 0 (No DMA) 1 DMA_MODE 1 (UART_nDMA_REQ[0] in TX, UART_nDMA_REQ[1] in RX)
2	TX_FIFO_CLEAR	W	0h	0 No change 1 Clears the transmit FIFO and resets its counter logic to zero. Returns to zero after clearing FIFO.
1	RX_FIFO_CLEAR	W	0h	0 No change 1 Clears the receive FIFO and resets its counter logic to zero. Returns to zero after clearing FIFO.
0	FIFO_EN	W	0h	0 Disables the transmit and receive FIFOs. The transmit and receive holding registers are one byte FIFOs. 1 : Enables the transmit and receive FIFOs. The transmit and receive holding registers are 64-bytes FIFOs.

5.26.2.10 UART_IIR_CIR Register

5.26.2.10.1 UART_IIR_CIR Register (Offset = 8h) [reset = 0h]

The IIR is a read-only register, which provides the source of the interrupt in a prioritized manner.

Return to [Summary Table](#)

Table 5-2356. Instance Table

Instance Name	Physical Address
UART0	5230 0008h
UART1	5230 1008h
UART2	5230 2008h
UART3	5230 3008h

Figure 5-1161. UART_IIR_CIR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RESERVED		TX_STATUS_IT	RESERVED	RX_OE_IT	RX_STOP_IT	THR_IT	RHR_IT
NONE		R	NONE	R	R	R	R
0h		0h	0h	0h	0h	0h	0h

Table 5-2357. UART_IIR_CIR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	NONE	0h	Reserved
5	TX_STATUS_IT	R	0h	0 TX status interrupt inactive 1 TX status interrupt active
4	RESERVED	NONE	0h	Reserved
3	RX_OE_IT	R	0h	0 RX overrun interrupt inactive 1 RX overrun interrupt active
2	RX_STOP_IT	R	0h	0 Receive stop interrupt inactive 1 Receive stop interrupt active
1	THR_IT	R	0h	0 THR interrupt inactive 1 THR interrupt active
0	RHR_IT	R	0h	0 RHR interrupt inactive 1 RHR interrupt active

5.26.2.11 UART_IIR_IRDA Register

5.26.2.11.1 UART_IIR_IRDA Register (Offset = 8h) [reset = 0h]

The IIR is a read-only register, which provides the source of the interrupt in a prioritized manner.

Return to [Summary Table](#)

Table 5-2358. Instance Table

Instance Name	Physical Address
UART0	5230 0008h
UART1	5230 1008h
UART2	5230 2008h
UART3	5230 3008h

Figure 5-1162. UART_IIR_IRDA Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
EOF_IT	LINE_STS_IT	TX_STATUS_IT	STS_FIFO_IT	RX_OE_IT	RX_FIFO_LAST_BYTE_IT	THR_IT	RHR_IT
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2359. UART_IIR_IRDA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	EOF_IT	R	0h	0 Received EOF interrupt inactive 1 Received EOF interrupt active
6	LINE_STS_IT	R	0h	0 Receiver line status interrupt inactive 1 Receiver line status interrupt active
5	TX_STATUS_IT	R	0h	0 TX status interrupt inactive 1 TX status interrupt active
4	STS_FIFO_IT	R	0h	0 Status FIFO trigger level interrupt inactive 1 Status FIFO trigger level interrupt active
3	RX_OE_IT	R	0h	0 RX overrun interrupt inactive 1 RX overrun interrupt active
2	RX_FIFO_LAST_BYTE_IT	R	0h	0 Last byte of frame in RX FIFO interrupt inactive 1 Last byte of frame in RX FIFO interrupt active

Table 5-2359. UART_IIR_IRDA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	THR_IT	R	0h	0 THR interrupt inactive 1 THR interrupt active
0	RHR_IT	R	0h	0 RHR interrupt inactive 1 RHR interrupt active

5.26.2.12 UART_IIR_UART Register

5.26.2.12.1 UART_IIR_UART Register (Offset = 8h) [reset = 1h]

The IIR is a read-only register, which provides the source of the interrupt in a prioritized manner.

Return to [Summary Table](#)

Table 5-2360. Instance Table

Instance Name	Physical Address
UART0	5230 0008h
UART1	5230 1008h
UART2	5230 2008h
UART3	5230 3008h

Figure 5-1163. UART_IIR_UART Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
FCR_MIRROR		IT_TYPE				IT_PENDING	
R		R				R	
0h		0h				1h	

Table 5-2361. UART_IIR_UART Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:6	FCR_MIRROR	R	0h	Mirror the contents of FCR[0] on both bits.
5:1	IT_TYPE	R	0h	0 Modem Interrupt. Priority=4 1 THR interrupt. Priority=3 2 RHR interrupt. Priority=2 3 Receiver line status error. Priority=3 6 Rx timeout. Priority=2 8 Xoff/Special character. Priority=5 16 CTS, RTS, DSR change state from active (low) to inactive (high). Priority=6
0	IT_PENDING	R	1h	0 An interrupt is pending 1 No interrupt is pending

5.26.2.13 UART_LCR Register

5.26.2.13.1 UART_LCR Register (Offset = Ch) [reset = 0h]

LCR[6:0] define parameters of the transmission and reception.

Note: As soon as LCR[6] is set to 1, the TX line is forced to 0 and remains in this state as long as LCR[6] = 1.

Return to [Summary Table](#)

Table 5-2362. Instance Table

Instance Name	Physical Address
UART0	5230 000Ch
UART1	5230 100Ch
UART2	5230 200Ch
UART3	5230 300Ch

Figure 5-1164. UART_LCR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
DIV_EN	BREAK_EN	PARITY_TYPE 2	PARITY_TYPE 1	PARITY_EN	NB_STOP	CHAR_LENGTH	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	

Table 5-2363. UART_LCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	DIV_EN	R/W	0h	0 Normal operating condition 1 Divisor latch enable. Allows to access to DLL, DLH and other registers (refer to the registers mapping)
6	BREAK_EN	R/W	0h	Break control bit. 0 Normal operating condition. 1 Forces the transmitter output to go low to alert the communication terminal
5	PARITY_TYPE2	R/W	0h	Selects the forced parity format [if LCR[3] = 1]. If LCR[5] = 1 and LCR[4] = 0, the parity bit is forced to 1 in the transmitted and received data. If LCR[5] = 1 and LCR[4] = 1, the parity bit is forced to 0 in the transmitted and received data.
4	PARITY_TYPE1	R/W	0h	0 Odd parity is generated (if LCR[3] = 1) 1 Even parity is generated (if LCR[3] = 1)

Table 5-2363. UART_LCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	PARITY_EN	R/W	0h	0 No parity 1 A parity bit is generated during transmission and the receiver checks for received parity.
2	NB_STOP	R/W	0h	Specifies the number of stop bits: 0 1 stop bits (word length = 5, 6, 7, 8) 1 1.5 stop bits (word length = 5) in USART mode. 2 stop bits (word length = 6, 7, 8)
1:0	CHAR_LENGTH	R/W	0h	Specifies the word length to be transmitted or received. 0 5 bits 1 6 bits 2 7 bits 3 8 bits

5.26.2.14 UART_MCR Register

5.26.2.14.1 UART_MCR Register (Offset = 10h) [reset = 0h]

MCR[3:0] controls the interface with the modem, data set or peripheral device that is emulating the modem.

Return to [Summary Table](#)

Table 5-2364. Instance Table

Instance Name	Physical Address
UART0	5230 0010h
UART1	5230 1010h
UART2	5230 2010h
UART3	5230 3010h

Figure 5-1165. UART_MCR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED	TCR_TLR	XON_EN	LOOPBACK_EN	CD_STS_CH	RI_STS_CH	RTS	DTR
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2365. UART_MCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	RESERVED	R	0h	
6	TCR_TLR	R/W	0h	0 No action 1 Enables access to the TCR and TLR registers.
5	XON_EN	R/W	0h	0 Disable 'XON any' function 1 Enable 'XON any' function
4	LOOPBACK_EN	R/W	0h	0 Normal operating mode 1 Enable local loopback mode (internal). In this mode the MCR[3:0] signals are looped back into MSR[7:4]. The transmit output is looped back to the receive input internally
3	CD_STS_CH	R/W	0h	0 In loopback forces DCD* input high and IRQ outputs to inactive state. 1 In loopback forces DCD* input low and IRQ outputs to inactive state.
2	RI_STS_CH	R/W	0h	0 In loopback forces RI* input high. 1 In loopback forces RI* input low.

Table 5-2365. UART_MCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	RTS	R/W	0h	In loop back controls MSR[4]. If auto-RTS is enabled the RTS* output is controlled by hardware flow control. 0 Force RTS* output to inactive (high). 1 Force RTS* output to active (low).
0	DTR	R/W	0h	0 Force DTR* output to inactive (high). 1 Force DTR* output to active (low).

5.26.2.15 UART_XON1_ADDR1 Register

5.26.2.15.1 UART_XON1_ADDR1 Register (Offset = 10h) [reset = 0h]

XON1/ADDR1 Register.

Return to [Summary Table](#)

Table 5-2366. Instance Table

Instance Name	Physical Address
UART0	5230 0010h
UART1	5230 1010h
UART2	5230 2010h
UART3	5230 3010h

Figure 5-1166. UART_XON1_ADDR1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
XON_WORD1							
R/W							
0h							

Table 5-2367. UART_XON1_ADDR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	XON_WORD1	R/W	0h	Used to store the 8-bit XON1 character in UART modes and ADDR1 address 1 for IrDA modes.

5.26.2.16 UART_LSR_CIR Register

5.26.2.16.1 UART_LSR_CIR Register (Offset = 14h) [reset = 81h]

IR CIR mode line status register.

Return to [Summary Table](#)

Table 5-2368. Instance Table

Instance Name	Physical Address
UART0	5230 0014h
UART1	5230 1014h
UART2	5230 2014h
UART3	5230 3014h

Figure 5-1167. UART_LSR_CIR Name Register

31	30	29	28	27	26	25	24	
RESERVED								
NONE								
0h								
23	22	21	20	19	18	17	16	
RESERVED								
NONE								
0h								
15	14	13	12	11	10	9	8	
RESERVED								
NONE								
0h								
7	6	5	4	3	2	1	0	
THR_EMPTY	RESERVED	RX_STOP	RESERVED				RX_FIFO_E	
R	R	R	NONE				R	
1h	0h	0h	0h				1h	

Table 5-2369. UART_LSR_CIR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	THR_EMPTY	R	1h	0 Transmit holding register (TX FIFO) is not empty 1 Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed
6	RESERVED	R	0h	
5	RX_STOP	R	0h	The RX_STOP is generated based on the value set in the BOF Length register (EBLR). It is cleared on a single read of the LSR register 0 Reception is on going or waiting for a new frame 1 Reception is completed
4:1	RESERVED	NONE	0h	Reserved
0	RX_FIFO_E	R	1h	0 No data in the receive FIFO 1 At least one data character in the RX FIFO

5.26.2.17 UART_LSR_IRDA Register

5.26.2.17.1 UART_LSR_IRDA Register (Offset = 14h) [reset = 83h]

IR-IRDA mode line status register.

Return to [Summary Table](#)

Table 5-2370. Instance Table

Instance Name	Physical Address
UART0	5230 0014h
UART1	5230 1014h
UART2	5230 2014h
UART3	5230 3014h

Figure 5-1168. UART_LSR_IRDA Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
THR_EMPTY	STS_FIFO_FULL	RX_LAST_BYTE	FRAME_TOO_LONG	ABORT	CRC	STS_FIFO_E	RX_FIFO_E
R	R	R	R	R	R	R	R
1h	0h	0h	0h	0h	0h	1h	1h

Table 5-2371. UART_LSR_IRDA Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7	THR_EMPTY	R	1h	0 Transmit holding register (TX FIFO) is not empty 1 Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed
6	STS_FIFO_FULL	R	0h	0 Status FIFO not full 1 Status FIFO full
5	RX_LAST_BYTE	R	0h	0 The RX FIFO (RHR) does not contain the last byte of the frame to be read 1 The RX FIFO (RHR) contains the last byte of the frame to be read. This bit is only set when the last byte of a frame is available to be read. It is used to determine the frame boundary. It is cleared on a single read of the LSR register

Table 5-2371. UART_LSR_IRDA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	FRAME_TOO_LONG	R	0h	0 No frame-too-long error in frame 1 Frame-too-long error in the frame at the top of the STATUS FIFO, [next character to be read]. This bit is set to 1 when a frame exceeding the maximum length (set by RXFLH and RXFLL registers) has been received. When this error is detected, current frame reception is terminated. Reception is stopped until the next START flag is detected
3	ABORT	R	0h	0 No abort pattern error in frame 1 Abort pattern is received. SIR & MIR: Abort pattern. FIR: Illegal symbol
2	CRC	R	0h	0 No CRC error in frame 1 CRC error in the frame at the top of the STATUS FIFO (next character to be read)
1	STS_FIFO_E	R	1h	0 Status FIFO not empty 1 Status FIFO empty
0	RX_FIFO_E	R	1h	0 No data in the receive FIFO 1 At least one data character in the RX FIFO

5.26.2.18 UART_LSR_UART Register

5.26.2.18.1 UART_LSR_UART Register (Offset = 14h) [reset = 60h]

Return to [Summary Table](#)

Table 5-2372. Instance Table

Instance Name	Physical Address
UART0	5230 0014h
UART1	5230 1014h
UART2	5230 2014h
UART3	5230 3014h

Figure 5-1169. UART_LSR_UART Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RX_FIFO_STS	TX_SR_E	TX_FIFO_E	RX_BI	RX_FE	RX_PE	RX_OE	RX_FIFO_E
R	R	R	R	R	R	R	R
0h	1h	1h	0h	0h	0h	0h	0h

Table 5-2373. UART_LSR_UART Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	RX_FIFO_STS	R	0h	0 Normal operation 1 At least one parity error, framing error or break indication in the RX FIFO. Bit 7 is cleared when no more errors are present in the RX FIFO.
6	TX_SR_E	R	1h	0 Transmitter hold (TX FIFO) and shift registers are not empty. 1 Transmitter hold (TX FIFO) and shift registers are empty
5	TX_FIFO_E	R	1h	0 Transmit hold register (TX FIFO) is not empty 1 Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed.
4	RX_BI	R	0h	0 No break condition 1 A break was detected while the data being read from the RX FIFO was being received. (i.e. RX input was low for one character + 1 bit time frame).

Table 5-2373. UART_LSR_UART Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	RX_FE	R	0h	0 No framing error in data being read from RX FIFO. 1 Framing error occurred in data being read from RX FIFO. (received data did not have a valid stop bit)
2	RX_PE	R	0h	0 No parity error in data being read from RX FIFO. 1 Parity error in data being read from RX FIFO
1	RX_OE	R	0h	0 No overrun error 1 Overrun error has occurred. Set when the character held in the receive shift register is not transferred to the RX FIFO. This case can occur only when receive FIFO is full.
0	RX_FIFO_E	R	0h	Line Status Register 0 No data in the receive FIFO 1 At least one data character in the RX FIFO

5.26.2.19 UART_XON2_ADDR2 Register

5.26.2.19.1 UART_XON2_ADDR2 Register (Offset = 14h) [reset = 0h]

XON2/ADDR2 Register.

Return to [Summary Table](#)

Table 5-2374. Instance Table

Instance Name	Physical Address
UART0	5230 0014h
UART1	5230 1014h
UART2	5230 2014h
UART3	5230 3014h

Figure 5-1170. UART_XON2_ADDR2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
XON_WORD2							
R/W							
0h							

Table 5-2375. UART_XON2_ADDR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	XON_WORD2	R/W	0h	Used to store the 8-bit XON2 character in UART modes and ADDR2 address 2 for IrDA modes.

5.26.2.20 UART_MSR Register

5.26.2.20.1 UART_MSR Register (Offset = 18h) [reset = 0h]

This register provides information about the current state of the control lines from the modem, data set or peripheral device to the LH. It also indicates when a control input from the modem changes state.

Return to [Summary Table](#)

Table 5-2376. Instance Table

Instance Name	Physical Address
UART0	5230 0018h
UART1	5230 1018h
UART2	5230 2018h
UART3	5230 3018h

Figure 5-1171. UART_MSR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
NCD_STS	NRI_STS	NDSR_STS	NCTS_STS	DCD_STS	RI_STS	DSR_STS	CTS_STS
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2377. UART_MSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	NCD_STS	R	0h	This bit is the complement of the DCD* input. In loop-back mode it is equivalent to MCR[3]
6	NRI_STS	R	0h	This bit is the complement of the RI* input. In loop-back mode it is equivalent to MCR[2]
5	NDSR_STS	R	0h	This bit is the complement of the DSR* input. In loop-back mode, it is equivalent to MCR[0]
4	NCTS_STS	R	0h	This bit is the complement of the CTS* input. In loop-back mode it is equivalent to MCR[1]
3	DCD_STS	R	0h	Indicates that DCD* input [or MCR[3] in loop back] has changed. Cleared on a read.
2	RI_STS	R	0h	Indicates that RI* input [or MCR[2] in loop back] has changed state from low to high. Cleared on a read.
1	DSR_STS	R	0h	1 Indicates that DSR* input (or MCR[0] in loop back) has changed state. Cleared on a read

Table 5-2377. UART_MSR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	CTS_STS	R	0h	1 Indicates that CTS* input (or MCR[1] in loop back) has changed state. Cleared on a read.

5.26.2.21 UART_TCR Register

5.26.2.21.1 UART_TCR Register (Offset = 18h) [reset = Fh]

Transmission Control Register.

Return to [Summary Table](#)

Table 5-2378. Instance Table

Instance Name	Physical Address
UART0	5230 0018h
UART1	5230 1018h
UART2	5230 2018h
UART3	5230 3018h

Figure 5-1172. UART_TCR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RX_FIFO_TRIG_START				RX_FIFO_TRIG_HALT			
R/W				R/W			
0h				Fh			

Table 5-2379. UART_TCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:4	RX_FIFO_TRIG_START	R/W	0h	RX FIFO trigger level to RESTORE transmission (0 - 60)
3:0	RX_FIFO_TRIG_HALT	R/W	Fh	RX FIFO trigger level to HALT transmission (0 - 60)

5.26.2.22 UART_XOFF1 Register

5.26.2.22.1 UART_XOFF1 Register (Offset = 18h) [reset = 0h]

XOFF1 Register.

Return to [Summary Table](#)

Table 5-2380. Instance Table

Instance Name	Physical Address
UART0	5230 0018h
UART1	5230 1018h
UART2	5230 2018h
UART3	5230 3018h

Figure 5-1173. UART_XOFF1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
XOFF_WORD1							
R/W							
0h							

Table 5-2381. UART_XOFF1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	XOFF_WORD1	R/W	0h	Used to store the 8-bit XOFF1 character in used in UART modes.

5.26.2.23 UART_SPR Register

5.26.2.23.1 UART_SPR Register (Offset = 1Ch) [reset = 0h]

This read/write register does not control the module in anyway. It is intended as a scratchpad register to be used by the programmer to hold temporary data.

Return to [Summary Table](#)

Table 5-2382. Instance Table

Instance Name	Physical Address
UART0	5230 001Ch
UART1	5230 101Ch
UART2	5230 201Ch
UART3	5230 301Ch

Figure 5-1174. UART_SPR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
SPR_WORD							
R/W							
0h							

Table 5-2383. UART_SPR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	SPR_WORD	R/W	0h	Scratchpad register

5.26.2.24 UART_TLR Register

5.26.2.24.1 UART_TLR Register (Offset = 1Ch) [reset = 0h]

Trigger Level Register.

Return to [Summary Table](#)

Table 5-2384. Instance Table

Instance Name	Physical Address
UART0	5230 001Ch
UART1	5230 101Ch
UART2	5230 201Ch
UART3	5230 301Ch

Figure 5-1175. UART_TLR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
RX_FIFO_TRIG_DMA				TX_FIFO_TRIG_DMA			
R/W				R/W			
0h				0h			

Table 5-2385. UART_TLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:4	RX_FIFO_TRIG_DMA	R/W	0h	Receive FIFO trigger level
3:0	TX_FIFO_TRIG_DMA	R/W	0h	Transmit FIFO trigger level

5.26.2.25 UART_XOFF2 Register

5.26.2.25.1 UART_XOFF2 Register (Offset = 1Ch) [reset = 0h]

XOFF2 Register.

Return to [Summary Table](#)

Table 5-2386. Instance Table

Instance Name	Physical Address
UART0	5230 001Ch
UART1	5230 101Ch
UART2	5230 201Ch
UART3	5230 301Ch

Figure 5-1176. UART_XOFF2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
XOFF_WORD2							
R/W							
0h							

Table 5-2387. UART_XOFF2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	XOFF_WORD2	R/W	0h	Used to store the 8-bit XOFF2 character in used in UART modes.

5.26.2.26 UART_MDR1 Register

5.26.2.26.1 UART_MDR1 Register (Offset = 20h) [reset = 7h]

The mode of operation can be programmed by writing to MDR1[2:0] and therefore the MDR1 must be programmed on start-up after configuration of the configuration registers (DLL, DLH, LCR). The value of MDR1[2:0] must not be changed again during normal operation.

Note: If the module is disabled by setting the MODE_SELECT field to.

Return to [Summary Table](#)

Table 5-2388. Instance Table

Instance Name	Physical Address
UART0	5230 0020h
UART1	5230 1020h
UART2	5230 2020h
UART3	5230 3020h

Figure 5-1177. UART_MDR1 Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
FRAME_END_MODE	SIP_MODE	SCT	SET_TXIR	IR_SLEEP	MODE_SELECT		
R/W	R/W	R/W	R/W	R/W	R/W		
0h	0h	0h	0h	0h	7h		

Table 5-2389. UART_MDR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	FRAME_END_MODE	R/W	0h	IrDA mode only. 0 Frame-length method 1 Set EOT bit method
6	SIP_MODE	R/W	0h	MIR/FIR modes only. 0 Manual SIP mode: SIP is generated with the control of ACREG[3] 1 Automatic SIP mode: SIP is generated after each transmission.
5	SCT	R/W	0h	Store and control the transmission 0 Starts the Infrared transmission as soon as a value is written to THR 1 Starts the Infrared transmission with the control of ACREG[2]. Note: before starting any transmission, there must be no reception on going.

Table 5-2389. UART_MDR1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	SET_TXIR	R/W	0h	Used to configure the infrared transceiver. 0 No action if MDR2[7]=0. TXIR pin output is forced low if MDR2[7]=1 1 TXIR pin output is forced high (not dependant of MDR2[7] value).
3	IR_SLEEP	R/W	0h	0 IrDA/CIR sleep mode disabled 1 IrDA/CIR sleep mode enabled
2:0	MODE_SELECT	R/W	7h	0 UART 16x mode 1 SIR mode 2 UART 16x auto-baud 3 UART 13x mode 4 MIR mode 5 FIR mode 6 CIR mode 7 Disable (default state)

5.26.2.27 UART_MDR2 Register

5.26.2.27.1 UART_MDR2 Register (Offset = 24h) [reset = 0h]

IR-IrDA and IR-CIR modes only.

MDR2[0] describes the status of the interrupt in IIR[5]. The IRTX_UNDEERRUN bit should be read after an IIR[5] TX_STATUS_IT interrupt has occurred. The bits [2:1] of this register sets the trigger level for the frame status FIFO (8 entries) and must be programmed before the mode is programmed in MDR1[2:0].

Note: The MDR2[6] gives the flexibility to invert the RX pin inside the UART module to ensure that the protocol at the input of the transceiver module has the same polarity at module level. By default, the RX pin is inverted because most of transceiver invert the IR receive pin.

Return to [Summary Table](#)

Table 5-2390. Instance Table

Instance Name	Physical Address
UART0	5230 0024h
UART1	5230 1024h
UART2	5230 2024h
UART3	5230 3024h

Figure 5-1178. UART_MDR2 Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
SET_TXIR_ALT	IRRXINVERT	CIR_PULSE_MODE		UART_PULSE	STS_FIFO_TRIG		IRTX_UNDEERRUN
R/W	R/W	R/W		R/W	R/W		R
0h	0h	0h		0h	0h		0h

Table 5-2391. UART_MDR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	SET_TXIR_ALT	R/W	0h	Provide alternate functionality for MDR1[4] [SET_TXIR] 0 Normal mode 1 Alternate mode for SET_TXIR
6	IRRXINVERT	R/W	0h	Only for IR mode [IRDA & CIR]Invert RX pin inside the module before the voting or sampling system logic of the infra red block. This will not effect the RX path in UART Modem modes. 0 inversion is performed 1 No inversion is performed

Table 5-2391. UART_MDR2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	CIR_PULSE_MODE	R/W	0h	<p>CIR Pulse modulation definition. It defines high level of the pulse width associated with a digit:</p> <p>0 Pulse width of 3 from 12 cycles 1 Pulse width of 4 from 12 cycles 2 Pulse width of 5 from 12 cycles 3 Pulse width of 6 from 12 cycles</p>
3	UART_PULSE	R/W	0h	<p>UART mode only. Used to allow pulse shaping in UART mode.</p> <p>0 normal UART mode 1 UART mode with a pulse shaping</p>
2:1	STS_FIFO_TRIG	R/W	0h	<p>Only for IR-IRDA mode. Frame Status FIFO Threshold select:</p> <p>0 1 entry 1 4 entries 2 7 entries 3 8 entries</p>
0	IRTX_UNDERRUN	R	0h	<p>IRDA Transmission status interrupt. When the IIR[5] interrupt occurs, the meaning of the interrupt is :</p> <p>0 the last bit of the frame has been transmitted successfully without error. 1 an underrun has occurred. The last bit of the frame has been transmitted but with an underrun error present. The bit is reset to '0' when the RESUME register is read.</p>

5.26.2.28 UART_SFLSR Register

5.26.2.28.1 UART_SFLSR Register (Offset = 28h) [reset = 0h]

IrDA modes only.

Reading this register effectively reads frame status information from the status FIFO (this register doesn't physically exist). Reading this register will increment the status FIFO read pointer (SFREGL and SFREGH must be read first).

Return to [Summary Table](#)

Table 5-2392. Instance Table

Instance Name	Physical Address
UART0	5230 0028h
UART1	5230 1028h
UART2	5230 2028h
UART3	5230 3028h

Figure 5-1179. UART_SFLSR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED5			OE_ERROR	FRAME_TOO_LONG_ERROR	ABORT_DETECT	CRC_ERROR	RESERVED0
R			R	R	R	R	R
0h			0h	0h	0h	0h	0h

Table 5-2393. UART_SFLSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:5	RESERVED5	R	0h	
4	OE_ERROR	R	0h	1 Overrun error in RX FIFO when frame at top of RX FIFO was received.
3	FRAME_TOO_LONG_ERROR	R	0h	1 Frame-length too long error in frame at top of RX FIFO.
2	ABORT_DETECT	R	0h	1 Abort pattern detected in frame at top of RX FIFO
1	CRC_ERROR	R	0h	1 CRC error in frame at top of RX FIFO. top of RX FIFO = Next frame to be read from RX FIFO
0	RESERVED0	R	0h	

5.26.2.29 UART_TXFLL Register

5.26.2.29.1 UART_TXFLL Register (Offset = 28h) [reset = 0h]

IrDA modes only.

The registers TXFLL and TXFLH hold the 13-bit transmit frame length (expressed in bytes). TXFLL holds the least significant bits and TXFLH holds the most significant bits. The frame length value is used if the frame length method of frame closing is used.

Return to [Summary Table](#)

Table 5-2394. Instance Table

Instance Name	Physical Address
UART0	5230 0028h
UART1	5230 1028h
UART2	5230 2028h
UART3	5230 3028h

Figure 5-1180. UART_TXFLL Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
TXFLL							
W							
0h							

Table 5-2395. UART_TXFLL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	TXFLL	W	0h	LSB register used to specify the frame length

5.26.2.30 UART_RESUME Register

5.26.2.30.1 UART_RESUME Register (Offset = 2Ch) [reset = 0h]

IR-IrDA and IR-CIR modes only.

This register is used to clear internal flags, which halt transmission/reception when an underrun/overflow error occurs. Reading this register resumes the halted operation. This register does not physically exist and reads always as 0x00.

Return to [Summary Table](#)

Table 5-2396. Instance Table

Instance Name	Physical Address
UART0	5230 002Ch
UART1	5230 102Ch
UART2	5230 202Ch
UART3	5230 302Ch

Figure 5-1181. UART_RESUME Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESUME							
R							
0h							

Table 5-2397. UART_RESUME Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	RESUME	R	0h	Dummy read to restart the TX or RX

5.26.2.31 UART_TXFLH Register

5.26.2.31.1 UART_TXFLH Register (Offset = 2Ch) [reset = 0h]

IrDA modes only.

The registers TXFLL and TXFLH hold the 13-bit transmit frame length (expressed in bytes). TXFLL holds the least significant bits and TXFLH holds the most significant bits. The frame length value is used if the frame length method of frame closing is used.

Return to [Summary Table](#)

Table 5-2398. Instance Table

Instance Name	Physical Address
UART0	5230 002Ch
UART1	5230 102Ch
UART2	5230 202Ch
UART3	5230 302Ch

Figure 5-1182. UART_TXFLH Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				TXFLH			
R				W			
0h				0h			

Table 5-2399. UART_TXFLH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:5	RESERVED	R	0h	
4:0	TXFLH	W	0h	MSB register used to specify the frame length

5.26.2.32 UART_RXFLL Register

5.26.2.32.1 UART_RXFLL Register (Offset = 30h) [reset = 0h]

IrDA modes only.

The registers RXFLL and RXFLH hold the 12-bit receive maximum frame length. RXFLL holds the least significant bits and RXFLH holds the most significant bits. If the intended maximum receive frame length is n bytes, then program RXFLL and RXFLH to be n + 3 in SIR or MIR modes and n + 6 in FIR mode (+3 and +6 are due to frame format with CRC and stop flag; there are two bytes associated with the FIR stop flag).

Return to [Summary Table](#)

Table 5-2400. Instance Table

Instance Name	Physical Address
UART0	5230 0030h
UART1	5230 1030h
UART2	5230 2030h
UART3	5230 3030h

Figure 5-1183. UART_RXFLL Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RXFLL							
W							
0h							

Table 5-2401. UART_RXFLL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	RXFLL	W	0h	LSB register used to specify the frame length in reception

5.26.2.33 UART_SFREGL Register

5.26.2.33.1 UART_SFREGL Register (Offset = 30h) [reset = 0h]

IrDA modes only.

The frame lengths of received frames are written into the status FIFO. This information can be read by reading the SFREGL and SFREGH registers (i.e. these registers do not physically exist). The least significant bits are read from SFREGL and the most significant bits are read from SFREGH. Reading these registers does not alter the status FIFO read pointer. These registers should be read before the pointer is incremented by reading the SFLSR.

Return to [Summary Table](#)

Table 5-2402. Instance Table

Instance Name	Physical Address
UART0	5230 0030h
UART1	5230 1030h
UART2	5230 2030h
UART3	5230 3030h

Figure 5-1184. UART_SFREGL Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
SFREGL							
R							
0h							

Table 5-2403. UART_SFREGL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	SFREGL	R	0h	LSB part of the frame length

5.26.2.34 UART_RXFLH Register

5.26.2.34.1 UART_RXFLH Register (Offset = 34h) [reset = 0h]

IrDA modes only.

The registers RXFLL and RXFLH hold the 12-bit receive maximum frame length. RXFLL holds the least significant bits and RXFLH holds the most significant bits. If the intended maximum receive frame length is n bytes, then program RXFLL and RXFLH to be n + 3 in SIR or MIR modes and n + 6 in FIR mode (+3 and +6 are due to frame format with CRC and stop flag; there are two bytes associated with the FIR stop flag).

Return to [Summary Table](#)

Table 5-2404. Instance Table

Instance Name	Physical Address
UART0	5230 0034h
UART1	5230 1034h
UART2	5230 2034h
UART3	5230 3034h

Figure 5-1185. UART_RXFLH Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				RXFLH			
R				W			
0h				0h			

Table 5-2405. UART_RXFLH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:4	RESERVED	R	0h	
3:0	RXFLH	W	0h	MSB register used to specify the frame length in reception

5.26.2.35 UART_SFREGH Register

5.26.2.35.1 UART_SFREGH Register (Offset = 34h) [reset = 0h]

IrDA modes only.

The frame lengths of received frames are written into the status FIFO. This information can be read by reading the SFREGL and SFREGH registers (i.e. these registers do not physically exist). The least significant bits are read from SFREGL and the most significant bits are read from SFREGH. Reading these registers does not alter the status FIFO read pointer. These registers should be read before the pointer is incremented by reading the SFLSR.

Return to [Summary Table](#)

Table 5-2406. Instance Table

Instance Name	Physical Address
UART0	5230 0034h
UART1	5230 1034h
UART2	5230 2034h
UART3	5230 3034h

Figure 5-1186. UART_SFREGH Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				SFREGH			
R				R			
0h				0h			

Table 5-2407. UART_SFREGH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:4	RESERVED	R	0h	
3:0	SFREGH	R	0h	MSB part of the frame length

5.26.2.36 UART_BLR Register

5.26.2.36.1 UART_BLR Register (Offset = 38h) [reset = 40h]

IrDA modes only.

Note that BLR[6] is used to select whether 0xC0 or 0xFF start patterns are to be used, when multiple start flags are required in SIR Mode. If only one start flag is required, this will always be 0xC0. If n start flags are required, then either (n-1) 0xC0 or (n-1) 0xFF flags are sent, followed by a single 0xC0 flag (immediately preceding the first data byte).

Return to [Summary Table](#)

Table 5-2408. Instance Table

Instance Name	Physical Address
UART0	5230 0038h
UART1	5230 1038h
UART2	5230 2038h
UART3	5230 3038h

Figure 5-1187. UART_BLR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
STS_FIFO_RESET	XBOF_TYPE	RESERVED					
R/W1TS	R/W	R					
0h	1h	0h					

Table 5-2409. UART_BLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	STS_FIFO_RESET	R/W1TS	0h	Status FIFO reset. This bit is self-clearing
6	XBOF_TYPE	R/W	1h	SIR xBOF select. 0 0xFF 1 0xC0
5:0	RESERVED	R	0h	

5.26.2.37 UART_UASR Register

5.26.2.37.1 UART_UASR Register (Offset = 38h) [reset = 0h]

UART Autobauding Status Register.

Return to [Summary Table](#)

Table 5-2410. Instance Table

Instance Name	Physical Address
UART0	5230 0038h
UART1	5230 1038h
UART2	5230 2038h
UART3	5230 3038h

Figure 5-1188. UART_UASR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
PARITY_TYPE		BIT_BY_CHAR		SPEED			
R		R		R			
0h		0h		0h			

Table 5-2411. UART_UASR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:6	PARITY_TYPE	R	0h	00 => No Parity identified. 01 => Parity space. 10 => Even Parity. 11 => Odd Parity
5	BIT_BY_CHAR	R	0h	0 => 7 bits character identified. 1 => 8 bits character identified
4:0	SPEED	R	0h	Used to report the speed identified. 00000 => No speed identified. 00001 => 115200 bauds. 00010 => 57600 bauds. 00011 => 38400 bauds. 00100 => 28800 bauds. 00101 => 19200 bauds. 00110 => 14400 bauds. 00111 => 9600bauds. 01000 => 4800bauds. 01001 => 2400bauds. 01010 => 1200bauds

5.26.2.38 UART_ACREG Register

5.26.2.38.1 UART_ACREG Register (Offset = 3Ch) [reset = 0h]

IR-IrDA and IR-CIR modes only.

Return to [Summary Table](#)

Table 5-2412. Instance Table

Instance Name	Physical Address
UART0	5230 003Ch
UART1	5230 103Ch
UART2	5230 203Ch
UART3	5230 303Ch

Figure 5-1189. UART_ACREG Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
PULSE_TYPE	SD_MOD	DIS_IR_RX	DIS_TX_UNDE RRUN	SEND_SIP	SCTX_EN	ABORT_EN	EOT_EN
R/W	R/W	R/W	R/W	R/W1TS	R/W1TS	R/W	R/W1TS
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2413. UART_ACREG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	PULSE_TYPE	R/W	0h	SIR pulse width select: 0 3/16 of baud-rate pulse width 1 1.6us
6	SD_MOD	R/W	0h	Primary output used to configure transceivers. Connected to the SD/ MODE input pin of IrDA transceivers. 0 SD pin is set to high 1 SD pin is set to low
5	DIS_IR_RX	R/W	0h	0 Normal operation (RX input automatically disabled during transmit but enabled outside of transmit operation). 1 Disables RX input (permanent state - independent of transmit).

Table 5-2413. UART_ACREG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	DIS_TX_UNDERRUN	R/W	0h	<p>It is recommended to disable TX FIFO underrun capability by masking corresponding underrun interrupt. When disabling underrun by setting ACREG[4]=1, garbage data is sent over TX line.</p> <p>0 Long stop bits cannot be transmitted, TX underrun is enabled 1 Long stop bits can be transmitted, TX underrun is disabled</p>
3	SEND_SIP	R/W1TS	0h	<p>MIR/FIR Modes only. Send Serial Infrared Interaction Pulse [SIP] If this bit is set during a MIR/FIR transmission, the SIP will be send at the end of it. This bit automatically gets cleared at the end of the SIP transmission.</p> <p>0 No action 1 Send SIP pulse.</p>
2	SCTX_EN	R/W1TS	0h	<p>Store and controlled TX start. When MDR1[5] = 1 and the LH writes 1 to this bit the TX state machine starts frame transmission. This bit is self-clearing.</p>
1	ABORT_EN	R/W	0h	<p>Frame Abort. The LH can intentionally abort transmission of a frame by Writing 1 to this bit. Neither the end flag nor the CRC bits are appended to the frame.</p> <p>If transmit FIFO is not empty and MDR1[5]=1, UART IrDA will start a new transfer with data of previous frame as soon as abort frame has been sent. Therefore, TX FIFO must be reset before sending an abort frame.</p>
0	EOT_EN	R/W1TS	0h	<p>EOT [end of transmission] bit. The LH writes 1 to this bit just before it writes the last byte to the TX FIFO in set-EOT bit frame closing method. This bit automatically gets cleared when the LH writes to the THR [TX FIFO].</p>

5.26.2.39 UART_SCR Register

5.26.2.39.1 UART_SCR Register (Offset = 40h) [reset = 0h]

Note: Bit 4 enables the wake-up interrupt, but this interrupt is not mapped into the IIR register. Therefore, when an interrupt occurs and there is no interrupt pending in the IIR register, the SSR[1] bit must be checked. To clear the wake-up interrupt, bit SCR[4] must be reset to 0.

Return to [Summary Table](#)

Table 5-2414. Instance Table

Instance Name	Physical Address
UART0	5230 0040h
UART1	5230 1040h
UART2	5230 2040h
UART3	5230 3040h

Figure 5-1190. UART_SCR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RX_TRIG_GRA NU1	TX_TRIG_GRA NU1	DSR_IT	RX_CTS_DSR_ WAKE_UP_EN ABLE	TX_EMPTY_CT L_IT	DMA_MODE_2		DMA_MODE_C TL
R/W	R/W	R/W	R/W	R/W	R/W		R/W
0h	0h	0h	0h	0h	0h		0h

Table 5-2415. UART_SCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	RX_TRIG_GRANU1	R/W	0h	0 DISABLES THE GRANULARITY OF 1 FOR TRIGGER RX LEVEL. 1 ENABLES THE GRANULARITY OF 1 FOR TRIGGER RX LEVEL.
6	TX_TRIG_GRANU1	R/W	0h	0 DISABLES THE GRANULARITY OF 1 FOR TRIGGER TX LEVEL. 1 Enables the granularity of 1 for trigger TX level.
5	DSR_IT	R/W	0h	0 DISABLES DSR* INTERRUPT. 1 ENABLES DSR* INTERRUPT.
4	RX_CTS_DSR_WAKE_UP_ENABLE	R/W	0h	0 DISABLES THE WAKE UP INTERRUPT AND CLEARS SSR[1]. 1 waits for a falling edge of pins RX, CTS* or DSR* to generate an interrupt

Table 5-2415. UART_SCR Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	TX_EMPTY_CTL_IT	R/W	0h	0 Normal mode for THR interrupt (See UART mode interrupts table). 1 THE THR INTERRUPT IS GENERATED WHEN TX FIFO AND TX SHIFT REGISTER ARE EMPTY.
2:1	DMA_MODE_2	R/W	0h	Used to specify the DMA mode valid if SCR[0] = 1 0 DMA mode 0 (no DMA) 1 DMA mode 1 (UART_nDMA_REQ[0] in TX, UART_nDMA_REQ[1] in RX) 2 DMA mode 2 (UART_nDMA_REQ[0] in RX) 3 DMA mode 3 (UART_nDMA_REQ[0] in TX)
0	DMA_MODE_CTL	R/W	0h	0 The DMA_MODE is set with FCR[3] 1 The DMA_MODE is set with SCR[2:1]

5.26.2.40 UART_SSR Register

5.26.2.40.1 UART_SSR Register (Offset = 44h) [reset = 4h]

Note: Bit 1 is reset only when SCR[4] is reset to 0.

Return to [Summary Table](#)

Table 5-2416. Instance Table

Instance Name	Physical Address
UART0	5230 0044h
UART1	5230 1044h
UART2	5230 2044h
UART3	5230 3044h

Figure 5-1191. UART_SSR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED					DMA_COUNTER_RST	RX_CTS_DSR_WAKE_UP_STS	TX_FIFO_FULL
R					R/W	R	R
0h					1h	0h	0h

Table 5-2417. UART_SSR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:3	RESERVED	R	0h	
2	DMA_COUNTER_RST	R/W	1h	0 The DMA counter will not be reset if the corresponding FIFO is reset (via FCR[1] or FCR[2]) 1 The DMA counter will be reset if corresponding FIFO is reset (via FCR[1] or FCR[2])
1	RX_CTS_DSR_WAKE_UP_STS	R	0h	0 No falling edge event on RX, CTS* and DSR* 1 A falling edge occurred on RX, CTS* or DSR*
0	TX_FIFO_FULL	R	0h	0 TX FIFO is not full 1 TX FIFO is full.

5.26.2.41 UART_EBLR Register

5.26.2.41.1 UART_EBLR Register (Offset = 48h) [reset = 0h]

IR-IrDA and IR-CIR modes only.

In IR-IrDA SIR operation, this register specifies the number of BOF + xBOFs to transmit. Value set into this register must take into account the BOF character, therefore to only sent one BOF with no XBOF this register must be set to 1. To send one BOF with N XBOF this register must be set to N+1. Furthermore, the value 0 will send 1 BOF plus 255 XBOF.

In IR-IrDA MIR mode, this register specifies the number of additional start flags (MIR protocol mandates a minimum of 2 start flags).

In IR-CIR mode, this register specifies the number of consecutive zeros to be received before generating the RX_STOP interrupt (IIR[2]). All the received zeros are stored in the RX FIFO. When the register is set to 0, this feature is de-activated and always in reception state which can be disabled by setting the ACREG[5] to.

Return to [Summary Table](#)

Table 5-2418. Instance Table

Instance Name	Physical Address
UART0	5230 0048h
UART1	5230 1048h
UART2	5230 2048h
UART3	5230 3048h

Figure 5-1192. UART_EBLR Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
EBLR							
R/W							
0h							

Table 5-2419. UART_EBLR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	EBLR	R/W	0h	IR-IrDA mode: This register allows to define up to 176 xBOFs, the maximum required by IrDA specification. IR-CIR mode: This register specifies the number of consecutive zeros to be received before generating the RX_STOP interrupt [IIR[2]]. 0x00: feature disabled. 0x01: generate RX_STOP interrupt after receiving one zero bit. ... 0xFF: generate RX_STOP interrupt after receiving 255 zero bits.

5.26.2.42 UART_MVR Register

5.26.2.42.1 UART_MVR Register (Offset = 50h) [reset = 47424E03h]

The reset value is fixed by hardware and corresponds to the RTL revision of this module. A reset has no effect on the value returned

Notes:

UART / IRDA SIR only module is revision 1.x (WMU_012_1 specification).

UART / IRDA with SIR, MIR and FIR support is revision 2.x (WMU_012_2 specification).

UART / IRDA with SIR, MIR and FIR / CIR support is revision 3.x (this specification).

For example: MVR = 0x30 => Version 3.0 MVR = 0x38 => Version 3.8

Return to [Summary Table](#)

Table 5-2420. Instance Table

Instance Name	Physical Address
UART0	5230 0050h
UART1	5230 1050h
UART2	5230 2050h
UART3	5230 3050h

Figure 5-1193. UART_MVR Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED			FUNC		
R		R			R		
1h		0h			742h		
23	22	21	20	19	18	17	16
FUNC							
R							
742h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
9h				6h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		3h					

Table 5-2421. UART_MVR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Scheme revision number of module
29:28	RESERVED	R	0h	Reserved
27:16	FUNC	R	742h	Function revision number of module
15:11	RTL	R	9h	Rtl revision number of module
10:8	MAJOR	R	6h	Major revision number of the module.
7:6	CUSTOM	R	0h	Custom revision number of the module.
5:0	MINOR	R	3h	Minor revision number of the module.

5.26.2.43 UART_SYSC Register

5.26.2.43.1 UART_SYSC Register (Offset = 54h) [reset = 0h]

The auto idle bit controls a power saving technique to reduce the logic power consumption of the OCP interface. That is to say when the feature is enabled, the clock will be gated off until an OCP command for this device has been detected. When the software reset bit is set high it causes a full device reset.

Return to [Summary Table](#)

Table 5-2422. Instance Table

Instance Name	Physical Address
UART0	5230 0054h
UART1	5230 1054h
UART2	5230 2054h
UART3	5230 3054h

Figure 5-1194. UART_SYSC Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED			IDLEMODE		ENAWAKEUP	SOFTRESET	AUTOIDLE
R			R/W		R/W	W	R/W
0h			0h		0h	0h	0h

Table 5-2423. UART_SYSC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:5	RESERVED	R	0h	
4:3	IDLEMODE	R/W	0h	POWER MANAGEMENT REQ/ACK CONTROL REF: OCP DESIGN GUIDELINES VERSION 1.1 0 Force idle. An idle request is acknowledged unconditionally 1 No-idle. An idle request is never acknowledged. 2 Smart idle. Acknowledgement to an idle request is given based in the internal activity of the module. 3 reserved
2	ENAWAKEUP	R/W	0h	WAKE UP FEATURE CONTROL 0 wake up is disabled 1 wake up capability is enabled

Table 5-2423. UART_SYSC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	SOFTRESET	W	0h	Software reset. Set this bit to 1 to trigger a module reset. This bit is automatically reset by the hardware. During reads it always returns a 0. 0 Normal mode 1 The module is reset
0	AUTOIDLE	R/W	0h	Internal OCP clock gating strategy 0 Clock is running 1 Automatic OCP clock gating strategy is applied, based on the OCP interface activity

5.26.2.44 UART_SYSS Register

5.26.2.44.1 UART_SYSS Register (Offset = 58h) [reset = 0h]

Return to [Summary Table](#)

Table 5-2424. Instance Table

Instance Name	Physical Address
UART0	5230 0058h
UART1	5230 1058h
UART2	5230 2058h
UART3	5230 3058h

Figure 5-1195. UART_SYSS Name Register

31	30	29	28	27	26	25	24	
RESERVED_24								
R								
0h								
23	22	21	20	19	18	17	16	
RESERVED_24								
R								
0h								
15	14	13	12	11	10	9	8	
RESERVED_24								
R								
0h								
7	6	5	4	3	2	1	0	
RESERVED							RESETDONE	
R							R	
0h							0h	

Table 5-2425. UART_SYSS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:1	RESERVED	R	0h	
0	RESETDONE	R	0h	Internal Reset Monitoring 0 Internal Module Reset is ongoing 1 Reset completed

5.26.2.45 UART_WER Register

5.26.2.45.1 UART_WER Register (Offset = 5Ch) [reset = FFh]

The UART wakeup enable register is used to mask and unmask a UART event that would subsequently notify the system. The events are any activity in the logic that could cause an interrupt and/ or an activity that would require the system to wakeup. It should be noted that even if the wakeup is disabled for certain events, if these events are also an interrupt to the UART, then the UART will still register the interrupt as such.

Return to [Summary Table](#)

Table 5-2426. Instance Table

Instance Name	Physical Address
UART0	5230 005Ch
UART1	5230 105Ch
UART2	5230 205Ch
UART3	5230 305Ch

Figure 5-1196. UART_WER Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
EVENT_7_TX_WAKEUP_EN	EVENT_6_RECEIVER_LINE_STATUS_INTERRUPT	EVENT_5_RHR_INTERRUPT	EVENT_4_RX_ACTIVITY	EVENT_3_DCD_CD_ACTIVITY	EVENT_2_RI_ACTIVITY	EVENT_1_DSR_ACTIVITY	EVENT_0_CTS_ACTIVITY
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1h	1h	1h	1h	1h	1h	1h	1h

Table 5-2427. UART_WER Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7	EVENT_7_TX_WAKEUP_EN	R/W	1h	0 Event is not allowed to wake up the system 1 EVENT CAN WAKE UP THE SYSTEM: Event can be: THR_IT or TX_DMA request and/or TX_SATUS_IT
6	EVENT_6_RECEIVER_LINE_STATUS_INTERRUPT	R/W	1h	0 Event is not allowed to wake up the system 1 Event can wake up the system
5	EVENT_5_RHR_INTERRUPT	R/W	1h	0 Event is not allowed to wake up the system 1 Event can wake up the system
4	EVENT_4_RX_ACTIVITY	R/W	1h	0 Event is not allowed to wake up the system 1 Event can wake up the system
3	EVENT_3_DCD_CD_ACTIVITY	R/W	1h	0 Event is not allowed to wake up the system 1 Event can wake up the system

Table 5-2427. UART_WER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	EVENT_2_RI_ACTIVITY	R/W	1h	0 Event is not allowed to wake up the system 1 Event can wake up the system
1	EVENT_1_DSR_ACTIVIT Y	R/W	1h	0 Event is not allowed to wake up the system 1 Event can wake up the system
0	EVENT_0_CTS_ACTIVIT Y	R/W	1h	0 Event is not allowed to wake up the system 1 Event can wake up the system

5.26.2.46 UART_CFPS Register

5.26.2.46.1 UART_CFPS Register (Offset = 60h) [reset = 69h]

Since the Consumer IR works at modulation rates of 30 56.8 KHz, the 48 MHz clock must be pre scaled before the clock can drive the IR logic. This register sets the divisor rate to give a range to accommodate the remote control requirements in BAUD multiples of 12x. The value of the CFPS at reset is 0105 decimal which equates to a 38.1 KHz output from starting conditions. The 48 MHz carrier is prescaled by the CFPS which is then divided by the 12x BAUD multiple.

Return to [Summary Table](#)

Table 5-2428. Instance Table

Instance Name	Physical Address
UART0	5230 0060h
UART1	5230 1060h
UART2	5230 2060h
UART3	5230 3060h

Figure 5-1197. UART_CFPS Name Register

31	30	29	28	27	26	25	24
RESERVED_24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED_24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED_24							
R							
0h							
7	6	5	4	3	2	1	0
CFPS							
R/W							
69h							

Table 5-2429. UART_CFPS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED_24	R	0h	Reserved
7:0	CFPS	R/W	69h	System clock frequency prescaler at [12x multiple]. Examples for CFPS values are given in the table below. Target Freq [KHz] CFPS [decimal] Actual Freq[KHz] 30 133 30.08 32.75 122 32.79 36 111 36.04 36.7 109 36.69 38* 105 38.1 40 100 40 56.8 70 57.14 * configured at reset to this value Note: CFPS = 0 is not supported.

5.26.2.47 UART_RXFIFO_LVL Register

5.26.2.47.1 UART_RXFIFO_LVL Register (Offset = 64h) [reset = 0h]

Level of the RX FIFO.

Return to [Summary Table](#)

Table 5-2430. Instance Table

Instance Name	Physical Address
UART0	5230 0064h
UART1	5230 1064h
UART2	5230 2064h
UART3	5230 3064h

Figure 5-1198. UART_RXFIFO_LVL Name Register

31	30	29	28	27	26	25	24
RESERVED24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED24							
R							
0h							
7	6	5	4	3	2	1	0
RXFIFO_LVL							
R							
0h							

Table 5-2431. UART_RXFIFO_LVL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED24	R	0h	Reserved
7:0	RXFIFO_LVL	R	0h	

5.26.2.48 UART_TXFIFO_LVL Register

5.26.2.48.1 UART_TXFIFO_LVL Register (Offset = 68h) [reset = 0h]

Level of the TX FIFO.

Return to [Summary Table](#)

Table 5-2432. Instance Table

Instance Name	Physical Address
UART0	5230 0068h
UART1	5230 1068h
UART2	5230 2068h
UART3	5230 3068h

Figure 5-1199. UART_TXFIFO_LVL Name Register

31	30	29	28	27	26	25	24
RESERVED24							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED24							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED24							
R							
0h							
7	6	5	4	3	2	1	0
TXFIFO_LVL							
R							
0h							

Table 5-2433. UART_TXFIFO_LVL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED24	R	0h	Reserved
7:0	TXFIFO_LVL	R	0h	

5.26.2.49 UART_IER2 Register

5.26.2.49.1 UART_IER2 Register (Offset = 6Ch) [reset = 0h]

Enables RX/TX FIFOs empty corresponding interrupts.

Return to [Summary Table](#)

Table 5-2434. Instance Table

Instance Name	Physical Address
UART0	5230 006Ch
UART1	5230 106Ch
UART2	5230 206Ch
UART3	5230 306Ch

Figure 5-1200. UART_IER2 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED					RHR_IT_DIS	EN_TXFIFO_EMPTY	EN_RXFIFO_EMPTY
R					R/W	R/W	R/W
0h					0h	0h	0h

Table 5-2435. UART_IER2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	
7:3	RESERVED	R	0h	
2	RHR_IT_DIS	R/W	0h	0 Enables the RHR interrupt. 1 Disables the RHR interrupt.
1	EN_TXFIFO_EMPTY	R/W	0h	Enables[1]/DISABLES[0] EN_TXFIFO_EMPTY interrupt.
0	EN_RXFIFO_EMPTY	R/W	0h	Enables[1]/disables[0] EN_RXFIFO_EMPTY interrupt.

5.26.2.50 UART_ISR2 Register

5.26.2.50.1 UART_ISR2 Register (Offset = 70h) [reset = 3h]

Status of RX/TX FIFOs empty corresponding interrupts.

Return to [Summary Table](#)

Table 5-2436. Instance Table

Instance Name	Physical Address
UART0	5230 0070h
UART1	5230 1070h
UART2	5230 2070h
UART3	5230 3070h

Figure 5-1201. UART_ISR2 Name Register

31	30	29	28	27	26	25	24	RESERVED1	
R									
0h									
23	22	21	20	19	18	17	16	RESERVED1	
R									
0h									
15	14	13	12	11	10	9	8	RESERVED1	
R									
0h									
7	6	5	4	3	2	1	0	RESERVED	
						TXFIFO_EMPTY_STS	RXFIFO_EMPTY_STS		
						R/W1TC	R/W1TC		
						1h	1h		

Table 5-2437. UART_ISR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	Reserved
7:2	RESERVED	R	0h	Reserved
1	TXFIFO_EMPTY_STS	R/W1TC	1h	TXFIFO interrupt pending 0 TXFIFO_EMPTY interrupt not pending. 1 TXFIFO_EMPTY interrupt pending.
0	RXFIFO_EMPTY_STS	R/W1TC	1h	RXFIFO interrupt pending 0 RXFIFO_EMPTY interrupt not pending. 1 RXFIFO_EMPTY interrupt pending.

5.26.2.51 UART_FREQ_SEL Register

5.26.2.51.1 UART_FREQ_SEL Register (Offset = 74h) [reset = 1Ah]

Sample per bit value selector.

Return to [Summary Table](#)

Table 5-2438. Instance Table

Instance Name	Physical Address
UART0	5230 0074h
UART1	5230 1074h
UART2	5230 2074h
UART3	5230 3074h

Figure 5-1202. UART_FREQ_SEL Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED2							
R							
0h							
7	6	5	4	3	2	1	0
FREQ_SEL							
R/W							
1Ah							

Table 5-2439. UART_FREQ_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED2	R	0h	RESERVED
7:0	FREQ_SEL	R/W	1Ah	Sets the sample per bit if non default frequency is used. MDR3[1] must be set to 1 after this value is set. Must be equal or higher then 6.

5.26.2.52 UART_ABAUD_1ST_CHAR Register

5.26.2.52.1 UART_ABAUD_1ST_CHAR Register (Offset = 78h) [reset = 0h]

Unused.

Return to [Summary Table](#)

Table 5-2440. Instance Table

Instance Name	Physical Address
UART0	5230 0078h
UART1	5230 1078h
UART2	5230 2078h
UART3	5230 3078h

Figure 5-1203. UART_ABAUD_1ST_CHAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2441. UART_ABAUD_1ST_CHAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	R	0h	

5.26.2.53 UART_BAUD_2ND_CHAR Register

5.26.2.53.1 UART_BAUD_2ND_CHAR Register (Offset = 7Ch) [reset = 0h]

Unused.

Return to [Summary Table](#)

Table 5-2442. Instance Table

Instance Name	Physical Address
UART0	5230 007Ch
UART1	5230 107Ch
UART2	5230 207Ch
UART3	5230 307Ch

Figure 5-1204. UART_BAUD_2ND_CHAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2443. UART_BAUD_2ND_CHAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	R	0h	

5.26.2.54 UART_MDR3 Register

5.26.2.54.1 UART_MDR3 Register (Offset = 80h) [reset = 0h]

Mode definition register 3.

Return to [Summary Table](#)

Table 5-2444. Instance Table

Instance Name	Physical Address
UART0	5230 0080h
UART1	5230 1080h
UART2	5230 2080h
UART3	5230 3080h

Figure 5-1205. UART_MDR3 Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED2							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED1			DIR_EN	DIR_POL	SET_DMA_TX_THRESHOLD	NONDEFAULT_FREQ	DISABLE_CIR_RX_DEMOD
R			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h

Table 5-2445. UART_MDR3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED2	R	0h	Reserved
7:5	RESERVED1	R	0h	Reserved
4	DIR_EN	R/W	0h	RS-485 External Transceiver Direction Enable
3	DIR_POL	R/W	0h	RS-485 External Transceiver Direction Polarity. 0 => TX: RTS=0, RX: RTS=1. 1 => TX: RTS=1, RX: RTS=0
2	SET_DMA_TX_THRESH OLD	R/W	0h	Enable to set different TX DMA threshold then 64-trigger [usage of new register TX_DNA_THRESHOLD]
1	NONDEFAULT_FREQ	R/W	0h	Enables[1]/Disables[0] using NONDEFAULT fclk frequencies
0	DISABLE_CIR_RX_DEMOD OD	R/W	0h	Disables[1]/Enables[0] CIR RX demodulation 0 Enables CIR RX demodulation 1 Disables CIR RX demodulation

5.26.2.55 UART_TX_DMA_THRESHOLD Register

5.26.2.55.1 UART_TX_DMA_THRESHOLD Register (Offset = 84h) [reset = 0h]

Use to manually set the TX DMA threshold level.
MDR3[2] SET_TX_DMA_THRESHOLD must be one and must be value + tx_trigger_level <= 64 (TX FIFO size).
If not, 64-tx_trigger_level will be used w/o modifying the value of this register.

Return to [Summary Table](#)

Table 5-2446. Instance Table

Instance Name	Physical Address
UART0	5230 0084h
UART1	5230 1084h
UART2	5230 2084h
UART3	5230 3084h

Figure 5-1206. UART_TX_DMA_THRESHOLD Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				TX_DMA_THRESHOLD			
R				R/W			
0h				0h			

Table 5-2447. UART_TX_DMA_THRESHOLD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	RESERVED
7:6	RESERVED	R	0h	Reserved
5:0	TX_DMA_THRESHOLD	R/W	0h	Use to manually set the TX DMA threshold level.

5.26.2.56 UART_MDR4 Register

5.26.2.56.1 UART_MDR4 Register (Offset = 88h) [reset = 0h]

Mode definition register 4

Return to [Summary Table](#)

Table 5-2448. Instance Table

Instance Name	Physical Address
UART0	5230 0088h
UART1	5230 1088h
UART2	5230 2088h
UART3	5230 3088h

Figure 5-1207. UART_MDR4 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED	MODE9	FREQ_SEL_H			MODE		
R	R/W	R/W			R/W		
0h	0h	0h			0h		

Table 5-2449. UART_MDR4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	
7	RESERVED	R	0h	
6	MODE9	R/W	0h	9-bit character length. When '1', overrides character length setting in LCR
5:3	FREQ_SEL_H	R/W	0h	Upper 3 bits of FREQ_SEL register for higher division values, as required for FI/Di in ISO7816 mode
2:0	MODE	R/W	0h	New modes [when set, overrides MDR1 modes] 0 disabled (no override) 1 reserved 2 Synchronous mode with external clock 3 Synchronous mode with generated clock 4 ISO 7816 mode T=0 5 ISO 7816 mode T=1 6 reserved 7 reserved

5.26.2.57 UART_EFR2 Register

5.26.2.57.1 UART_EFR2 Register (Offset = 8Ch) [reset = 0h]

Enhanced Features Register 2

Return to [Summary Table](#)

Table 5-2450. Instance Table

Instance Name	Physical Address
UART0	5230 008Ch
UART1	5230 108Ch
UART2	5230 208Ch
UART3	5230 308Ch

Figure 5-1208. UART_EFR2 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
BROADCAST	TIMEOUT_BEH AVE	C8	C4	C2	MULTIDROP	RHR_OVERRU N	ENDIAN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2451. UART_EFR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	
7	BROADCAST	R/W	0h	Enables broadcast address matching in multi-drop address match mode
6	TIMEOUT_BEHAVE	R/W	0h	Specifies how timeout is measured 0 timeout after at least one character has been received 1 periodic timeout even when no character has been received
5	C8	R/W	0h	Value for ISO 7816C8 pin for software control
4	C4	R/W	0h	Value for ISO 7816C4 pin for software control
3	C2	R/W	0h	Value for ISO 7816reset pin [software controllable]
2	MULTIDROP	R/W	0h	Enables parity Multi-drop mode [overrides LCR[5..3]] when '1'
1	RHR_OVERRUN	R/W	0h	RHR Overrun behaviour when buffer full 0 data in RHR is not overwritten (standard) 1 data in RHR is overwritten when buffer full (and FIFO disabled)

Table 5-2451. UART_EFR2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	ENDIAN	R/W	0h	Endianness 0 Little Endian (LSB First) 1 Big Endian (MSB First)

5.26.2.58 UART_ECR Register

5.26.2.58.1 UART_ECR Register (Offset = 90h) [reset = 18h]

Enhanced Control register.

Return to [Summary Table](#)

Table 5-2452. Instance Table

Instance Name	Physical Address
UART0	5230 0090h
UART1	5230 1090h
UART2	5230 2090h
UART3	5230 3090h

Figure 5-1209. UART_ECR Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED		CLEAR_TX_PE	TX_EN	RX_EN	TX_RST	RX_RST	A_MULTIDROP
R		W	R/W	R/W	W	W	W
0h		0h	1h	1h	0h	0h	0h

Table 5-2453. UART_ECR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	
7:6	RESERVED	R	0h	
5	CLEAR_TX_PE	W	0h	Write 1 to clear parity error from the Transmitter to allow it to continue to try sending data [ISO7816 transmit only]
4	TX_EN	R/W	1h	Enables/Disables the transmitter 0 Transmitter is shut down 1 Transmitter is working
3	RX_EN	R/W	1h	Enables/Disables the receiver 0 Receiver is shut down 1 Receiver is operating
2	TX_RST	W	0h	Writing '1' resets the transmitter
1	RX_RST	W	0h	Writing '1' resets the receiver
0	A_MULTIDROP	W	0h	In multi-drop mode, when written with the value '1' causes the next byte written into THR to be transmitted with the parity bit set, signaling an address

5.26.2.59 UART_TIMEGUARD Register

5.26.2.59.1 UART_TIMEGUARD Register (Offset = 94h) [reset = 0h]

Timeguard.

Return to [Summary Table](#)

Table 5-2454. Instance Table

Instance Name	Physical Address
UART0	5230 0094h
UART1	5230 1094h
UART2	5230 2094h
UART3	5230 3094h

Figure 5-1210. UART_TIMEGUARD Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
TIMEGUARD							
R/W							
0h							

Table 5-2455. UART_TIMEGUARD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	R	0h	
7:0	TIMEGUARD	R/W	0h	Specifies the amount of idle baud clocks [transmitter bit period] to insert between transmitted bytes, useful when communicating with slower devices

5.26.2.60 UART_TIMEOUTL Register

5.26.2.60.1 UART_TIMEOUTL Register (Offset = 98h) [reset = 0h]

Timeout lower byte.

Return to [Summary Table](#)

Table 5-2456. Instance Table

Instance Name	Physical Address
UART0	5230 0098h
UART1	5230 1098h
UART2	5230 2098h
UART3	5230 3098h

Figure 5-1211. UART_TIMEOUTL Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
TIMEOUT_L							
R/W							
0h							

Table 5-2457. UART_TIMEOUTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	R	0h	
7:0	TIMEOUT_L	R/W	0h	Custom timeout period in baud clocks, to override the internal value, when different from 0. [Lower byte of the 16 bit value]

5.26.2.61 UART_TIMEOUT Register

5.26.2.61.1 UART_TIMEOUT Register (Offset = 9Ch) [reset = 0h]

Timeout higher byte.

Return to [Summary Table](#)

Table 5-2458. Instance Table

Instance Name	Physical Address
UART0	5230 009Ch
UART1	5230 109Ch
UART2	5230 209Ch
UART3	5230 309Ch

Figure 5-1212. UART_TIMEOUT Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
TIMEOUT_H							
R/W							
0h							

Table 5-2459. UART_TIMEOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	R	0h	
7:0	TIMEOUT_H	R/W	0h	Custom timeout period in baud clocks, to override the internal value, when different from 0. [Higher byte of the 16 bit value]

5.26.2.62 UART_SCCR Register

5.26.2.62.1 UART_SCCR Register (Offset = A0h) [reset = 7h]

Smartcard (ISO7816) mode Control Register.

Return to [Summary Table](#)

Table 5-2460. Instance Table

Instance Name	Physical Address
UART0	5230 00A0h
UART1	5230 10A0h
UART2	5230 20A0h
UART3	5230 30A0h

Figure 5-1213. UART_SCCR Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
DSNACK	INACK	RESERVED			MAX_ITERATION		
R/W	R/W	R			R/W		
0h	0h	0h			7h		

Table 5-2461. UART_SCCR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED1	R	0h	
7	DSNACK	R/W	0h	Applies Max_Iteration to receiver aswell - when maximum number of NACKs have been returned, the receiver will accept the data regardless of error. The data will be loaded into the receiver FIFO and PE will be set when Reading it.
6	INACK	R/W	0h	Inhibit NACK when receiving, even if an error is received. The data will be loaded into the receiver FIFO and PE will be set when Reading it.
5:3	RESERVED	R	0h	
2:0	MAX_ITERATION	R/W	7h	Number of times to repeat transmitted character, if the receiver did not acknowledge. If not acknowledged after the max value is reached, the UART transmitter will set parity error, stop and not continue until it is cleared.

5.26.2.63 UART_ERHR Register

5.26.2.63.1 UART_ERHR Register (Offset = A4h) [reset = 0h]

Extended Receive Holding Register.

Return to [Summary Table](#)

Table 5-2462. Instance Table

Instance Name	Physical Address
UART0	5230 00A4h
UART1	5230 10A4h
UART2	5230 20A4h
UART3	5230 30A4h

Figure 5-1214. UART_ERHR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							ERHR
R							R
0h							0h
7	6	5	4	3	2	1	0
ERHR							
R							
0h							

Table 5-2463. UART_ERHR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	R	0h	
8:0	ERHR	R	0h	Extended Receive Holding Register - allows accessing the full 9bit RHR

5.26.2.64 UART_ETHR Register

5.26.2.64.1 UART_ETHR Register (Offset = A4h) [reset = 0h]

Extended Transmit Holding Register.

Return to [Summary Table](#)

Table 5-2464. Instance Table

Instance Name	Physical Address
UART0	5230 00A4h
UART1	5230 10A4h
UART2	5230 20A4h
UART3	5230 30A4h

Figure 5-1215. UART_ETHR Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							ETHR
R							W
0h							0h
7	6	5	4	3	2	1	0
ETHR							
W							
0h							

Table 5-2465. UART_ETHR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	R	0h	
8:0	ETHR	W	0h	Extended Transmit Holding Register - allows Writing the full 9bit RHR

5.26.2.65 UART_MAR Register

5.26.2.65.1 UART_MAR Register (Offset = A8h) [reset = 0h]

Multidrop Address Register.

Return to [Summary Table](#)

Table 5-2466. Instance Table

Instance Name	Physical Address
UART0	5230 00A8h
UART1	5230 10A8h
UART2	5230 20A8h
UART3	5230 30A8h

Figure 5-1216. UART_MAR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
ADDRESS							
R/W							
0h							

Table 5-2467. UART_MAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	ADDRESS	R/W	0h	Multidrop match address value

5.26.2.66 UART_MMR Register
5.26.2.66.1 UART_MMR Register (Offset = ACh) [reset = 0h]

Multidrop Mask Register.

 Return to [Summary Table](#)
Table 5-2468. Instance Table

Instance Name	Physical Address
UART0	5230 00ACh
UART1	5230 10ACh
UART2	5230 20ACh
UART3	5230 30ACh

Figure 5-1217. UART_MMR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
MASK							
R/W							
0h							

Table 5-2469. UART_MMR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	MASK	R/W	0h	Address match masking value ? Writing a 0 to a bit means that the corresponding address bit will be ignored in matching

5.26.2.67 UART_MBR Register

5.26.2.67.1 UART_MBR Register (Offset = B0h) [reset = 0h]

Multidrop Broadcast Address Register.

Return to [Summary Table](#)

Table 5-2470. Instance Table

Instance Name	Physical Address
UART0	5230 00B0h
UART1	5230 10B0h
UART2	5230 20B0h
UART3	5230 30B0h

Figure 5-1218. UART_MBR Name Register

31	30	29	28	27	26	25	24
RESERVED							
NONE							
0h							
23	22	21	20	19	18	17	16
RESERVED							
NONE							
0h							
15	14	13	12	11	10	9	8
RESERVED							
NONE							
0h							
7	6	5	4	3	2	1	0
BROADCAST_ADDRESS							
R/W							
0h							

Table 5-2471. UART_MBR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	NONE	0h	Reserved
7:0	BROADCAST_ADDRESS	R/W	0h	Broadcast address for address matching

5.27 USB

USB

5.27.1 USB Summaries

USB Summaries

Table 5-2472. USB_OTGSSC2 Registers, Base Address=5390 0000h, Length=16384

Offset	Length	Register Name	USB0 Physical Address
0h	32	USB_OTGSSC2_REVISION	5390 0000h
10h	32	USB_OTGSSC2_SYSCONFIG	5390 0010h
18h	32	USB_OTGSSC2_IRQ_EOI_MAIN	5390 0018h
20h	32	USB_OTGSSC2_IRQSTATUS_RAW_MAIN_0	5390 0020h
24h	32	USB_OTGSSC2_IRQSTATUS_MAIN_0	5390 0024h
28h	32	USB_OTGSSC2_IRQENABLE_SET_MAIN_0	5390 0028h
2Ch	32	USB_OTGSSC2_IRQENABLE_CLR_MAIN_0	5390 002Ch
30h	32	USB_OTGSSC2_IRQSTATUS_RAW_MAIN_1	5390 0030h
34h	32	USB_OTGSSC2_IRQSTATUS_MAIN_1	5390 0034h
38h	32	USB_OTGSSC2_IRQENABLE_SET_MAIN_1	5390 0038h
3Ch	32	USB_OTGSSC2_IRQENABLE_CLR_MAIN_1	5390 003Ch
40h	32	USB_OTGSSC2_IRQSTATUS_RAW_MAIN_2	5390 0040h
44h	32	USB_OTGSSC2_IRQSTATUS_MAIN_2	5390 0044h
48h	32	USB_OTGSSC2_IRQENABLE_SET_MAIN_2	5390 0048h
4Ch	32	USB_OTGSSC2_IRQENABLE_CLR_MAIN_2	5390 004Ch
50h	32	USB_OTGSSC2_IRQSTATUS_RAW_MAIN_3	5390 0050h
54h	32	USB_OTGSSC2_IRQSTATUS_MAIN_3	5390 0054h
58h	32	USB_OTGSSC2_IRQENABLE_SET_MAIN_3	5390 0058h
5Ch	32	USB_OTGSSC2_IRQENABLE_CLR_MAIN_3	5390 005Ch
42Ch	32	USB_OTGSSC2_IRQ_EOI_MISC	5390 042Ch
430h	32	USB_OTGSSC2_IRQSTATUS_RAW_MISC	5390 0430h
434h	32	USB_OTGSSC2_IRQSTATUS_MISC	5390 0434h
438h	32	USB_OTGSSC2_IRQENABLE_SET_MISC	5390 0438h
43Ch	32	USB_OTGSSC2_IRQENABLE_CLR_MISC	5390 043Ch
500h	32	USB_OTGSSC2_UTMI_OTG_CTRL	5390 0500h
504h	32	USB_OTGSSC2_UTMI_OTG_STATUS	5390 0504h
508h	32	USB_OTGSSC2_TXFIFO_DEPTH	5390 0508h
50Ch	32	USB_OTGSSC2_RXFIFO_DEPTH	5390 050Ch
700h	32	USB_OTGSSC2_MMRAM_OFFSET	5390 0700h
704h	32	USB_OTGSSC2_FLADJ	5390 0704h
708h	32	USB_OTGSSC2_DEBUG_CFG	5390 0708h
70Ch	32	USB_OTGSSC2_DEBUG_DATA	5390 070Ch
710h	32	USB_OTGSSC2_DEV_EBC_EN	5390 0710h

Table 5-2473. USB_TRBB Registers, Base Address=5390 4000h, Length=16384

Offset	Length	Register Name	USB0 Physical Address
0h	32	USB_TRBB_PARAM_LO	5390 4000h
4h	32	USB_TRBB_PARAM_HI	5390 4004h
8h	32	USB_TRBB_STATUS	5390 4008h

Table 5-2473. USB_TRBB Registers, Base Address=5390 4000h, Length=16384 (continued)

Offset	Length	Register Name	USB0 Physical Address
Ch	32	USB_TRBB_CONTROL	5390 400Ch

Table 5-2474. USB_RAM0 Registers, Base Address=5390 8000h, Length=32768

Offset	Length	Register Name	USB0 Physical Address
0h	32	USB_RAM0_START	5390 8000h
7FFCh	32	USB_RAM0_END	5390 FFFCh

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536

Offset	Length	Register Name	USB0 Physical Address
0h	32	USB_DWC3_CAPLENGTH	5391 0000h
4h	32	USB_DWC3_HCSPARAMS1	5391 0004h
8h	32	USB_DWC3_HCSPARAMS2	5391 0008h
Ch	32	USB_DWC3_HCSPARAMS3	5391 000Ch
10h	32	USB_DWC3_HCCPARAMS	5391 0010h
14h	32	USB_DWC3_DBOFF	5391 0014h
18h	32	USB_DWC3_RTSOFF	5391 0018h
20h	32	USB_DWC3_USBCMD	5391 0020h
24h	32	USB_DWC3_USBSTS	5391 0024h
28h	32	USB_DWC3_PAGESIZE	5391 0028h
34h	32	USB_DWC3_DNCTRL	5391 0034h
38h	32	USB_DWC3_CRCR_LO	5391 0038h
3Ch	32	USB_DWC3_CRCR_HI	5391 003Ch
50h	32	USB_DWC3_DCBAAP_LO	5391 0050h
54h	32	USB_DWC3_DCBAAP_HI	5391 0054h
58h	32	USB_DWC3_CONFIG	5391 0058h
420h	32	USB_DWC3_PORTSC1	5391 0420h
424h	32	USB_DWC3_PORTPMSC1	5391 0424h
428h	32	USB_DWC3_PORTLI1	5391 0428h
42Ch	32	USB_DWC3_PORHLPMC1	5391 042Ch
430h	32	USB_DWC3_PORTSC2	5391 0430h
434h	32	USB_DWC3_PORTPMSC2	5391 0434h
438h	32	USB_DWC3_PORTLI2	5391 0438h
43Ch	32	USB_DWC3_PORHLPMC2	5391 043Ch
440h	32	USB_DWC3_MFINDEX	5391 0440h
460h	32	USB_DWC3_IMAN0	5391 0460h
464h	32	USB_DWC3_IMOD0	5391 0464h
468h	32	USB_DWC3_ERSTSZ0	5391 0468h
470h	32	USB_DWC3_ERSTBA_LO0	5391 0470h
474h	32	USB_DWC3_ERSTBA_HI0	5391 0474h
478h	32	USB_DWC3_ERDP_LO0	5391 0478h
47Ch	32	USB_DWC3_ERDP_HI0	5391 047Ch
480h	32	USB_DWC3_IMAN1	5391 0480h
484h	32	USB_DWC3_IMOD1	5391 0484h
488h	32	USB_DWC3_ERSTSZ1	5391 0488h
490h	32	USB_DWC3_ERSTBA_LO1	5391 0490h
494h	32	USB_DWC3_ERSTBA_HI1	5391 0494h

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536 (continued)

Offset	Length	Register Name	USB0 Physical Address
498h	32	USB_DWC3_ERDP_LO1	5391 0498h
49Ch	32	USB_DWC3_ERDP_HI1	5391 049Ch
4A0h	32	USB_DWC3_IMAN2	5391 04A0h
4A4h	32	USB_DWC3_IMOD2	5391 04A4h
4A8h	32	USB_DWC3_ERSTSZ2	5391 04A8h
4B0h	32	USB_DWC3_ERSTBA_LO2	5391 04B0h
4B4h	32	USB_DWC3_ERSTBA_HI2	5391 04B4h
4B8h	32	USB_DWC3_ERDP_LO2	5391 04B8h
4BCh	32	USB_DWC3_ERDP_HI2	5391 04BCh
4C0h	32	USB_DWC3_IMAN3	5391 04C0h
4C4h	32	USB_DWC3_IMOD3	5391 04C4h
4C8h	32	USB_DWC3_ERSTSZ3	5391 04C8h
4D0h	32	USB_DWC3_ERSTBA_LO3	5391 04D0h
4D4h	32	USB_DWC3_ERSTBA_HI3	5391 04D4h
4D8h	32	USB_DWC3_ERDP_LO3	5391 04D8h
4DCh	32	USB_DWC3_ERDP_HI3	5391 04DCh
4E0h	32	USB_DWC3_DB0	5391 04E0h
4E4h	32	USB_DWC3_DB1	5391 04E4h
4E8h	32	USB_DWC3_DB2	5391 04E8h
4ECh	32	USB_DWC3_DB3	5391 04ECh
4F0h	32	USB_DWC3_DB4	5391 04F0h
4F4h	32	USB_DWC3_DB5	5391 04F4h
4F8h	32	USB_DWC3_DB6	5391 04F8h
4FCh	32	USB_DWC3_DB7	5391 04FCh
500h	32	USB_DWC3_DB8	5391 0500h
504h	32	USB_DWC3_DB9	5391 0504h
508h	32	USB_DWC3_DB10	5391 0508h
50Ch	32	USB_DWC3_DB11	5391 050Ch
510h	32	USB_DWC3_DB12	5391 0510h
514h	32	USB_DWC3_DB13	5391 0514h
518h	32	USB_DWC3_DB14	5391 0518h
51Ch	32	USB_DWC3_DB15	5391 051Ch
520h	32	USB_DWC3_DB16	5391 0520h
524h	32	USB_DWC3_DB17	5391 0524h
528h	32	USB_DWC3_DB18	5391 0528h
52Ch	32	USB_DWC3_DB19	5391 052Ch
530h	32	USB_DWC3_DB20	5391 0530h
534h	32	USB_DWC3_DB21	5391 0534h
538h	32	USB_DWC3_DB22	5391 0538h
53Ch	32	USB_DWC3_DB23	5391 053Ch
540h	32	USB_DWC3_DB24	5391 0540h
544h	32	USB_DWC3_DB25	5391 0544h
548h	32	USB_DWC3_DB26	5391 0548h
54Ch	32	USB_DWC3_DB27	5391 054Ch
550h	32	USB_DWC3_DB28	5391 0550h
554h	32	USB_DWC3_DB29	5391 0554h
558h	32	USB_DWC3_DB30	5391 0558h

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536 (continued)

Offset	Length	Register Name	USB0 Physical Address
55Ch	32	USB_DWC3_DB31	5391 055Ch
560h	32	USB_DWC3_DB32	5391 0560h
564h	32	USB_DWC3_DB33	5391 0564h
568h	32	USB_DWC3_DB34	5391 0568h
56Ch	32	USB_DWC3_DB35	5391 056Ch
570h	32	USB_DWC3_DB36	5391 0570h
574h	32	USB_DWC3_DB37	5391 0574h
578h	32	USB_DWC3_DB38	5391 0578h
57Ch	32	USB_DWC3_DB39	5391 057Ch
580h	32	USB_DWC3_DB40	5391 0580h
584h	32	USB_DWC3_DB41	5391 0584h
588h	32	USB_DWC3_DB42	5391 0588h
58Ch	32	USB_DWC3_DB43	5391 058Ch
590h	32	USB_DWC3_DB44	5391 0590h
594h	32	USB_DWC3_DB45	5391 0594h
598h	32	USB_DWC3_DB46	5391 0598h
59Ch	32	USB_DWC3_DB47	5391 059Ch
5A0h	32	USB_DWC3_DB48	5391 05A0h
5A4h	32	USB_DWC3_DB49	5391 05A4h
5A8h	32	USB_DWC3_DB50	5391 05A8h
5ACh	32	USB_DWC3_DB51	5391 05ACh
5B0h	32	USB_DWC3_DB52	5391 05B0h
5B4h	32	USB_DWC3_DB53	5391 05B4h
5B8h	32	USB_DWC3_DB54	5391 05B8h
5BCh	32	USB_DWC3_DB55	5391 05BCh
5C0h	32	USB_DWC3_DB56	5391 05C0h
5C4h	32	USB_DWC3_DB57	5391 05C4h
5C8h	32	USB_DWC3_DB58	5391 05C8h
5CCh	32	USB_DWC3_DB59	5391 05CCh
5D0h	32	USB_DWC3_DB60	5391 05D0h
5D4h	32	USB_DWC3_DB61	5391 05D4h
5D8h	32	USB_DWC3_DB62	5391 05D8h
5DCh	32	USB_DWC3_DB63	5391 05DCh
8E0h	32	USB_DWC3_USBLEGSUP	5391 08E0h
8E4h	32	USB_DWC3_USBLEGCTLSTS	5391 08E4h
8F0h	32	USB_DWC3_SUPTPRT2_DW0	5391 08F0h
8F4h	32	USB_DWC3_SUPTPRT2_DW1	5391 08F4h
8F8h	32	USB_DWC3_SUPTPRT2_DW2	5391 08F8h
8FCh	32	USB_DWC3_SUPTPRT2_DW3	5391 08FCh
900h	32	USB_DWC3_SUPTPRT3_DW0	5391 0900h
904h	32	USB_DWC3_SUPTPRT3_DW1	5391 0904h
908h	32	USB_DWC3_SUPTPRT3_DW2	5391 0908h
90Ch	32	USB_DWC3_SUPTPRT3_DW3	5391 090Ch
910h	32	USB_DWC3_DCID	5391 0910h
914h	32	USB_DWC3_DCDB	5391 0914h
918h	32	USB_DWC3_D CERSTSZ	5391 0918h
920h	32	USB_DWC3_D CERSTBA_LO	5391 0920h

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536 (continued)

Offset	Length	Register Name	USB0 Physical Address
924h	32	USB_DWC3_DCERSTBA_HI	5391 0924h
928h	32	USB_DWC3_DCERDP_LO	5391 0928h
92Ch	32	USB_DWC3_DCERDP_HI	5391 092Ch
930h	32	USB_DWC3_DCCTRL	5391 0930h
934h	32	USB_DWC3_DCST	5391 0934h
938h	32	USB_DWC3_DCPORSTC	5391 0938h
940h	32	USB_DWC3_DCCP_LO	5391 0940h
944h	32	USB_DWC3_DCCP_HI	5391 0944h
948h	32	USB_DWC3_DCDDI1	5391 0948h
94Ch	32	USB_DWC3_DCDDI2	5391 094Ch
C100h	32	USB_DWC3_GSBUSCFG0	5391 C100h
C104h	32	USB_DWC3_GSBUSCFG1	5391 C104h
C108h	32	USB_DWC3_GTXTHRCFG	5391 C108h
C10Ch	32	USB_DWC3_GRXTHRCFG	5391 C10Ch
C110h	32	USB_DWC3_GCTL	5391 C110h
C118h	32	USB_DWC3_GSTS	5391 C118h
C120h	32	USB_DWC3_GSNPSID	5391 C120h
C124h	32	USB_DWC3_GGPIO	5391 C124h
C128h	32	USB_DWC3_GUID	5391 C128h
C12Ch	32	USB_DWC3_GUCTL	5391 C12Ch
C130h	32	USB_DWC3_GBUSERRADDRLO	5391 C130h
C134h	32	USB_DWC3_GBUSERRADDRHI	5391 C134h
C138h	32	USB_DWC3_GPRTBIMAPLO	5391 C138h
C13Ch	32	USB_DWC3_GPRTBIMAPHI	5391 C13Ch
C140h	32	USB_DWC3_GHWPARAMS0	5391 C140h
C144h	32	USB_DWC3_GHWPARAMS1	5391 C144h
C148h	32	USB_DWC3_GHWPARAMS2	5391 C148h
C14Ch	32	USB_DWC3_GHWPARAMS3	5391 C14Ch
C150h	32	USB_DWC3_GHWPARAMS4	5391 C150h
C154h	32	USB_DWC3_GHWPARAMS5	5391 C154h
C158h	32	USB_DWC3_GHWPARAMS6	5391 C158h
C15Ch	32	USB_DWC3_GHWPARAMS7	5391 C15Ch
C160h	32	USB_DWC3_GDBGFIFOSPACE	5391 C160h
C164h	32	USB_DWC3_GDBGLTSSM	5391 C164h
C168h	32	USB_DWC3_GDBGLNMC	5391 C168h
C16Ch	32	USB_DWC3_GDBGBMU	5391 C16Ch
C170h	32	USB_DWC3_GDBGLSMUX	5391 C170h
C174h	32	USB_DWC3_GDBGLS	5391 C174h
C178h	32	USB_DWC3_GDBGEPINFO0	5391 C178h
C17Ch	32	USB_DWC3_GDBGEPINFO1	5391 C17Ch
C180h	32	USB_DWC3_GPRTBIMAP_HSLO	5391 C180h
C184h	32	USB_DWC3_GPRTBIMAP_HSHI	5391 C184h
C188h	32	USB_DWC3_GPRTBIMAP_FSLO	5391 C188h
C18Ch	32	USB_DWC3_GPRTBIMAP_FSHI	5391 C18Ch
C200h	32	USB_DWC3_GUSB2PHYCFG	5391 C200h
C280h	32	USB_DWC3_GUSB2PHYACC	5391 C280h
C2C0h	32	USB_DWC3_GUSB3PIPECTL	5391 C2C0h

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536 (continued)

Offset	Length	Register Name	USB0 Physical Address
C300h	32	USB_DWC3_GTXFIFOSIZ0	5391 C300h
C304h	32	USB_DWC3_GTXFIFOSIZ1	5391 C304h
C308h	32	USB_DWC3_GTXFIFOSIZ2	5391 C308h
C30Ch	32	USB_DWC3_GTXFIFOSIZ3	5391 C30Ch
C310h	32	USB_DWC3_GTXFIFOSIZ4	5391 C310h
C314h	32	USB_DWC3_GTXFIFOSIZ5	5391 C314h
C318h	32	USB_DWC3_GTXFIFOSIZ6	5391 C318h
C31Ch	32	USB_DWC3_GTXFIFOSIZ7	5391 C31Ch
C320h	32	USB_DWC3_GTXFIFOSIZ8	5391 C320h
C324h	32	USB_DWC3_GTXFIFOSIZ9	5391 C324h
C328h	32	USB_DWC3_GTXFIFOSIZ10	5391 C328h
C32Ch	32	USB_DWC3_GTXFIFOSIZ11	5391 C32Ch
C330h	32	USB_DWC3_GTXFIFOSIZ12	5391 C330h
C334h	32	USB_DWC3_GTXFIFOSIZ13	5391 C334h
C338h	32	USB_DWC3_GTXFIFOSIZ14	5391 C338h
C33Ch	32	USB_DWC3_GTXFIFOSIZ15	5391 C33Ch
C380h	32	USB_DWC3_GRXFIFOSIZ0	5391 C380h
C384h	32	USB_DWC3_GRXFIFOSIZ1	5391 C384h
C388h	32	USB_DWC3_GRXFIFOSIZ2	5391 C388h
C400h	32	USB_DWC3_GEVNTADRLO0	5391 C400h
C404h	32	USB_DWC3_GEVNTADRHI0	5391 C404h
C408h	32	USB_DWC3_GEVNTSIZ0	5391 C408h
C40Ch	32	USB_DWC3_GEVNTCOUNT0	5391 C40Ch
C410h	32	USB_DWC3_GEVNTADRLO1	5391 C410h
C414h	32	USB_DWC3_GEVNTADRHI1	5391 C414h
C418h	32	USB_DWC3_GEVNTSIZ1	5391 C418h
C41Ch	32	USB_DWC3_GEVNTCOUNT1	5391 C41Ch
C420h	32	USB_DWC3_GEVNTADRLO2	5391 C420h
C424h	32	USB_DWC3_GEVNTADRHI2	5391 C424h
C428h	32	USB_DWC3_GEVNTSIZ2	5391 C428h
C42Ch	32	USB_DWC3_GEVNTCOUNT2	5391 C42Ch
C430h	32	USB_DWC3_GEVNTADRLO3	5391 C430h
C434h	32	USB_DWC3_GEVNTADRHI3	5391 C434h
C438h	32	USB_DWC3_GEVNTSIZ3	5391 C438h
C43Ch	32	USB_DWC3_GEVNTCOUNT3	5391 C43Ch
C600h	32	USB_DWC3_GHWPARAMS8	5391 C600h
C604h	32	USB_DWC3_GHWPARAMS9	5391 C604h
C610h	32	USB_DWC3_GTXFIFOPRIDEV	5391 C610h
C618h	32	USB_DWC3_GTXFIFOPRIHST	5391 C618h
C61Ch	32	USB_DWC3_GRXFIFOPRIHST	5391 C61Ch
C620h	32	USB_DWC3_GFIFOPRIDBC	5391 C620h
C624h	32	USB_DWC3_GDMAHLRATIO	5391 C624h
C700h	32	USB_DWC3_DCFG	5391 C700h
C704h	32	USB_DWC3_DCTL	5391 C704h
C708h	32	USB_DWC3_DEVTEN	5391 C708h
C70Ch	32	USB_DWC3_DSTS	5391 C70Ch
C710h	32	USB_DWC3_DGCMDFPAR	5391 C710h

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536 (continued)

Offset	Length	Register Name	USB0 Physical Address
C714h	32	USB_DWC3_DGCMDC	5391 C714h
C720h	32	USB_DWC3_DALEPENA	5391 C720h
C800h	32	USB_DWC3_DEPCMDPAR20	5391 C800h
C804h	32	USB_DWC3_DEPCMDPAR10	5391 C804h
C808h	32	USB_DWC3_DEPCMDPAR00	5391 C808h
C80Ch	32	USB_DWC3_DEPCMD0	5391 C80Ch
C810h	32	USB_DWC3_DEPCMDPAR21	5391 C810h
C814h	32	USB_DWC3_DEPCMDPAR11	5391 C814h
C818h	32	USB_DWC3_DEPCMDPAR01	5391 C818h
C81Ch	32	USB_DWC3_DEPCMD1	5391 C81Ch
C820h	32	USB_DWC3_DEPCMDPAR22	5391 C820h
C824h	32	USB_DWC3_DEPCMDPAR12	5391 C824h
C828h	32	USB_DWC3_DEPCMDPAR02	5391 C828h
C82Ch	32	USB_DWC3_DEPCMD2	5391 C82Ch
C830h	32	USB_DWC3_DEPCMDPAR23	5391 C830h
C834h	32	USB_DWC3_DEPCMDPAR13	5391 C834h
C838h	32	USB_DWC3_DEPCMDPAR03	5391 C838h
C83Ch	32	USB_DWC3_DEPCMD3	5391 C83Ch
C840h	32	USB_DWC3_DEPCMDPAR24	5391 C840h
C844h	32	USB_DWC3_DEPCMDPAR14	5391 C844h
C848h	32	USB_DWC3_DEPCMDPAR04	5391 C848h
C84Ch	32	USB_DWC3_DEPCMD4	5391 C84Ch
C850h	32	USB_DWC3_DEPCMDPAR25	5391 C850h
C854h	32	USB_DWC3_DEPCMDPAR15	5391 C854h
C858h	32	USB_DWC3_DEPCMDPAR05	5391 C858h
C85Ch	32	USB_DWC3_DEPCMD5	5391 C85Ch
C860h	32	USB_DWC3_DEPCMDPAR26	5391 C860h
C864h	32	USB_DWC3_DEPCMDPAR16	5391 C864h
C868h	32	USB_DWC3_DEPCMDPAR06	5391 C868h
C86Ch	32	USB_DWC3_DEPCMD6	5391 C86Ch
C870h	32	USB_DWC3_DEPCMDPAR27	5391 C870h
C874h	32	USB_DWC3_DEPCMDPAR17	5391 C874h
C878h	32	USB_DWC3_DEPCMDPAR07	5391 C878h
C87Ch	32	USB_DWC3_DEPCMD7	5391 C87Ch
C880h	32	USB_DWC3_DEPCMDPAR28	5391 C880h
C884h	32	USB_DWC3_DEPCMDPAR18	5391 C884h
C888h	32	USB_DWC3_DEPCMDPAR08	5391 C888h
C88Ch	32	USB_DWC3_DEPCMD8	5391 C88Ch
C890h	32	USB_DWC3_DEPCMDPAR29	5391 C890h
C894h	32	USB_DWC3_DEPCMDPAR19	5391 C894h
C898h	32	USB_DWC3_DEPCMDPAR09	5391 C898h
C89Ch	32	USB_DWC3_DEPCMD9	5391 C89Ch
C8A0h	32	USB_DWC3_DEPCMDPAR210	5391 C8A0h
C8A4h	32	USB_DWC3_DEPCMDPAR110	5391 C8A4h
C8A8h	32	USB_DWC3_DEPCMDPAR010	5391 C8A8h
C8ACh	32	USB_DWC3_DEPCMD10	5391 C8ACh
C8B0h	32	USB_DWC3_DEPCMDPAR211	5391 C8B0h

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536 (continued)

Offset	Length	Register Name	USB0 Physical Address
C8B4h	32	USB_DWC3_DEPCMDPAR111	5391 C8B4h
C8B8h	32	USB_DWC3_DEPCMDPAR011	5391 C8B8h
C8BCh	32	USB_DWC3_DEPCMD11	5391 C8BCh
C8C0h	32	USB_DWC3_DEPCMDPAR212	5391 C8C0h
C8C4h	32	USB_DWC3_DEPCMDPAR112	5391 C8C4h
C8C8h	32	USB_DWC3_DEPCMDPAR012	5391 C8C8h
C8CCh	32	USB_DWC3_DEPCMD12	5391 C8CCh
C8D0h	32	USB_DWC3_DEPCMDPAR213	5391 C8D0h
C8D4h	32	USB_DWC3_DEPCMDPAR113	5391 C8D4h
C8D8h	32	USB_DWC3_DEPCMDPAR013	5391 C8D8h
C8DCh	32	USB_DWC3_DEPCMD13	5391 C8DCh
C8E0h	32	USB_DWC3_DEPCMDPAR214	5391 C8E0h
C8E4h	32	USB_DWC3_DEPCMDPAR114	5391 C8E4h
C8E8h	32	USB_DWC3_DEPCMDPAR014	5391 C8E8h
C8ECh	32	USB_DWC3_DEPCMD14	5391 C8ECh
C8F0h	32	USB_DWC3_DEPCMDPAR215	5391 C8F0h
C8F4h	32	USB_DWC3_DEPCMDPAR115	5391 C8F4h
C8F8h	32	USB_DWC3_DEPCMDPAR015	5391 C8F8h
C8FCh	32	USB_DWC3_DEPCMD15	5391 C8FCh
C900h	32	USB_DWC3_DEPCMDPAR216	5391 C900h
C904h	32	USB_DWC3_DEPCMDPAR116	5391 C904h
C908h	32	USB_DWC3_DEPCMDPAR016	5391 C908h
C90Ch	32	USB_DWC3_DEPCMD16	5391 C90Ch
C910h	32	USB_DWC3_DEPCMDPAR217	5391 C910h
C914h	32	USB_DWC3_DEPCMDPAR117	5391 C914h
C918h	32	USB_DWC3_DEPCMDPAR017	5391 C918h
C91Ch	32	USB_DWC3_DEPCMD17	5391 C91Ch
C920h	32	USB_DWC3_DEPCMDPAR218	5391 C920h
C924h	32	USB_DWC3_DEPCMDPAR118	5391 C924h
C928h	32	USB_DWC3_DEPCMDPAR018	5391 C928h
C92Ch	32	USB_DWC3_DEPCMD18	5391 C92Ch
C930h	32	USB_DWC3_DEPCMDPAR219	5391 C930h
C934h	32	USB_DWC3_DEPCMDPAR119	5391 C934h
C938h	32	USB_DWC3_DEPCMDPAR019	5391 C938h
C93Ch	32	USB_DWC3_DEPCMD19	5391 C93Ch
C940h	32	USB_DWC3_DEPCMDPAR220	5391 C940h
C944h	32	USB_DWC3_DEPCMDPAR120	5391 C944h
C948h	32	USB_DWC3_DEPCMDPAR020	5391 C948h
C94Ch	32	USB_DWC3_DEPCMD20	5391 C94Ch
C950h	32	USB_DWC3_DEPCMDPAR221	5391 C950h
C954h	32	USB_DWC3_DEPCMDPAR121	5391 C954h
C958h	32	USB_DWC3_DEPCMDPAR021	5391 C958h
C95Ch	32	USB_DWC3_DEPCMD21	5391 C95Ch
C960h	32	USB_DWC3_DEPCMDPAR222	5391 C960h
C964h	32	USB_DWC3_DEPCMDPAR122	5391 C964h
C968h	32	USB_DWC3_DEPCMDPAR022	5391 C968h
C96Ch	32	USB_DWC3_DEPCMD22	5391 C96Ch

Table 5-2475. USB_DWC3 Registers, Base Address=5391 0000h, Length=65536 (continued)

Offset	Length	Register Name	USB0 Physical Address
C970h	32	USB_DWC3_DEPCMDPAR223	5391 C970h
C974h	32	USB_DWC3_DEPCMDPAR123	5391 C974h
C978h	32	USB_DWC3_DEPCMDPAR023	5391 C978h
C97Ch	32	USB_DWC3_DEPCMD23	5391 C97Ch
C980h	32	USB_DWC3_DEPCMDPAR224	5391 C980h
C984h	32	USB_DWC3_DEPCMDPAR124	5391 C984h
C988h	32	USB_DWC3_DEPCMDPAR024	5391 C988h
C98Ch	32	USB_DWC3_DEPCMD24	5391 C98Ch
C990h	32	USB_DWC3_DEPCMDPAR225	5391 C990h
C994h	32	USB_DWC3_DEPCMDPAR125	5391 C994h
C998h	32	USB_DWC3_DEPCMDPAR025	5391 C998h
C99Ch	32	USB_DWC3_DEPCMD25	5391 C99Ch
C9A0h	32	USB_DWC3_DEPCMDPAR226	5391 C9A0h
C9A4h	32	USB_DWC3_DEPCMDPAR126	5391 C9A4h
C9A8h	32	USB_DWC3_DEPCMDPAR026	5391 C9A8h
C9ACh	32	USB_DWC3_DEPCMD26	5391 C9ACh
C9B0h	32	USB_DWC3_DEPCMDPAR227	5391 C9B0h
C9B4h	32	USB_DWC3_DEPCMDPAR127	5391 C9B4h
C9B8h	32	USB_DWC3_DEPCMDPAR027	5391 C9B8h
C9BCh	32	USB_DWC3_DEPCMD27	5391 C9BCh
C9C0h	32	USB_DWC3_DEPCMDPAR228	5391 C9C0h
C9C4h	32	USB_DWC3_DEPCMDPAR128	5391 C9C4h
C9C8h	32	USB_DWC3_DEPCMDPAR028	5391 C9C8h
C9CCh	32	USB_DWC3_DEPCMD28	5391 C9CCh
C9D0h	32	USB_DWC3_DEPCMDPAR229	5391 C9D0h
C9D4h	32	USB_DWC3_DEPCMDPAR129	5391 C9D4h
C9D8h	32	USB_DWC3_DEPCMDPAR029	5391 C9D8h
C9DCh	32	USB_DWC3_DEPCMD29	5391 C9DCh
C9E0h	32	USB_DWC3_DEPCMDPAR230	5391 C9E0h
C9E4h	32	USB_DWC3_DEPCMDPAR130	5391 C9E4h
C9E8h	32	USB_DWC3_DEPCMDPAR030	5391 C9E8h
C9ECh	32	USB_DWC3_DEPCMD30	5391 C9ECh
C9F0h	32	USB_DWC3_DEPCMDPAR231	5391 C9F0h
C9F4h	32	USB_DWC3_DEPCMDPAR131	5391 C9F4h
C9F8h	32	USB_DWC3_DEPCMDPAR031	5391 C9F8h
C9FCh	32	USB_DWC3_DEPCMD31	5391 C9FCh
CC00h	32	USB_DWC3_OCFG	5391 CC00h
CC04h	32	USB_DWC3_OCTL	5391 CC04h
CC08h	32	USB_DWC3_OEVT	5391 CC08h
CC0Ch	32	USB_DWC3_OEVTEN	5391 CC0Ch
CC10h	32	USB_DWC3_OSTS	5391 CC10h

Table 5-2476. USB_OCP2SCP Registers, Base Address=5394 0000h, Length=16384

Offset	Length	Register Name	USB0 Physical Address
0h	32	USB_OCP2SCP_REVISION	5394 0000h
10h	32	USB_OCP2SCP_SYSCONFIG	5394 0010h

Table 5-2476. USB_OCP2SCP Registers, Base Address=5394 0000h, Length=16384 (continued)

Offset	Length	Register Name	USB0 Physical Address
14h	32	USB_OCP2SCP_SYSSTATUS	5394 0014h
18h	32	USB_OCP2SCP_TIMING	5394 0018h

Table 5-2477. USB_USB2PHY Registers, Base Address=5394 4000h, Length=16384

Offset	Length	Register Name	USB0 Physical Address
0h	32	USB_USB2PHY_TERMINATION_CONTROL	5394 4000h
4h	32	USB_USB2PHY_RX_CALIB	5394 4004h
8h	32	USB_USB2PHY_DLLHS_2	5394 4008h
Ch	32	USB_USB2PHY_RX_TEST_2	5394 400Ch
10h	32	USB_USB2PHY_TX_TEST_CHRG_DET	5394 4010h
14h	32	USB_USB2PHY_CHRG_DET	5394 4014h
18h	32	USB_USB2PHY_PWR_CNTL	5394 4018h
1Ch	32	USB_USB2PHY_UTMI_INTERFACE_CNTL_1	5394 401Ch
20h	32	USB_USB2PHY_UTMI_INTERFACE_CNTL_2	5394 4020h
24h	32	USB_USB2PHY_BIST	5394 4024h
28h	32	USB_USB2PHY_BIST_CRC	5394 4028h
2Ch	32	USB_USB2PHY_CDR_BIST2	5394 402Ch
30h	32	USB_USB2PHY_GPIO	5394 4030h
34h	32	USB_USB2PHY_DLLHS	5394 4034h
38h	32	USB_USB2PHY_USB2PHYCM_TRIM	5394 4038h
3Ch	32	USB_USB2PHY_USB2PHYCM_CONFIG	5394 403Ch
44h	32	USB_USB2PHY_AD_INTERFACE_REG1	5394 4044h
48h	32	USB_USB2PHY_AD_INTERFACE_REG2	5394 4048h
4Ch	32	USB_USB2PHY_AD_INTERFACE_REG3	5394 404Ch
50h	32	USB_USB2PHY_ANA_CONFIG1	5394 4050h
54h	32	USB_USB2PHY_ANA_CONFIG2	5394 4054h

5.27.2 USB Registers

USB Registers

5.27.2.1 USB_OTGSSC2_REVISION Register

5.27.2.1.1 USB_OTGSSC2_REVISION Register (Offset = 0h) [reset = 500A0200h]

IP Revision Identifier (X.Y.R)

Used by software to track features, bugs, and compatibility.

Return to [Summary Table](#)

Table 5-2478. Instance Table

Instance Name	Physical Address
USB0	5390 0000h

Figure 5-1219. USB_OTGSSC2_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		BU		FUNC			
R		R		R			
1h		1h		Ah			
23	22	21	20	19	18	17	16
FUNC							
R							
Ah							
15	14	13	12	11	10	9	8
R_RTL				X_MAJOR			
R				R			
0h				2h			
7	6	5	4	3	2	1	0
CUSTOM		Y_MINOR					
R		R					
0h		0h					

Table 5-2479. USB_OTGSSC2_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Old vs. current REVISION encoding scheme. Read 0x0 = LEGACY, Legacy ASP or WBU scheme Read 0x1 = H08, Highlander 0.8 scheme
29:28	BU	R	1h	Business Unit Read 0x0 = DSPS Read 0x1 = WBU
27:16	FUNC	R	Ah	Function indicates a software compatible module family. If there is no level of software compatibility a new Func number [and hence REVISION] should be assigned.
15:11	R_RTL	R	0h	RTL Version [R], maintained by IP design owner.
10:8	X_MAJOR	R	2h	Major Revision [X], maintained by IP specification owner. Read 0x1 V10, USBOTGSSMMAV10GS80 Read 0x2 V20, USBOTGSSMMAV20GS80
7:6	CUSTOM	R	0h	Indicates a special version for a particular device. Consequence of use may avoid use of standard Chip Support Library [CSL] / Drivers. Read 0x0 STANDARD, Non custom [standard] revision
5:0	Y_MINOR	R	0h	Minor Revision [Y], maintained by IP specification owner..

5.27.2.2 USB_OTGSSC2_SYSCONFIG Register

5.27.2.2.1 USB_OTGSSC2_SYSCONFIG Register (Offset = 10h) [reset = 10028h]

Controls various parameters of the master and slave interfaces.

Return to [Summary Table](#)

Table 5-2480. Instance Table

Instance Name	Physical Address
USB0	5390 0010h

Figure 5-1220. USB_OTGSSC2_SYSCONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED2						WRAPRESET	DMADISABLE
R						R/W	R/W
0h						0h	1h
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED1		STANDBYMODE		IDLEMODE		RESERVED	
R		R/W		R/W		R	
0h		2h		2h		0h	

Table 5-2481. USB_OTGSSC2_SYSCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED2	R	0h	Reserved
17	WRAPRESET	R/W	0h	Software reset for the wrapper-MMR set. Self-clearing. Does not effect the core-MMR set. Read 0 = DONE, Wrapper reset is done / inactive Write 0 = NOOP, No action Write 1 = DORST, Request wrapper reset Read 1 = ACTIVE, Wrapper reset is ongoing
16	DMADISABLE	R/W	1h	Disable/Enable control of the DMA master [initiator] to block read/write accesses. Bit is auto-cleared [to 0] by HW in case of outgoing access, but must be set [to 1] manually. Write 0 = ENABLE, Enable the DMA. The enabling can also be done by the hardware, i.e. bit it auto-cleared. Read 0 = ENABLED, DMA is enabled, outgoing read/write accesses are possible. When in smart-standby mode, standby exit is requested. Read 1 = DISABLED, DMA is disabled, outgoing read/write accesses are blocked. When in smart-standby mode, standby is requested. Write 1 = DISABLE, Disable the DMA. SW must ensure that there are no ongoing transactions before setting this bit. The disabling can only be done by software.
15:6	RESERVED1	R	0h	Reserved

Table 5-2481. USB_OTGSSC2_SYSCONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	STANDBYMODE	R/W	2h	PM mode of local initiator [master]. Initiator may generate read/write transaction as long as it is out of STANDBY state. 0x0 = FORCE, Force-standby: initiator is unconditionally placed in standby state. 0x1 = NO, No-standby: initiator is unconditionally placed out of standby state. 0x2 = SMART, Smart-standby: initiator's standby state depends on internal conditions, i.e. the module's functional requirements. Asynchronous wakeup events cannot be generated. 0x3 = SMART_WAKEUP, Smart-Standby, wakeup-capable: initiator's standby state depends on internal conditions, i.e. the module's functional requirements. Asynchronous wakeup events can be generated.
3:2	IDLEMODE	R/W	2h	PM mode of local target [target]. Target shall be capable of handling read/write transaction as long as it is out of IDLE state. 0x0 = FORCE, Force-idle mode: local target's idle state follows [acknowledges] the system's idle requests unconditionally, regardless of the IP module's internal requirements. 0x1 = NO, No-idle mode: local target never enters idle state. 0x2 = SMART, Smart-idle mode: local target's idle state eventually follows [acknowledges] the system's idle requests, depending on the IP module's internal requirements. Module shall not generate [IRQ- or DMA-request-related] wakeup events. 0x3 = SMART_WAKEUP, Smart-idle wakeup-capable mode: local target's idle state eventually follows [acknowledges] the system's idle requests, depending on the IP module's internal requirements. IP module may generate [IRQ- or DMA-request-related] wakeup events when in idle state.
1:0	RESERVED	R	0h	Reserved

5.27.2.3 USB_OTGSSC2_IRQ_EOI_MAIN Register

5.27.2.3.1 USB_OTGSSC2_IRQ_EOI_MAIN Register (Offset = 18h) [reset = 0h]

Software End-Of-Interrupt, MAIN lines: Flag the end current event to allow the generation of further pulses on the line.

Write 1 to a bit to EOI the corresponding line.

Unused when using the level interrupt line (depending on module integration).

Return to [Summary Table](#)

Table 5-2482. Instance Table

Instance Name	Physical Address
USB0	5390 0018h

Figure 5-1221. USB_OTGSSC2_IRQ_EOI_MAIN Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				EOI3	EOI2	EOI1	EOI0
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-2483. USB_OTGSSC2_IRQ_EOI_MAIN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	R	0h	Reserved
3	EOI3	R/W	0h	Write 1 to flag End Of Interrupt "main" #3 Write 0 = NOOP, No action Read 0 = READ0, Read returns zero Write 1 = EOI, Flag EOI
2	EOI2	R/W	0h	Write 1 to flag End Of Interrupt "main" #2 Write 0 = NOOP, No action Read 0 = READ0, Read returns zero Write 1 = EOI, Flag EOI
1	EOI1	R/W	0h	Write 1 to flag End Of Interrupt "main" #1 Write 0 = NOOP, No action Read 0 = READ0, Read returns zero Write 1 = EOI, Flag EOI
0	EOI0	R/W	0h	Write 1 to flag End Of Interrupt "main" #0 Write 0 = NOOP, No action Read 0 = READ0, Read returns zero Write 1 = EOI, Flag EOI

5.27.2.4 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_0 Register

5.27.2.4.1 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_0 Register (Offset = 20h) [reset = 0h]

Raw status of host/device interrupt line. Is set even if event is not enabled.
Write 1 to set, used mostly for debug (regular status also gets set if enabled).

Return to [Summary Table](#)

Table 5-2484. Instance Table

Instance Name	Physical Address
USB0	5390 0020h

Figure 5-1222. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W1TS
0h							0h

Table 5-2485. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W1TS	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MAIN.COREIRQ_ST

5.27.2.5 USB_OTGSSC2_IRQSTATUS_MAIN_0 Register

5.27.2.5.1 USB_OTGSSC2_IRQSTATUS_MAIN_0 Register (Offset = 24h) [reset = 0h]

"regular" status of main core interrupt request. Set only when enabled, self-cleared unless it was set by writing to STATUS_RAW, for debug.
Write 1 to clear (raw status also gets cleared).

Return to [Summary Table](#)

Table 5-2486. Instance Table

Instance Name	Physical Address
USB0	5390 0024h

Figure 5-1223. USB_OTGSSC2_IRQSTATUS_MAIN_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W0TC
0h							0h

Table 5-2487. USB_OTGSSC2_IRQSTATUS_MAIN_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W0TC	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = CLEAR, Clear pending event, if any Read 1 = PENDING, IRQ event pending Note: W1toClr: IRQSTATUS_RAW_MAIN.COREIRQ_ST

5.27.2.6 USB_OTGSSC2_IRQENABLE_SET_MAIN_0 Register
5.27.2.6.1 USB_OTGSSC2_IRQENABLE_SET_MAIN_0 Register (Offset = 28h) [reset = 0h]

Enable of main core interrupt request. Write 1 to set (i.e. to enable interrupt).
Readout is the same as corresponding _CLR register.

Return to [Summary Table](#)

Table 5-2488. Instance Table

Instance Name	Physical Address
USB0	5390 0028h

Figure 5-1224. USB_OTGSSC2_IRQENABLE_SET_MAIN_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W1TS
0h							0h

Table 5-2489. USB_OTGSSC2_IRQENABLE_SET_MAIN_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W1TS	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = SET, Set IRQ enable [i.e. enable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toSet: IRQENABLE_CLR_MAIN.COREIRQ_EN

5.27.2.7 USB_OTGSSC2_IRQENABLE_CLR_MAIN_0 Register

5.27.2.7.1 USB_OTGSSC2_IRQENABLE_CLR_MAIN_0 Register (Offset = 2Ch) [reset = 0h]

Enable of main core interrupt request. Write 1 to clear (i.e. to disable interrupt). Readout is the same as corresponding _SET register.

Return to [Summary Table](#)

Table 5-2490. Instance Table

Instance Name	Physical Address
USB0	5390 002Ch

Figure 5-1225. USB_OTGSSC2_IRQENABLE_CLR_MAIN_0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W0TC
0h							0h

Table 5-2491. USB_OTGSSC2_IRQENABLE_CLR_MAIN_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W0TC	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = CLEAR, Clear IRQ enable [i.e. disable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toClr: IRQENABLE_SET_MAIN.COREIRQ_EN

5.27.2.8 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_1 Register

5.27.2.8.1 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_1 Register (Offset = 30h) [reset = 0h]

Raw status of host/device interrupt line. Is set even if event is not enabled.
Write 1 to set, used mostly for debug (regular status also gets set if enabled).

Return to [Summary Table](#)

Table 5-2492. Instance Table

Instance Name	Physical Address
USB0	5390 0030h

Figure 5-1226. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W1TS
0h							0h

Table 5-2493. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W1TS	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MAIN.COREIRQ_ST

5.27.2.9 USB_OTGSSC2_IRQSTATUS_MAIN_1 Register

5.27.2.9.1 USB_OTGSSC2_IRQSTATUS_MAIN_1 Register (Offset = 34h) [reset = 0h]

"regular" status of main core interrupt request. Set only when enabled, self-cleared unless it was set by writing to STATUS_RAW, for debug.

Write 1 to clear (raw status also gets cleared).

Return to [Summary Table](#)

Table 5-2494. Instance Table

Instance Name	Physical Address
USB0	5390 0034h

Figure 5-1227. USB_OTGSSC2_IRQSTATUS_MAIN_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W0TC
0h							0h

Table 5-2495. USB_OTGSSC2_IRQSTATUS_MAIN_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W0TC	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = CLEAR, Clear pending event, if any Read 1 = PENDING, IRQ event pending Note: W1toClr: IRQSTATUS_RAW_MAIN.COREIRQ_ST

5.27.2.10 USB_OTGSSC2_IRQENABLE_SET_MAIN_1 Register

5.27.2.10.1 USB_OTGSSC2_IRQENABLE_SET_MAIN_1 Register (Offset = 38h) [reset = 0h]

Enable of main core interrupt request. Write 1 to set (i.e. to enable interrupt).

Readout is the same as corresponding _CLR register.

Return to [Summary Table](#)

Table 5-2496. Instance Table

Instance Name	Physical Address
USB0	5390 0038h

Figure 5-1228. USB_OTGSSC2_IRQENABLE_SET_MAIN_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W1TS
0h							0h

Table 5-2497. USB_OTGSSC2_IRQENABLE_SET_MAIN_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W1TS	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = SET, Set IRQ enable [i.e. enable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toSet: IRQENABLE_CLR_MAIN.COREIRQ_EN

5.27.2.11 USB_OTGSSC2_IRQENABLE_CLR_MAIN_1 Register

5.27.2.11.1 USB_OTGSSC2_IRQENABLE_CLR_MAIN_1 Register (Offset = 3Ch) [reset = 0h]

Enable of main core interrupt request. Write 1 to clear (i.e. to disable interrupt). Readout is the same as corresponding _SET register.

Return to [Summary Table](#)

Table 5-2498. Instance Table

Instance Name	Physical Address
USB0	5390 003Ch

Figure 5-1229. USB_OTGSSC2_IRQENABLE_CLR_MAIN_1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W0TC
0h							0h

Table 5-2499. USB_OTGSSC2_IRQENABLE_CLR_MAIN_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W0TC	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = CLEAR, Clear IRQ enable [i.e. disable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toClr: IRQENABLE_SET_MAIN.COREIRQ_EN

5.27.2.12 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_2 Register

5.27.2.12.1 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_2 Register (Offset = 40h) [reset = 0h]

Raw status of host/device interrupt line. Is set even if event is not enabled.
Write 1 to set, used mostly for debug (regular status also gets set if enabled).

Return to [Summary Table](#)

Table 5-2500. Instance Table

Instance Name	Physical Address
USB0	5390 0040h

Figure 5-1230. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W1TS
0h							0h

Table 5-2501. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W1TS	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MAIN.COREIRQ_ST

5.27.2.13 USB_OTGSSC2_IRQSTATUS_MAIN_2 Register

5.27.2.13.1 USB_OTGSSC2_IRQSTATUS_MAIN_2 Register (Offset = 44h) [reset = 0h]

"regular" status of main core interrupt request. Set only when enabled, self-cleared unless it was set by writing to STATUS_RAW, for debug.

Write 1 to clear (raw status also gets cleared).

Return to [Summary Table](#)

Table 5-2502. Instance Table

Instance Name	Physical Address
USB0	5390 0044h

Figure 5-1231. USB_OTGSSC2_IRQSTATUS_MAIN_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W0TC
0h							0h

Table 5-2503. USB_OTGSSC2_IRQSTATUS_MAIN_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W0TC	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = CLEAR, Clear pending event, if any Read 1 = PENDING, IRQ event pending Note: W1toClr: IRQSTATUS_RAW_MAIN.COREIRQ_ST

5.27.2.14 USB_OTGSSC2_IRQENABLE_SET_MAIN_2 Register

5.27.2.14.1 USB_OTGSSC2_IRQENABLE_SET_MAIN_2 Register (Offset = 48h) [reset = 0h]

Enable of main core interrupt request. Write 1 to set (i.e. to enable interrupt).

Readout is the same as corresponding _CLR register.

Return to [Summary Table](#)

Table 5-2504. Instance Table

Instance Name	Physical Address
USB0	5390 0048h

Figure 5-1232. USB_OTGSSC2_IRQENABLE_SET_MAIN_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W1TS
0h							0h

Table 5-2505. USB_OTGSSC2_IRQENABLE_SET_MAIN_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W1TS	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = SET, Set IRQ enable [i.e. enable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toSet: IRQENABLE_CLR_MAIN.COREIRQ_EN

5.27.2.15 USB_OTGSSC2_IRQENABLE_CLR_MAIN_2 Register

5.27.2.15.1 USB_OTGSSC2_IRQENABLE_CLR_MAIN_2 Register (Offset = 4Ch) [reset = 0h]

Enable of main core interrupt request. Write 1 to clear (i.e. to disable interrupt). Readout is the same as corresponding _SET register.

Return to [Summary Table](#)

Table 5-2506. Instance Table

Instance Name	Physical Address
USB0	5390 004Ch

Figure 5-1233. USB_OTGSSC2_IRQENABLE_CLR_MAIN_2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W0TC
0h							0h

Table 5-2507. USB_OTGSSC2_IRQENABLE_CLR_MAIN_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W0TC	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = CLEAR, Clear IRQ enable [i.e. disable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toClr: IRQENABLE_SET_MAIN.COREIRQ_EN

5.27.2.16 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_3 Register

5.27.2.16.1 USB_OTGSSC2_IRQSTATUS_RAW_MAIN_3 Register (Offset = 50h) [reset = 0h]

Raw status of host/device interrupt line. Is set even if event is not enabled.

Write 1 to set, used mostly for debug (regular status also gets set if enabled).

Return to [Summary Table](#)

Table 5-2508. Instance Table

Instance Name	Physical Address
USB0	5390 0050h

Figure 5-1234. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W1TS
0h							0h

Table 5-2509. USB_OTGSSC2_IRQSTATUS_RAW_MAIN_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W1TS	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MAIN.COREIRQ_ST

5.27.2.17 USB_OTGSSC2_IRQSTATUS_MAIN_3 Register

5.27.2.17.1 USB_OTGSSC2_IRQSTATUS_MAIN_3 Register (Offset = 54h) [reset = 0h]

"regular" status of main core interrupt request. Set only when enabled, self-cleared unless it was set by writing to STATUS_RAW, for debug.

Write 1 to clear (raw status also gets cleared).

Return to [Summary Table](#)

Table 5-2510. Instance Table

Instance Name	Physical Address
USB0	5390 0054h

Figure 5-1235. USB_OTGSSC2_IRQSTATUS_MAIN_3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_ST
R							R/W0TC
0h							0h

Table 5-2511. USB_OTGSSC2_IRQSTATUS_MAIN_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_ST	R/W0TC	0h	IRQ status for core: see status register IMAN.IP Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = CLEAR, Clear pending event, if any Read 1 = PENDING, IRQ event pending Note: W1toClr: IRQSTATUS_RAW_MAIN.COREIRQ_ST

5.27.2.18 USB_OTGSSC2_IRQENABLE_SET_MAIN_3 Register

5.27.2.18.1 USB_OTGSSC2_IRQENABLE_SET_MAIN_3 Register (Offset = 58h) [reset = 0h]

Enable of main core interrupt request. Write 1 to set (i.e. to enable interrupt).

Readout is the same as corresponding _CLR register.

Return to [Summary Table](#)

Table 5-2512. Instance Table

Instance Name	Physical Address
USB0	5390 0058h

Figure 5-1236. USB_OTGSSC2_IRQENABLE_SET_MAIN_3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W1TS
0h							0h

Table 5-2513. USB_OTGSSC2_IRQENABLE_SET_MAIN_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W1TS	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = SET, Set IRQ enable [i.e. enable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toSet: IRQENABLE_CLR_MAIN.COREIRQ_EN

5.27.2.19 USB_OTGSSC2_IRQENABLE_CLR_MAIN_3 Register

5.27.2.19.1 USB_OTGSSC2_IRQENABLE_CLR_MAIN_3 Register (Offset = 5Ch) [reset = 0h]

Enable of main core interrupt request. Write 1 to clear (i.e. to disable interrupt). Readout is the same as corresponding _SET register.

Return to [Summary Table](#)

Table 5-2514. Instance Table

Instance Name	Physical Address
USB0	5390 005Ch

Figure 5-1237. USB_OTGSSC2_IRQENABLE_CLR_MAIN_3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							COREIRQ_EN
R							R/W0TC
0h							0h

Table 5-2515. USB_OTGSSC2_IRQENABLE_CLR_MAIN_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	COREIRQ_EN	R/W0TC	0h	IRQ enable for main core interrupt Read 0 = DISABLED, IRQ event is disabled Write 0 = NOACTION, No action Write 1 = CLEAR, Clear IRQ enable [i.e. disable event] Read 1 = ENABLED, IRQ event is enabled Note: W1toClr: IRQENABLE_SET_MAIN.COREIRQ_EN

5.27.2.20 USB_OTGSSC2_IRQ_EOI_MISC Register
5.27.2.20.1 USB_OTGSSC2_IRQ_EOI_MISC Register (Offset = 42Ch) [reset = 0h]

Software End-Of-Interrupt, MISC line: Flag the end current event to allow the generation of further pulses on the line.

Write 1 to a bit to EOI the corresponding line.

Unused when using the level interrupt line (depending on module integration).

Return to [Summary Table](#)

Table 5-2516. Instance Table

Instance Name	Physical Address
USB0	5390 042Ch

Figure 5-1238. USB_OTGSSC2_IRQ_EOI_MISC Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_MISC
R							R/W
0h							0h

Table 5-2517. USB_OTGSSC2_IRQ_EOI_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	EOI_MISC	R/W	0h	Write 1 to flag End Of Interrupt "MISC" Write 0 = NOOP, No action Read 0 = READ0, Read returns zero Write 1 = EOI, Flag EOI

5.27.2.21 USB_OTGSSC2_IRQSTATUS_RAW_MISC Register

5.27.2.21.1 USB_OTGSSC2_IRQSTATUS_RAW_MISC Register (Offset = 430h) [reset = 0h]

Raw status of "misc" low-priority interrupt requests. Set even if event is not enabled.
Write 1 to set the (raw) status, mostly for debug (regular status also gets set).

Return to [Summary Table](#)

Table 5-2518. Instance Table

Instance Name	Physical Address
USB0	5390 0430h

Figure 5-1239. USB_OTGSSC2_IRQSTATUS_RAW_MISC Name Register

31	30	29	28	27	26	25	24
RESERVED4							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED4						DMADISABLECLR	OEVT
R						R/W1TS	R/W1TS
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED3	DRVVBUS_RISE	CHRGVBUS_RISE	DISCHRGVBUS_RISE	RESERVED2		IDPULLUP_RISE	
R	R/W1TS	R/W1TS	R/W1TS	R		R/W1TS	
0h	0h	0h	0h	0h		0h	
7	6	5	4	3	2	1	0
RESERVED1	DRVVBUS_FALL	CHRGVBUS_FALL	DISCHRGVBUS_FALL	RESERVED		IDPULLUP_FALL	
R	R/W1TS	R/W1TS	R/W1TS	R		R/W1TS	
0h	0h	0h	0h	0h		0h	

Table 5-2519. USB_OTGSSC2_IRQSTATUS_RAW_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED4	R	0h	Reserved
17	DMADISABLECLR	R/W1TS	0h	DMA-disable self-clear IRQ status: SYSCONFIG.dmadisable HW-cleared [to 0] because of DMA access. Not triggered by a SW clear. Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending
16	OEVT	R/W1TS	0h	OTG event in core, IRQ status: see status register OEVT Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.oevt
15:14	RESERVED3	R	0h	Reserved
13	DRVVBUS_RISE	R/W1TS	0h	Drive VBUS control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.drvvbus_rise

Table 5-2519. USB_OTGSSC2_IRQSTATUS_RAW_MISC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	CHRGVBUS_RISE	RW1TS	0h	Charge VBUS control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.chrgvbus_rise
11	DISCHRGVBUS_RISE	RW1TS	0h	Discharge VBUS control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.dischrgvbus_rise
10:9	RESERVED2	R	0h	Reserved
8	IDPULLUP_RISE	RW1TS	0h	ID pullup control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending
7:6	RESERVED1	R	0h	Reserved
5	DRVVBUS_FALL	RW1TS	0h	Drive VBUS control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.drvvbus_rise
4	CHRGVBUS_FALL	RW1TS	0h	Charge VBUS control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.chrgvbus_rise
3	DISCHRGVBUS_FALL	RW1TS	0h	Discharge VBUS control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.dischrgvbus_rise
2:1	RESERVED	R	0h	Reserved
0	IDPULLUP_FALL	RW1TS	0h	ID pullup control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_MISC.idpullup_rise

5.27.2.22 USB_OTGSSC2_IRQSTATUS_MISC Register

5.27.2.22.1 USB_OTGSSC2_IRQSTATUS_MISC Register (Offset = 434h) [reset = 0h]

"regular" status of "misc" low-priority interrupt requests. Set only when enabled.
Write 1 to clear after interrupt has been serviced (raw status also gets cleared).

Return to [Summary Table](#)

Table 5-2520. Instance Table

Instance Name	Physical Address
USB0	5390 0434h

Figure 5-1240. USB_OTGSSC2_IRQSTATUS_MISC Name Register

31	30	29	28	27	26	25	24
RESERVED4							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED4						DMADISABLECLR	OEVT
R						R/W0TC	R/W1TS
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED3		DRVVBUS_RISE	CHRGVBUS_RISE	DISCHRGVBUS_RISE	RESERVED2		IDPULLUP_RISE
R		R/W1TS	R/W1TS	R/W1TS	R		R/W0TC
0h		0h	0h	0h	0h		0h
7	6	5	4	3	2	1	0
RESERVED1		DRVVBUS_FALL	CHRGVBUS_FALL	DISCHRGVBUS_FALL	RESERVED		IDPULLUP_FALL
R		R/W1TS	R/W1TS	R/W1TS	R		R/W1TS
0h		0h	0h	0h	0h		0h

Table 5-2521. USB_OTGSSC2_IRQSTATUS_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED4	R	0h	Reserved
17	DMADISABLECLR	R/W0TC	0h	DMA-disable self-clear IRQ status: SYSCONFIG.dmadisable HW-cleared [to 0] because of DMA access. Not triggered by a SW clear. Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toClr: IRQSTATUS_RAW_MISC.dmadisableclr
16	OEVT	R/W1TS	0h	OTG event in core, IRQ status: see status register OEVT Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.oevt
15:14	RESERVED3	R	0h	Reserved
13	DRVVBUS_RISE	R/W1TS	0h	Drive VBUS control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.drvvbus_rise

Table 5-2521. USB_OTGSSC2_IRQSTATUS_MISC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	CHRGVBUS_RISE	R/W1TS	0h	Charge VBUS control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.chrgvbus_rise
11	DISCHRGVBUS_RISE	R/W1TS	0h	Discharge VBUS control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.dischrgvbus_rise
10:9	RESERVED2	R	0h	Reserved
8	IDPULLUP_RISE	R/W0TC	0h	ID pullup control rise IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toClr: IRQSTATUS_RAW_MISC.idpullup_rise
7:6	RESERVED1	R	0h	Reserved
5	DRVVBUS_FALL	R/W1TS	0h	Drive VBUS control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.drvvbus_fall
4	CHRGVBUS_FALL	R/W1TS	0h	Charge VBUS control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.chrgvbus_fall
3	DISCHRGVBUS_FALL	R/W1TS	0h	Discharge VBUS control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.dischrgvbus_fall
2:1	RESERVED	R	0h	Reserved
0	IDPULLUP_FALL	R/W1TS	0h	ID pullup control fall IRQ status Read 0 = NONE, No event pending Write 0 = NOACTION, No action Write 1 = SET, Trigger IRQ event by software Read 1 = PENDING, IRQ event pending Note: W1toSet: IRQSTATUS_RAW_MISC.idpullup_fall

5.27.2.23 USB_OTGSSC2_IRQENABLE_SET_MISC Register

5.27.2.23.1 USB_OTGSSC2_IRQENABLE_SET_MISC Register (Offset = 438h) [reset = 0h]

Enable of "misc" low-priority interrupt requests. Write 1 to set (i.e. to disable interrupt).
Readout is the same as corresponding _CLR register.

Return to [Summary Table](#)

Table 5-2522. Instance Table

Instance Name	Physical Address
USB0	5390 0438h

Figure 5-1241. USB_OTGSSC2_IRQENABLE_SET_MISC Name Register

31	30	29	28	27	26	25	24
RESERVED4							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED4						DMADISABLECLR_EN	OEVT_EN
R						R/W1TS	R/W1TS
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED3		DRVVBUS_RISE_EN	CHRGVBUS_RISE_EN	DISCHRGVBUS_RISE_EN	RESERVED2		IDPULLUP_RISE_EN
R		R/W1TS	R/W1TS	R/W1TS	R		R/W1TS
0h		0h	0h	0h	0h		0h
7	6	5	4	3	2	1	0
RESERVED1		DRVVBUS_FALL_EN	CHRGVBUS_FALL_EN	DISCHRGVBUS_FALL_EN	RESERVED		IDPULLUP_FALL_EN
R		R/W1TS	R/W1TS	R/W1TS	R		R/W1TS
0h		0h	0h	0h	0h		0h

Table 5-2523. USB_OTGSSC2_IRQENABLE_SET_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED4	R	0h	Reserved
17	DMADISABLECLR_EN	R/W1TS	0h	DMA-disable self-clear, IRQ enable Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
16	OEVT_EN	R/W1TS	0h	OTG event in core, IRQ status: see status register OEVT Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
15:14	RESERVED3	R	0h	Reserved

Table 5-2523. USB_OTGSSC2_IRQENABLE_SET_MISC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	DRVVBUS_RISE_EN	RW1TS	0h	Drive VBUS control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
12	CHRGVBUS_RISE_EN	RW1TS	0h	Charge VBUS control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
11	DISCHRGVBUS_RISE_EN	RW1TS	0h	Discharge VBUS control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
10:9	RESERVED2	R	0h	Reserved
8	IDPULLUP_RISE_EN	RW1TS	0h	ID pullup control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
7:6	RESERVED1	R	0h	Reserved
5	DRVVBUS_FALL_EN	RW1TS	0h	Drive VBUS control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
4	CHRGVBUS_FALL_EN	RW1TS	0h	Charge VBUS control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled

Table 5-2523. USB_OTGSSC2_IRQENABLE_SET_MISC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	DISCHRGVBUS_FALL_EN	RW1TS	0h	Discharge VBUS control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled
2:1	RESERVED	R	0h	Reserved
0	IDPULLUP_FALL_EN	RW1TS	0h	ID pullup control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 SET Set IRQ enable [i.e. enable event] Read 1 ENABLED IRQ event is enabled

5.27.2.24 USB_OTGSSC2_IRQENABLE_CLR_MISC Register
5.27.2.24.1 USB_OTGSSC2_IRQENABLE_CLR_MISC Register (Offset = 43Ch) [reset = 0h]

Enable of "misc" low-priority interrupt requests. Write 1 to clear (i.e. to disable interrupt).
Readout is the same as corresponding _SET register.

Return to [Summary Table](#)

Table 5-2524. Instance Table

Instance Name	Physical Address
USB0	5390 043Ch

Figure 5-1242. USB_OTGSSC2_IRQENABLE_CLR_MISC Name Register

31	30	29	28	27	26	25	24
RESERVED4							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED4						DMADISABLECLR_EN	OEVT_EN
R						R/W0TC	R/W0TC
0h						0h	0h
15	14	13	12	11	10	9	8
RESERVED3		DRVVBUS_RISE_EN	CHRGVBUS_RISE_EN	DISCHRGVBUS_RISE_EN	RESERVED2		IDPULLUP_RISE_EN
R		R/W0TC	R/W0TC	R/W0TC	R		R/W0TC
0h		0h	0h	0h	0h		0h
7	6	5	4	3	2	1	0
RESERVED1		DRVVBUS_FALL_EN	CHRGVBUS_FALL_EN	DISCHRGVBUS_FALL_EN	RESERVED		IDPULLUP_FALL_EN
R		R/W0TC	R/W0TC	R/W0TC	R		R/W0TC
0h		0h	0h	0h	0h		0h

Table 5-2525. USB_OTGSSC2_IRQENABLE_CLR_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:18	RESERVED4	R	0h	Reserved
17	DMADISABLECLR_EN	R/W0TC	0h	DMA-disable self-clear, IRQ enable Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled
16	OEVT_EN	R/W0TC	0h	OTG event in core, IRQ status: see status register OEVT Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled
15:14	RESERVED3	R	0h	Reserved

Table 5-2525. USB_OTGSSC2_IRQENABLE_CLR_MISC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	DRVVBUS_RISE_EN	R/W0TC	0h	Drive VBUS control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled
12	CHRGVBUS_RISE_EN	R/W0TC	0h	Charge VBUS control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled Note: W1toSet: IRQSTATUS_RAW_MISC.chrgvbus_rise
11	DISCHRGVBUS_RISE_EN	R/W0TC	0h	Discharge VBUS control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled
10:9	RESERVED2	R	0h	Reserved
8	IDPULLUP_RISE_EN	R/W0TC	0h	ID pullup control rise IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled
7:6	RESERVED1	R	0h	Reserved
5	DRVVBUS_FALL_EN	R/W0TC	0h	Drive VBUS control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled
4	CHRGVBUS_FALL_EN	R/W0TC	0h	Charge VBUS control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled

Table 5-2525. USB_OTGSSC2_IRQENABLE_CLR_MISC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	DISCHRGVBUS_FALL_EN	R/W0TC	0h	Discharge VBUS control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled
2:1	RESERVED	R	0h	Reserved
0	IDPULLUP_FALL_EN	R/W0TC	0h	ID pullup control fall IRQ status Read 0 DISABLED IRQ event is disabled Write 0 NOACTION No action Write 1 CLEAR Clear IRQ enable [i.e. disable event] Read 1 ENABLED IRQ event is enabled

5.27.2.25 USB_OTGSSC2_UTMI_OTG_CTRL Register

5.27.2.25.1 USB_OTGSSC2_UTMI_OTG_CTRL Register (Offset = 500h) [reset = 1h]

This register describes the utmi otg control, which is used to coordinate between usbotgss_core and USB_OTG.

Return to [Summary Table](#)

Table 5-2526. Instance Table

Instance Name	Physical Address
USB0	5390 0500h

Figure 5-1243. USB_OTGSSC2_UTMI_OTG_CTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED		DRVVBUS	CHRGVBUS	DISCHRGVBUS	RESERVED1		IDPULLUP
R		R	R	R	R		R
0h		0h	0h	0h	0h		1h

Table 5-2527. USB_OTGSSC2_UTMI_OTG_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	RESERVED	R	0h	RESERVED
5	DRVVBUS	R	0h	Drive 5V on VBUS. Plays the role of "hub_vbus_ctrl" in non-OTG host mode. Read 0 = NOACTION, no action Read 1 = DRIVE, drive VBUS
4	CHRGVBUS	R	0h	Charge VBUS through a resistor for VBUS-pulsing SRP. Read 0 = NOACTION, no action Read 1 = CHARGE, charge VBUS
3	DISCHRGVBUS	R	0h	Discharge VBUS through a resistor, until the session-end VBUS state is reached. Read 0 = NOACTION, no action Read 1 = DISCHARGE, discharge VBUS
2:1	RESERVED1	R	0h	RESERVED
0	IDPULLUP	R	1h	Pull-up to the [OTG] ID line to allow its sampling. Read 0 = DISABLE, Disable sampling of ID line. Read 1 = ENABLE, Enable sampling of ID line.

5.27.2.26 USB_OTGSSC2_UTMI_OTG_STATUS Register

5.27.2.26.1 USB_OTGSSC2_UTMI_OTG_STATUS Register (Offset = 504h) [reset = 8000018h]

This register describes the utmi otg status, which is used to coordinate between usbotgss_core and USB_OTG.

Return to [Summary Table](#)

Table 5-2528. Instance Table

Instance Name	Physical Address
USB0	5390 0504h

Figure 5-1244. USB_OTGSSC2_UTMI_OTG_STATUS Name Register

31	30	29	28	27	26	25	24
SW_MODE		RESERVED2					
R/W		R					
1h		0h					
23	22	21	20	19	18	17	16
RESERVED2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED2					PORT_OVERC URRENT	POWERPRESE NT	TXBITSTUFFE NABLE
R					R/W	R/W	R/W
0h					0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED1			IDDIG	SESEND	SESSVALID	VBUSVALID	RESERVED
R			R/W	R/W	R/W	R/W	R
0h			1h	1h	0h	0h	0h

Table 5-2529. USB_OTGSSC2_UTMI_OTG_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	SW_MODE	R/W	1h	Controls the source of UTMI / PIPE status for VBUS and OTG ID [vbusvalid, sessvalid, sessend, iddig, powerpresent] 0 = IO, HW mode: OTG ID and VBUS status for the USB controller are taken from the UTMI inputs signals 1 = SW, SW mode: OTG ID and VBUS status for the USB controller are taken from the fields of the current register.
30:11	RESERVED2	R	0h	RESERVED
10	PORT_OVERCURRENT	R/W	0h	Over-current status, for non-OTG host only. 0 = NONE, No over-current indication 1 = OC, Over-current indication
9	POWERPRESENT	R/W	0h	SW-programmed value of PIPE3.0 PowerPresent [VBUS status] seen by the core, alternative to HW input.
8	TXBITSTUFFENABLE	R/W	0h	SW-programmed UTMI output txbitstuffleable[h] Note: as per UTMI+, used only in UTMI Opmode 0b11 [i.e. SYNC and EOP generation disabled] 0 = NOBS, No bitstuffing 1 = BS, Data bitstuffing enabled
7:5	RESERVED1	R	0h	RESERVED
4	IDDIG	R/W	1h	SW-programmed value of UTMI+ IdDig [OTG ID status] seen by the core, alternative to HW input. Don't care until IdPullup = 1 for at least 50 ms 0 = IDA, ID pin is grounded = OTG A = default Host 1 = IDB, ID pin is floating = OTG B = default Peripheral

Table 5-2529. USB_OTGSSC2_UTMI_OTG_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	SESEND	R/W	1h	SW-programmed value of UTMI+ SessEnd [VBUS status] seen by the core, alternative to HW input. 0 = NOTENDED, VBUS is above Session-End threshold 1 = ENDED, VBUS is below Session-End threshold
2	SESSVALID	R/W	0h	SW-programmed value of UTMI+ SessValid [VBUS status] seen by the core, alternative to HW inputs AValid and BValid. 0 = NOTVALID, VBUS is below Session-Valid threshold 1 = VALID, VBUS is above Session-Valid threshold
1	VBUSVALID	R/W	0h	SW-programmed value of UTMI+ VbusValid [VBUS status] seen by the core, alternative to HW input. 0 = NOTVALID, VBUS is below Vbus-Valid threshold. 1 = VALID, VBUS is above Vbus-Valid threshold
0	RESERVED	R	0h	RESERVED

5.27.2.27 USB_OTGSSC2_TXFIFO_DEPTH Register
5.27.2.27.1 USB_OTGSSC2_TXFIFO_DEPTH Register (Offset = 508h) [reset = 1700h]

Actual depth of Tx FIFO RAM (RAM1), in 64-bit words.

Maximum value is GHWPARAMS7.DWC_USB3_RAM1_DEPTH.

Return to [Summary Table](#)

Table 5-2530. Instance Table

Instance Name	Physical Address
USB0	5390 0508h

Figure 5-1245. USB_OTGSSC2_TXFIFO_DEPTH Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
TXFIFO_DEPTH							
R							
1700h							
7	6	5	4	3	2	1	0
TXFIFO_DEPTH							
R							
1700h							

Table 5-2531. USB_OTGSSC2_TXFIFO_DEPTH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	TXFIFO_DEPTH	R	1700h	

5.27.2.28 USB_OTGSSC2_RXFIFO_DEPTH Register

5.27.2.28.1 USB_OTGSSC2_RXFIFO_DEPTH Register (Offset = 50Ch) [reset = 340h]

Actual depth of Rx FIFO RAM (RAM2), in 64-bit words.
Maximum value is GHWPARAMS7.DWC_USB3_RAM2_DEPTH.

Return to [Summary Table](#)

Table 5-2532. Instance Table

Instance Name	Physical Address
USB0	5390 050Ch

Figure 5-1246. USB_OTGSSC2_RXFIFO_DEPTH Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RXFIFO_DEPTH							
R							
340h							
7	6	5	4	3	2	1	0
RXFIFO_DEPTH							
R							
340h							

Table 5-2533. USB_OTGSSC2_RXFIFO_DEPTH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	RESERVED
15:0	RXFIFO_DEPTH	R	340h	

5.27.2.29 USB_OTGSSC2_MMRAM_OFFSET Register

5.27.2.29.1 USB_OTGSSC2_MMRAM_OFFSET Register (Offset = 700h) [reset = 40000h]

Offset of Memory-mapped RAM accesses.

Page is remapped from 0x8000 to 0xFFFF (32 kbyte).

Return to [Summary Table](#)

Table 5-2534. Instance Table

Instance Name	Physical Address
USB0	5390 0700h

Figure 5-1247. USB_OTGSSC2_MMRAM_OFFSET Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED				OFFSET_MSB			
R				R/W			
0h				8h			
15	14	13	12	11	10	9	8
OFFSET_MSB	OFFSET_LSB						
R/W	R						
8h	0h						
7	6	5	4	3	2	1	0
OFFSET_LSB							
R							
0h							

Table 5-2535. USB_OTGSSC2_MMRAM_OFFSET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	RESERVED	R	0h	RESERVED
19:15	OFFSET_MSB	R/W	8h	Byte offset MSBits = page offset 0x00 = CORE_BOT, Page offset for core MMR set, lower half. DO NOT USE: use static access at offset 0x10_000+ instead. 0x01 = CORE_TOP, Page offset for core MMR set, upper half. DO NOT USE: use static access at offset 0x10_000+ instead. 0x08 = RAM0_BASE, Base page offset for RAM0 [= core byte address 0x4_0000]: Rx FIFOs, descriptors, MMR. The RAM shall fit inside this page for up to 32 kByte = 8,192 x 64-bit words 0x10 = RAM1_BASE, Base page offset for RAM1 [= core byte address 0x8_0000]: Tx FIFOs. The RAM shall fit inside this page for up to 32 kByte = 8,192 x 64-bit words. 0x18 = RAM2_BASE, Base page offset for RAM2 [= core byte address 0xC_0000]: Rx FIFOs. The RAM shall fit inside this page for up to 32 kByte = 8,192 x 64-bit words.
14:0	OFFSET_LSB	R	0h	Byte offset LSBs, always 0

5.27.2.30 USB_OTGSSC2_FLADJ Register

5.27.2.30.1 USB_OTGSSC2_FLADJ Register (Offset = 704h) [reset = 2400000h]

Jitter adjustment and other pseudo-static parameters.

Return to [Summary Table](#)

Table 5-2536. Instance Table

Instance Name	Physical Address
USB0	5390 0704h

Figure 5-1248. USB_OTGSSC2_FLADJ Name Register

31	30	29	28	27	26	25	24
CORE_SW_RESET	RESERVED1	XHCI_REVISION	HOST_U3_PORT_DISABLE	HOST_U2_PORT_DISABLE	FLADJ_30MHZ		
R/W	R	R/W	R/W	R/W	R/W		
0h	0h	1h	0h	0h	20h		
23	22	21	20	19	18	17	16
FLADJ_30MHZ			RESERVED				
R/W			R				
20h			0h				
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2537. USB_OTGSSC2_FLADJ Register Field Descriptions

Bit	Field	Type	Reset	Description
31	CORE_SW_RESET	R/W	0h	Active-high core software reset. Static, i.e. not self-clearing. After clearing, wait for reset completion by polling USBSTS.CNR bit. 0 NORESET Reset inactive 1 RESET Reset active
30	RESERVED1	R	0h	Reserved
29	XHCI_REVISION	R/W	1h	Switches to the legacy xHCI 0.96 host SW API mode. Changes shall take place under core SW reset [bit 31]. 0 0_96 xHCI version 0.96 1 1_0 xHCI version 1.0 + errata
28	HOST_U3_PORT_DISABLE	R/W	0h	USB3 port disable, overriding xHCI driver. 0 EN Port can be enabled. 1 DIS Port stops reporting connect/disconnect events and remains in disabled state.
27	HOST_U2_PORT_DISABLE	R/W	0h	USB2 port disable, overriding xHCI driver. 0 EN Port can be enabled. 1 DIS Port stops reporting connect/disconnect events and remains in disabled state.

Table 5-2537. USB_OTGSSC2_FLADJ Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26:21	FLADJ_30MHZ	R/W	20h	HS Jitter Adjustment, in 30 MHz periods
20:0	RESERVED	R	0h	Reserved

5.27.2.31 USB_OTGSSC2_DEBUG_CFG Register

5.27.2.31.1 USB_OTGSSC2_DEBUG_CFG Register (Offset = 708h) [reset = 0h]

Configuration of debug output (observability).

Return to [Summary Table](#)

Table 5-2538. Instance Table

Instance Name	Physical Address
USB0	5390 0708h

Figure 5-1249. USB_OTGSSC2_DEBUG_CFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						SEL	
R						R/W	
0h						0h	

Table 5-2539. USB_OTGSSC2_DEBUG_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	R	0h	RESERVED
2:0	SEL	R/W	0h	Selection of observed local signals 0x0 = TIELO Debug output is tied low [32'b0] 0x1 = UTMI Debug output is a selection of UTMI [USB2 PHY] interface signals 0x2 = PIPE Debug output is a selection of PIPE [USB3 PHY] interface signals 0x3 = CORE Debug output is controller core's internal debug signals 0x4 = TRACE_LO Debug output is lower 32 bits controller core's internal trace vector, selected by GDBGLSMUX.TracePortMuxSel 0x5 = TRACE_HI Debug output is upper 32 bits controller core's internal trace vector, selected by GDBGLSMUX.TracePortMuxSel

5.27.2.32 USB_OTGSSC2_DEBUG_DATA Register

5.27.2.32.1 USB_OTGSSC2_DEBUG_DATA Register (Offset = 70Ch) [reset = 0h]

data currently visible on DEBUG output (observability) port
 depends on mode given in DEBUG_CFG.sel , shown only for sel = (1;2;3)
 all bits are tied low (0) when sel=0

Return to [Summary Table](#)

Table 5-2540. Instance Table

Instance Name	Physical Address
USB0	5390 070Ch

Figure 5-1250. USB_OTGSSC2_DEBUG_DATA Name Register

31	30	29	28	27	26	25	24
DEBUG31	DEBUG30	DEBUG29	DEBUG28	DEBUG27	DEBUG26	DEBUG25	DEBUG24
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
DEBUG23	DEBUG22	DEBUG21	DEBUG20	DEBUG19	DEBUG18	DEBUG17	DEBUG16
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
DEBUG15	DEBUG14	DEBUG13	DEBUG12	DEBUG11	DEBUG10	DEBUG9	DEBUG8
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
DEBUG7	DEBUG6	DEBUG5	DEBUG4	DEBUG3	DEBUG2	DEBUG1	DEBUG0
R	R	R	R	R	R	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2541. USB_OTGSSC2_DEBUG_DATA Register Field Descriptions

Bit	Field	Type	Reset	Description
31	DEBUG31	R	0h	Sel 1:utmi_sessend ; sel 2:pipe_rxstatus[2] ; sel 3:core_sm2bl_cur_mode
30	DEBUG30	R	0h	Sel 1:utmi_vbusvalid ; sel 2:pipe_rxstatus[1] ; sel 3:core_l1_suspend_com_n
29	DEBUG29	R	0h	Sel 1:utmi_bvalid ; sel 2:pipe_rxstatus[0] ; sel 3:core_suspend_com_n
28	DEBUG28	R	0h	Sel 1:utmi_avalid ; sel 2:pipe_elecidle ; sel 3:core_u2_dssr_state[3]

Table 5-2541. USB_OTGSSC2_DEBUG_DATA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
27	DEBUG27	R	0h	Sel 1:utmi_iddig ; sel 2:pipe_phystatus ; sel 3:core_u2_dssr_state[2]
26	DEBUG26	R	0h	Sel 1:utmi_hostdisconnect ; sel 2:pipe_rxvalid ; sel 3:core_u2_dssr_state[1]
25	DEBUG25	R	0h	Sel 1:utmi_txbitstufferableh ; sel 2:pipe_rxdatak[3] ; sel 3:core_u2_dssr_state[0]
24	DEBUG24	R	0h	Sel 1:utmi_txbitstufferable ; sel 2:pipe_rxdatak[2] ; sel 3:core_u2mac_ttrx_state_1[4]
23	DEBUG23	R	0h	Sel 1:utmi_dischrgvbus ; sel 2:pipe_rxdatak[1] ; sel 3:core_u2mac_ttrx_state_1[3]
22	DEBUG22	R	0h	Sel 1:utmi_chrgvbus ; sel 2:pipe_rxdatak[0] ; sel 3:core_u2mac_ttrx_state_1[2]
21	DEBUG21	R	0h	Sel 1:utmi_drvvbus ; sel 2:pipe_rxplk ; sel 3:core_u2mac_ttrx_state_1[1]
20	DEBUG20	R	0h	Sel 1:utmi_dmpulldown ; sel 2:pipe_rxtermination ; sel 3:core_u2mac_ttrx_state_1[0]
19	DEBUG19	R	0h	Sel 1:utmi_dppulldown ; sel 2:pipe_txswing ; sel 3:core_u2mac_ttrx_state_0[4]
18	DEBUG18	R	0h	Sel 1:utmi_idpullup ; sel 2:pipe_txmargin[2] ; sel 3:core_u2mac_ttrx_state_0[3]

Table 5-2541. USB_OTGSSC2_DEBUG_DATA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17	DEBUG17	R	0h	Sel 1:utmi_linestate[1] ; sel 2:pipe_txmargin[1] ; sel 3:core_u2mac_trx_state_0[2]
16	DEBUG16	R	0h	Sel 1:utmi_linestate[0] ; sel 2:pipe_txmargin[0] ; sel 3:core_u2mac_trx_state_0[1]
15	DEBUG15	R	0h	Sel 1:utmi_opmode[1] ; sel 2:pipe_txdeemph[1] ; sel 3:core_u2mac_trx_state_0[0]
14	DEBUG14	R	0h	Sel 1:utmi_opmode[0] ; sel 2:pipe_txdeemph[0] ; sel 3:core_u2_prt_state[4]
13	DEBUG13	R	0h	Sel 1:utmi_termselect ; sel 2:pipe_powerdown[1] ; sel 3:core_u2_prt_state[3]
12	DEBUG12	R	0h	Se 1:utmi_xcvrselect[1] ; sel 2:pipe_powerdown[0] ; sel 3:core_u2_prt_state[2]
11	DEBUG11	R	0h	Sel 1:utmi_xcvrselect[0] ; sel 2:pipe_reset_n ; sel 3:core_u2_prt_state[1]
10	DEBUG10	R	0h	Sel 1:utmi_suspendm ; sel 2:pipe_rxeqtraining ; sel 3:core_u2_prt_state[0]
9	DEBUG9	R	0h	Sel 1:utmi_reset ; sel 2:pipe_rxpolarity ; sel 3:core_gsts_buserraddvld
8	DEBUG8	R	0h	Sel 1:utmi_rxerror ; sel 2:pipe_txoneszeros ; sel 3:debug_mclk_usof_number[0]
7	DEBUG7	R	0h	Sel 1:utmi_rxvalidh sel 2:pipe_txelecidle sel 3:core_ltdb_link_state[3]

Table 5-2541. USB_OTGSSC2_DEBUG_DATA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	DEBUG6	R	0h	Sel 1:utmi_rxvalid; sel 2:pipe_txdetectrxloopback sel 3:core_ltdb_link_state[2]
5	DEBUG5	R	0h	Sel 1:utmi_rxactive; sel 2:pipe_elasticitybuffermode; sel 3:core_ltdb_link_state[1]
4	DEBUG4	R	0h	Sel 1:utmi_txready; sel 2:pipe_txdata[3]; sel 3:core_ltdb_link_state[0]
3	DEBUG3	R	0h	Sel 1:utmi_txvalidh sel 2:pipe_txdata[2] sel 3:core_ltdb_substate[3]
2	DEBUG2	R	0h	Sel 1:utmi_txvalid sel 2:pipe_txdata[1] sel 3:core_ltdb_substate[2]
1	DEBUG1	R	0h	Sel 1:utmi_databus16_8 sel 2:pipe_txdata[0] sel 3:core_ltdb_substate[1]
0	DEBUG0	R	0h	Sel 1:utmi_clk sel 2:pipe_txpclk sel 3:core_ltdb_substate[0]

5.27.2.33 USB_OTGSSC2_DEV_EBC_EN Register

5.27.2.33.1 USB_OTGSSC2_DEV_EBC_EN Register (Offset = 710h) [reset = 0h]

Enable External Buffer Control (EBC) for selected endpoints. Device mode only.

Return to [Summary Table](#)

Table 5-2542. Instance Table

Instance Name	Physical Address
USB0	5390 0710h

Figure 5-1251. USB_OTGSSC2_DEV_EBC_EN Name Register

31	30	29	28	27	26	25	24
OUTEP		RESERVED1					
R/W		R					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
INEP		RESERVED					
R/W		R					
0h		0h					
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2543. USB_OTGSSC2_DEV_EBC_EN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	OUTEP	R/W	0h	Enable EBC HW throttling for OUT EP, per bit [USB receive]. To enable logical OUT EP #i, set DEV_EBC_EN[i+16] to 1. In DEPCFG command for this EP, DEPCMDPAR1[15] = LimitOutstandingTxDMA should then also be set to 1
29:16	RESERVED1	R	0h	RESERVED
15:14	INEP	R/W	0h	Enable EBC HW throttling for IN EP [USB transmit]. To enable logical EP IN #i, set DEV_EBC_EN[i] to 1. In DEPCFG command for this EP, DEPCMDPAR1[15] = LimitOutstandingTxDMA should then also be set to 1
13:0	RESERVED	R	0h	RESERVED

5.27.2.34 USB_TRBB_PARAM_LO Register

5.27.2.34.1 USB_TRBB_PARAM_LO Register (Offset = 0h) [reset = 0h]

This register indicates Buffer-Pointer-Low.

Return to [Summary Table](#)

Table 5-2544. Instance Table

Instance Name	Physical Address
USB0	5390 4000h

Figure 5-1252. USB_TRBB_PARAM_LO Name Register

31	30	29	28	27	26	25	24
BPTRL							
R/W							
0h							
23	22	21	20	19	18	17	16
BPTRL							
R/W							
0h							
15	14	13	12	11	10	9	8
BPTRL							
R/W							
0h							
7	6	5	4	3	2	1	0
BPTRL							
R/W							
0h							

Table 5-2545. USB_TRBB_PARAM_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BPTRL	R/W	0h	Buffer Pointer Low: Data buffer's base address pointer, lower 32 bits. Typically read-only for the USB controller's DMA [HW]. However, HW can be made to overwrite the pointer with an incoming [8-byte] SETUP packet, by setting the 64-bit pointer to its own address [i.e. that of PARAM_LO].

5.27.2.35 USB_TRBB_PARAM_HI Register

5.27.2.35.1 USB_TRBB_PARAM_HI Register (Offset = 4h) [reset = 0h]

This register indicates Buffer-Pointer-High.

Return to [Summary Table](#)

Table 5-2546. Instance Table

Instance Name	Physical Address
USB0	5390 4004h

Figure 5-1253. USB_TRBB_PARAM_HI Name Register

31	30	29	28	27	26	25	24
BPTRH							
R/W							
0h							
23	22	21	20	19	18	17	16
BPTRH							
R/W							
0h							
15	14	13	12	11	10	9	8
BPTRH							
R/W							
0h							
7	6	5	4	3	2	1	0
BPTRH							
R/W							
0h							

Table 5-2547. USB_TRBB_PARAM_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BPTRH	R/W	0h	Buffer Pointer High: Data buffer's base address pointer, upper 32 bits. Typically read-only for the USB controller's DMA [HW]. However, HW can be made to overwrite the pointer with an incoming [8-byte] SETUP packet, by setting the 64-bit pointer to its own address [i.e. that of PARAM_LO].

5.27.2.36 USB_TRBB_STATUS Register

5.27.2.36.1 USB_TRBB_STATUS Register (Offset = 8h) [reset = 0h]

This register indicates TRB Status, Packet Count and Buffer Size.

Return to [Summary Table](#)

Table 5-2548. Instance Table

Instance Name	Physical Address
USB0	5390 4008h

Figure 5-1254. USB_TRBB_STATUS Name Register

31	30	29	28	27	26	25	24
TRBSTS				RESERVED		PCM1	
R/W				R		R/W	
0h				0h		0h	
23	22	21	20	19	18	17	16
BUFSIZ							
R/W							
0h							
15	14	13	12	11	10	9	8
BUFSIZ							
R/W							
0h							
7	6	5	4	3	2	1	0
BUFSIZ							
R/W							
0h							

Table 5-2549. USB_TRBB_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	TRBSTS	R/W	0h	TRB Status. Updated by HW transfer status information before releasing the TRB.
27:26	RESERVED	R	0h	RESERVED
25:24	PCM1	R/W	0h	Packet Count Minus 1: Total number of packets in the Buffer Descriptor, minus 1, for High-Speed, High Bandwidth isochronous IN endpoints, in an Isoc-First TRB.
23:0	BUFSIZ	R/W	0h	Buffer Size. Remaining size [to be sent / which can be received] in TRB's data buffer, in bytes. Decrement by HW after data is transferred.

5.27.2.37 USB_TRBB_CONTROL Register

5.27.2.37.1 USB_TRBB_CONTROL Register (Offset = Ch) [reset = 0h]

This register indicates Transfer Control, Interrupt Control and Stream ID.

Return to [Summary Table](#)

Table 5-2550. Instance Table

Instance Name	Physical Address
USB0	5390 400Ch

Figure 5-1255. USB_TRBB_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED1		SID_SOFN					
R		R/W					
0h		0h					
23	22	21	20	19	18	17	16
SID_SOFN							
R/W							
0h							
15	14	13	12	11	10	9	8
SID_SOFN		RESERVED		IOC	ISP_IMI	TRBCTL	
R/W		R		R	R	R	
0h		0h		0h	0h	0h	
7	6	5	4	3	2	1	0
TRBCTL				CSP	CHN	LST	HWO
R				R	R	R	R/W
0h				0h	0h	0h	0h

Table 5-2551. USB_TRBB_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED1	R	0h	RESERVED
29:14	SID_SOFN	R/W	0h	Stream ID / SOF Number. Stream-based bulk EP: The Stream ID of the transfer. Isochronous EP: [micro]frame number in which the last packet of the buffer was transmitted [debug].
13:12	RESERVED	R	0h	RESERVED
11	IOC	R	0h	Interrupt on Complete. Applicable only when LST=0, for a) IN EP or b) OUT EP when CSP=1. Read-only for the USB controller's DMA [HW].
10	ISP_IMI	R	0h	Interrupt on Short Packet / Interrupt on Missed ISOC. Controls the generation of the XferInProgress event. Read-only for the USB controller's DMA [HW].
9:4	TRBCTL	R	0h	TRB Control. Type of TRB. Read-only for the USB controller's DMA [HW].
3	CSP	R	0h	Continue on Short Packet. Reaction of an OUT endpoint upon reception of a short packet. Read-only for the USB controller's DMA [HW].
2	CHN	R	0h	Chain Buffers. Associates this TRB with the next in the same Buffer Descriptor. Always 0 in the last TRB of a Buffer Descriptor. Read-only for the USB controller's DMA [HW].
1	LST	R	0h	Last TRB. Indicates the last TRB in a list, i.e. in a transfer for the endpoint / bulk-stream. Read-only for the USB controller's DMA [HW].

Table 5-2551. USB_TRBB_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	HWO	R/W	0h	Hardware Owner. TRB ownership. Set to 1 by SW when creating the TRB. SW cannot modify the TRB again until cleared to 0 by HW. There are exceptions for short packets on OUT endpoints and Link TRBs.

5.27.2.38 USB_RAM0_START Register

5.27.2.38.1 USB_RAM0_START Register (Offset = 0h) [reset = 0h]

Return to [Summary Table](#)

Table 5-2552. Instance Table

Instance Name	Physical Address
USB0	5390 8000h

Figure 5-1256. USB_RAM0_START Name Register

31	30	29	28	27	26	25	24
START							
R/W							
0h							
23	22	21	20	19	18	17	16
START							
R/W							
0h							
15	14	13	12	11	10	9	8
START							
R/W							
0h							
7	6	5	4	3	2	1	0
START							
R/W							
0h							

Table 5-2553. USB_RAM0_START Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	START	R/W	0h	USB RAM0 start address

5.27.2.39 USB_RAM0_END Register

5.27.2.39.1 USB_RAM0_END Register (Offset = 7FFCh) [reset = 0h]

Return to [Summary Table](#)

Table 5-2554. Instance Table

Instance Name	Physical Address
USB0	5390 FFFCh

Figure 5-1257. USB_RAM0_END Name Register

31	30	29	28	27	26	25	24
END							
R/W							
0h							
23	22	21	20	19	18	17	16
END							
R/W							
0h							
15	14	13	12	11	10	9	8
END							
R/W							
0h							
7	6	5	4	3	2	1	0
END							
R/W							
0h							

Table 5-2555. USB_RAM0_END Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	END	R/W	0h	USB RAM0 end address

5.27.2.40 USB_DWC3_CAPLENGTH Register

5.27.2.40.1 USB_DWC3_CAPLENGTH Register (Offset = 0h) [reset = 1000020h]

Capability Registers Length + Host Controller Interface Version number.

Return to [Summary Table](#)

Table 5-2556. Instance Table

Instance Name	Physical Address
USB0	5391 0000h

Figure 5-1258. USB_DWC3_CAPLENGTH Name Register

31	30	29	28	27	26	25	24
HCIVERSION							
R							
100h							
23	22	21	20	19	18	17	16
HCIVERSION							
R							
100h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
CAPLENGTH							
R							
20h							

Table 5-2557. USB_DWC3_CAPLENGTH Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	HCIVERSION	R	100h	Host Controller Interface Version [xHCI], in BCD. Set by FLADJ.xHCI_revision field.
15:8	RESERVED	R	0h	Reserved
7:0	CAPLENGTH	R	20h	Capability Register Length: length of the xHCI Capabilities registers bank, in bytes

5.27.2.41 USB_DWC3_HCSPARAMS1 Register

5.27.2.41.1 USB_DWC3_HCSPARAMS1 Register (Offset = 4h) [reset = 2000440h]

Host Controller Structural Parameters 1 (xHCI).

Return to [Summary Table](#)

Table 5-2558. Instance Table

Instance Name	Physical Address
USB0	5391 0004h

Figure 5-1259. USB_DWC3_HCSPARAMS1 Name Register

31	30	29	28	27	26	25	24
MAXPORTS							
R							
2h							
23	22	21	20	19	18	17	16
RESERVED				MAXINTRS			
R				R			
0h				4h			
15	14	13	12	11	10	9	8
MAXINTRS							
R							
4h							
7	6	5	4	3	2	1	0
MAXSLOTS							
R							
40h							

Table 5-2559. USB_DWC3_HCSPARAMS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	MAXPORTS	R	2h	cf. xHCI standard
23:19	RESERVED	R	0h	Reserved
18:8	MAXINTRS	R	4h	cf. xHCI standard
7:0	MAXSLOTS	R	40h	cf. xHCI standard

5.27.2.42 USB_DWC3_HCSPARAMS2 Register
5.27.2.42.1 USB_DWC3_HCSPARAMS2 Register (Offset = 8h) [reset = C000F1h]

Host Controller Structural Parameters 2 (xHCI).

 Return to [Summary Table](#)
Table 5-2560. Instance Table

Instance Name	Physical Address
USB0	5391 0008h

Figure 5-1260. USB_DWC3_HCSPARAMS2 Name Register

31	30	29	28	27	26	25	24
MAXSCRATCHPADBUFS_LO					SPR	MAXSCRATCHPADBUFS_HI	
R					R	R	
1h					1h	0h	
23	22	21	20	19	18	17	16
MAXSCRATCHPADBUFS_HI			RESERVED				
R			R				
0h			0h				
15	14	13	12	11	10	9	8
RESERVED			RESERVED0				
R			R				
0h			0h				
7	6	5	4	3	2	1	0
ERSTMAX				IST			
R				R			
Fh				1h			

Table 5-2561. USB_DWC3_HCSPARAMS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	MAXSCRATCHPADBUFS_LO	R	1h	Max Scratchpad Buffers, lower bits: cf. xHCI standard
26	SPR	R	1h	Scratchpad Restore: cf. xHCI standard
25:21	MAXSCRATCHPADBUFS_HI	R	0h	Max Scratchpad Buffers, higher bits: cf. xHCI 1.0 standard
20:13	RESERVED	R	0h	Reserved
12:8	RESERVED0	R	0h	Reserved
7:4	ERSTMAX	R	Fh	Event Ring Segment Table Max: cf. xHCI standard
3:0	IST	R	1h	Isochronous Scheduling Threshold: cf. xHCI standard

5.27.2.43 USB_DWC3_HCSPARAMS3 Register

5.27.2.43.1 USB_DWC3_HCSPARAMS3 Register (Offset = Ch) [reset = 7FF000Ah]

Host Controller Structural Parameters 3 (xHCI).

Return to [Summary Table](#)

Table 5-2562. Instance Table

Instance Name	Physical Address
USB0	5391 000Ch

Figure 5-1261. USB_DWC3_HCSPARAMS3 Name Register

31	30	29	28	27	26	25	24
U2_DEVICE_EXIT_LAT							
R							
7FFh							
23	22	21	20	19	18	17	16
U2_DEVICE_EXIT_LAT							
R							
7FFh							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
U1_DEVICE_EXIT_LAT							
R							
Ah							

Table 5-2563. USB_DWC3_HCSPARAMS3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	U2_DEVICE_EXIT_LAT	R	7FFh	U2 Device Exit Latency: Worst case latency to transition from U2 to U0, in us. Applies to all root hub ports.
15:8	RESERVED	R	0h	Reserved
7:0	U1_DEVICE_EXIT_LAT	R	Ah	U1 Device Exit Latency: Worst case latency to transition a root hub Port Link State [PLS] from U1 to U0, in us.

5.27.2.44 USB_DWC3_HCCPARAMS Register

5.27.2.44.1 USB_DWC3_HCCPARAMS Register (Offset = 10h) [reset = 238F06Dh]

Host Controller Capability Parameters (xHCI).

Return to [Summary Table](#)

Table 5-2564. Instance Table

Instance Name	Physical Address
USB0	5391 0010h

Figure 5-1262. USB_DWC3_HCCPARAMS Name Register

31	30	29	28	27	26	25	24
XECP							
R							
238h							
23	22	21	20	19	18	17	16
XECP							
R							
238h							
15	14	13	12	11	10	9	8
MAXPSASIZE				RESERVED		RESERVED1	PAE
R				R		R	R
Fh				0h		0h	0h
7	6	5	4	3	2	1	0
NSS	LTC	LHRC	PIND	PPC	CSZ	BNC	AC64
R	R	R	R	R	R	R	R
0h	1h	1h	0h	1h	1h	0h	1h

Table 5-2565. USB_DWC3_HCCPARAMS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	XECP	R	238h	xHCI Extended Capabilities Pointer. 32-bit dword offset, with respect to xHCI base, of the first item of the capability list.
15:12	MAXPSASIZE	R	Fh	Maximum Primary Stream Array Size: cf. xHCI standard
11:10	RESERVED	R	0h	Reserved
9	RESERVED1	R	0h	cf. xHCI standard
8	PAE	R	0h	Parse All Event data: cf. xHCI 1.0 standard w errata
7	NSS	R	0h	No Secondary SID Support cf. xHCI standard
6	LTC	R	1h	Latency Tolerance messaging Capability cf. xHCI standard
5	LHRC	R	1h	Light HC Reset Capability: cf. xHCI standard
4	PIND	R	0h	Port Indicators: cf. xHCI standard
3	PPC	R	1h	Port Power Control: cf. xHCI standard
2	CSZ	R	1h	Context Size: cf. xHCI standard
1	BNC	R	0h	Bandwidth Negotiation Capability: cf. xHCI standard
0	AC64	R	1h	64-bit Address Capability: cf. xHCI standard

5.27.2.45 USB_DWC3_DBOFF Register

5.27.2.45.1 USB_DWC3_DBOFF Register (Offset = 14h) [reset = 4E0h]

Doorbell Offset (xHCI): Byte offset of doorbell register array (DB[0:N]), with respect to xHCI base (i.e. CAPLENGTH register).

Return to [Summary Table](#)

Table 5-2566. Instance Table

Instance Name	Physical Address
USB0	5391 0014h

Figure 5-1263. USB_DWC3_DBOFF Name Register

31	30	29	28	27	26	25	24
DOORBELL_ARRAY_OFFSET							
R							
138h							
23	22	21	20	19	18	17	16
DOORBELL_ARRAY_OFFSET							
R							
138h							
15	14	13	12	11	10	9	8
DOORBELL_ARRAY_OFFSET							
R							
138h							
7	6	5	4	3	2	1	0
DOORBELL_ARRAY_OFFSET						ZERO	
R						R	
138h						0h	

Table 5-2567. USB_DWC3_DBOFF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	DOORBELL_ARRAY_OF FSET	R	138h	Byte address offset MSBits
1:0	ZERO	R	0h	Byte address offset LSBits, always 0 [offset is 32-bit = 4-byte aligned]

5.27.2.46 USB_DWC3_RTSSOFF Register
5.27.2.46.1 USB_DWC3_RTSSOFF Register (Offset = 18h) [reset = 440h]

RunTime Space Offset (xHCI): Byte offset of runtime register bank (starting with MFINDEX), with respect to xHCI base (i.e. CAPLENGTH register).

Return to [Summary Table](#)

Table 5-2568. Instance Table

Instance Name	Physical Address
USB0	5391 0018h

Figure 5-1264. USB_DWC3_RTSSOFF Name Register

31	30	29	28	27	26	25	24
RUNTIME_REG_SPACE_OFFSET							
R							
22h							
23	22	21	20	19	18	17	16
RUNTIME_REG_SPACE_OFFSET							
R							
22h							
15	14	13	12	11	10	9	8
RUNTIME_REG_SPACE_OFFSET							
R							
22h							
7	6	5	4	3	2	1	0
RUNTIME_REG_SPACE_OFFSET				ZERO			
R				R			
22h				0h			

Table 5-2569. USB_DWC3_RTSSOFF Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RUNTIME_REG_SPACE_OFFSET	R	22h	Byte address offset MSBits
4:0	ZERO	R	0h	Byte address offset LSBits, always 0 [offset is 32-byte aligned]

5.27.2.47 USB_DWC3_USBCMD Register

5.27.2.47.1 USB_DWC3_USBCMD Register (Offset = 20h) [reset = 0h]

USB Command Register (xHCI).

Return to [Summary Table](#)

Table 5-2570. Instance Table

Instance Name	Physical Address
USB0	5391 0020h

Figure 5-1265. USB_DWC3_USBCMD Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1				EU3S	EWE	CRS	CSS
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
LHCRST	RESERVED			HSEE	INTE	HCRST	R_S
R/W	R			R/W	R/W	R/W	R/W
0h	0h			0h	0h	0h	0h

Table 5-2571. USB_DWC3_USBCMD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED1	R	0h	Reserved
11	EU3S	R/W	0h	Enable U3 MFINDEX Stop: cf. xHCI standard
10	EWE	R/W	0h	Enable Wrap Event: cf. xHCI standard
9	CRS	R/W	0h	Controller Restore State: cf. xHCI standard
8	CSS	R/W	0h	Controller Save State: cf. xHCI standard
7	LHCRST	R/W	0h	Light Host Controller Reset: cf. xHCI standard
6:4	RESERVED	R	0h	Reserved
3	HSEE	R/W	0h	Host System Error Enable: cf. xHCI standard
2	INTE	R/W	0h	Interrupter Enable: cf. xHCI standard
1	HCRST	R/W	0h	Host Controller Reset: cf. xHCI standard
0	R_S	R/W	0h	Run/Stop: cf. xHCI standard

5.27.2.48 USB_DWC3_USBSTS Register

5.27.2.48.1 USB_DWC3_USBSTS Register (Offset = 24h) [reset = 1h]

USB Status Register (xHCI).

Return to [Summary Table](#)

Table 5-2572. Instance Table

Instance Name	Physical Address
USB0	5391 0024h

Figure 5-1266. USB_DWC3_USBSTS Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED2			HCE	CNR	SRE	RSS	SSS
R			R	R	R/W0TC	R	R
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED1			PCD	EINT	HSE	RESERVED	HCH
R			R/W0TC	R/W0TC	R/W0TC	R	R
0h			0h	0h	0h	0h	1h

Table 5-2573. USB_DWC3_USBSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED2	R	0h	Reserved
12	HCE	R	0h	Host Controller Error: cf. xHCI standard
11	CNR	R	0h	Controller Not Ready [cf. xHCI standard]. Runtime or other Operational registers shall not be accessed until field is cleared. Beyond xHCI [i.e. USB host mode] functionality, indicates when the reset of the RAM is accessible, which makes the RAM-mapped registers accessible.
10	SRE	R/W0TC	0h	Save/Restore Error: cf. xHCI standard
9	RSS	R	0h	Restore State Status: cf. xHCI standard
8	SSS	R	0h	Save State Status: cf. xHCI standard
7:5	RESERVED1	R	0h	Reserved
4	PCD	R/W0TC	0h	Port Change Detect: cf. xHCI standard
3	EINT	R/W0TC	0h	Event Interrupt: cf. xHCI standard
2	HSE	R/W0TC	0h	Host System Error: cf. xHCI standard
1	RESERVED	R	0h	Reserved
0	HCH	R	1h	Host Controller Halted: cf. xHCI standard

5.27.2.49 USB_DWC3_PAGESIZE Register

5.27.2.49.1 USB_DWC3_PAGESIZE Register (Offset = 28h) [reset = 1h]

Page Size Register (xHCI).

Return to [Summary Table](#)

Table 5-2574. Instance Table

Instance Name	Physical Address
USB0	5391 0028h

Figure 5-1267. USB_DWC3_PAGESIZE Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
PAGE_SIZE							
R							
1h							
7	6	5	4	3	2	1	0
PAGE_SIZE							
R							
1h							

Table 5-2575. USB_DWC3_PAGESIZE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	PAGE_SIZE	R	1h	Supported system memory page size. When bit #n is set to 1, a page size of 2 ⁿ⁺¹² is supported.

5.27.2.50 USB_DWC3_DNCTRL Register

5.27.2.50.1 USB_DWC3_DNCTRL Register (Offset = 34h) [reset = 0h]

Device Notification Control Register (xHCI).

Return to [Summary Table](#)

Table 5-2576. Instance Table

Instance Name	Physical Address
USB0	5391 0034h

Figure 5-1268. USB_DWC3_DNCTRL Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
N15	N14	N13	N12	N11	N10	N9	N8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
N7	N6	N5	N4	N3	N2	N1	N0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-2577. USB_DWC3_DNCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15	N15	R/W	0h	cf. xHCI standard
14	N14	R/W	0h	cf. xHCI standard
13	N13	R/W	0h	cf. xHCI standard
12	N12	R/W	0h	cf. xHCI standard
11	N11	R/W	0h	cf. xHCI standard
10	N10	R/W	0h	cf. xHCI standard
9	N9	R/W	0h	cf. xHCI standard
8	N8	R/W	0h	cf. xHCI standard
7	N7	R/W	0h	cf. xHCI standard
6	N6	R/W	0h	cf. xHCI standard
5	N5	R/W	0h	cf. xHCI standard
4	N4	R/W	0h	cf. xHCI standard
3	N3	R/W	0h	cf. xHCI standard
2	N2	R/W	0h	cf. xHCI standard
1	N1	R/W	0h	cf. xHCI standard
0	N0	R/W	0h	cf. xHCI standard

5.27.2.51 USB_DWC3_CRCCR_LO Register

5.27.2.51.1 USB_DWC3_CRCCR_LO Register (Offset = 38h) [reset = 0h]

Command Ring Control Register, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2578. Instance Table

Instance Name	Physical Address
USB0	5391 0038h

Figure 5-1269. USB_DWC3_CRCCR_LO Name Register

31	30	29	28	27	26	25	24
CMD_RING_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
CMD_RING_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
CMD_RING_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
CMD_RING_PNTR	RESERVED			CRR	CA	CS	RCS
R/W	R			R/W	R/W	R/W	R/W
0h	0h			0h	0h	0h	0h

Table 5-2579. USB_DWC3_CRCCR_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	CMD_RING_PNTR	R/W	0h	cf. xHCI standard
5:4	RESERVED	R	0h	Reserved
3	CRR	R/W	0h	cf. xHCI standard
2	CA	R/W	0h	cf. xHCI standard
1	CS	R/W	0h	cf. xHCI standard
0	RCS	R/W	0h	cf. xHCI standard

5.27.2.52 USB_DWC3_CRCCR_HI Register

5.27.2.52.1 USB_DWC3_CRCCR_HI Register (Offset = 3Ch) [reset = 0h]

Command Ring Control Register, upper half (xHCI).

Return to [Summary Table](#)

Table 5-2580. Instance Table

Instance Name	Physical Address
USB0	5391 003Ch

Figure 5-1270. USB_DWC3_CRCCR_HI Name Register

31	30	29	28	27	26	25	24
CMD_RING_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
CMD_RING_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
CMD_RING_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
CMD_RING_PNTR							
R/W							
0h							

Table 5-2581. USB_DWC3_CRCCR_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CMD_RING_PNTR	R/W	0h	cf. xHCI standard

5.27.2.53 USB_DWC3_DCBAAP_LO Register

5.27.2.53.1 USB_DWC3_DCBAAP_LO Register (Offset = 50h) [reset = 0h]

Device Context Base Address Array Pointer, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2582. Instance Table

Instance Name	Physical Address
USB0	5391 0050h

Figure 5-1271. USB_DWC3_DCBAAP_LO Name Register

31	30	29	28	27	26	25	24
DEVICE_CONTEXT_BAAP							
R/W							
0h							
23	22	21	20	19	18	17	16
DEVICE_CONTEXT_BAAP							
R/W							
0h							
15	14	13	12	11	10	9	8
DEVICE_CONTEXT_BAAP							
R/W							
0h							
7	6	5	4	3	2	1	0
DEVICE_CONTEXT_BAAP		RESERVED					
R/W		R					
0h		0h					

Table 5-2583. USB_DWC3_DCBAAP_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	DEVICE_CONTEXT_BAAP	R/W	0h	cf. xHCI standard
5:0	RESERVED	R	0h	Reserved

5.27.2.54 USB_DWC3_DCBAAP_HI Register
5.27.2.54.1 USB_DWC3_DCBAAP_HI Register (Offset = 54h) [reset = 0h]

Device Context Base Address Array Pointer, upper half (xHCI).

 Return to [Summary Table](#)
Table 5-2584. Instance Table

Instance Name	Physical Address
USB0	5391 0054h

Figure 5-1272. USB_DWC3_DCBAAP_HI Name Register

31	30	29	28	27	26	25	24
DEVICE_CONTEXT_BAAP							
R/W							
0h							
23	22	21	20	19	18	17	16
DEVICE_CONTEXT_BAAP							
R/W							
0h							
15	14	13	12	11	10	9	8
DEVICE_CONTEXT_BAAP							
R/W							
0h							
7	6	5	4	3	2	1	0
DEVICE_CONTEXT_BAAP							
R/W							
0h							

Table 5-2585. USB_DWC3_DCBAAP_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DEVICE_CONTEXT_BAAP	R/W	0h	cf. xHCI standard

5.27.2.55 USB_DWC3_CONFIG Register

5.27.2.55.1 USB_DWC3_CONFIG Register (Offset = 58h) [reset = 0h]

Configure (xHCI).

Return to [Summary Table](#)

Table 5-2586. Instance Table

Instance Name	Physical Address
USB0	5391 0058h

Figure 5-1273. USB_DWC3_CONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
MAXSLOTSEN							
R/W							
0h							

Table 5-2587. USB_DWC3_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	R	0h	Reserved
7:0	MAXSLOTSEN	R/W	0h	cf. xHCI standard

5.27.2.56 USB_DWC3_PORTSC1 Register

5.27.2.56.1 USB_DWC3_PORTSC1 Register (Offset = 420h) [reset = 2A0h]

Port 1 (USB2) Status and Control (xHCI).

Return to [Summary Table](#)

Table 5-2588. Instance Table

Instance Name	Physical Address
USB0	5391 0420h

Figure 5-1274. USB_DWC3_PORTSC1 Name Register

31	30	29	28	27	26	25	24
WPR	DR	RESERVED1		WOE	WDE	WCE	CAS
R/W1TS	R	R		R/W	R/W	R/W	R
0h	0h	0h		0h	0h	0h	0h
23	22	21	20	19	18	17	16
CEC	PLC	PRC	OCC	WRC	PEC	CSC	LWS
R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
PIC		PORTSPEED				PP	PLS
R/W		R				R/W	R/W
0h		0h				1h	5h
7	6	5	4	3	2	1	0
PLS		PR		OCA	RESERVED	PED	CCS
R/W		R/W1TS		R	R	R/W0TC	R
5h		0h		0h	0h	0h	0h

Table 5-2589. USB_DWC3_PORTSC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	WPR	R/W1TS	0h	cf. xHCI standard
30	DR	R	0h	cf. xHCI standard
29:28	RESERVED1	R	0h	Reserved
27	WOE	R/W	0h	cf. xHCI standard
26	WDE	R/W	0h	cf. xHCI standard
25	WCE	R/W	0h	cf. xHCI standard
24	CAS	R	0h	cf. xHCI standard
23	CEC	R/W0TC	0h	cf. xHCI standard
22	PLC	R/W0TC	0h	cf. xHCI standard
21	PRC	R/W0TC	0h	cf. xHCI standard
20	OCC	R/W0TC	0h	cf. xHCI standard
19	WRC	R/W0TC	0h	cf. xHCI standard
18	PEC	R/W0TC	0h	cf. xHCI standard
17	CSC	R/W0TC	0h	cf. xHCI standard
16	LWS	R/W	0h	cf. xHCI standard
15:14	PIC	R/W	0h	cf. xHCI standard
13:10	PORTSPEED	R	0h	cf. xHCI standard
9	PP	R/W	1h	cf. xHCI standard
8:5	PLS	R/W	5h	cf. xHCI standard
4	PR	R/W1TS	0h	cf. xHCI standard

Table 5-2589. USB_DWC3_PORTSC1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	OCA	R	0h	cf. xHCI standard
2	RESERVED	R	0h	Reserved
1	PED	R/W0TC	0h	cf. xHCI standard
0	CCS	R	0h	cf. xHCI standard

5.27.2.57 USB_DWC3_PORTPMSC1 Register

5.27.2.57.1 USB_DWC3_PORTPMSC1 Register (Offset = 424h) [reset = 0h]

Port 1 (USB2) Power Management (LPM) Status and Control (xHCI). Field structure is protocol-dependent (here: USB2).

Return to [Summary Table](#)

Table 5-2590. Instance Table

Instance Name	Physical Address
USB0	5391 0424h

Figure 5-1275. USB_DWC3_PORTPMSC1 Name Register

31	30	29	28	27	26	25	24
PORT_TEST_CONTROL				RESERVED			
R/W				R			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							HLE
R							R/W
0h							0h
15	14	13	12	11	10	9	8
L1_DEVICE_SLOT							
R/W							
0h							
7	6	5	4	3	2	1	0
BESL			RWE		L1S		
R/W			R/W		R		
0h			0h		0h		

Table 5-2591. USB_DWC3_PORTPMSC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PORT_TEST_CONTROL	R/W	0h	cf. xHCI standard
27:17	RESERVED	R	0h	Reserved
16	HLE	R/W	0h	cf. xHCI standard
15:8	L1_DEVICE_SLOT	R/W	0h	cf. xHCI standard
7:4	BESL	R/W	0h	cf. xHCI 1.0 standard w. errata
3	RWE	R/W	0h	cf. xHCI standard
2:0	L1S	R	0h	cf. xHCI standard

5.27.2.58 USB_DWC3_PORTLI1 Register

5.27.2.58.1 USB_DWC3_PORTLI1 Register (Offset = 428h) [reset = 0h]

Port 1 (USB2) Link Info (xHCI).

Return to [Summary Table](#)

Table 5-2592. Instance Table

Instance Name	Physical Address
USB0	5391 0428h

Figure 5-1276. USB_DWC3_PORTLI1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
LINK_ERROR_COUNT							
R							
0h							
7	6	5	4	3	2	1	0
LINK_ERROR_COUNT							
R							
0h							

Table 5-2593. USB_DWC3_PORTLI1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	LINK_ERROR_COUNT	R	0h	cf. xHCI standard

5.27.2.59 USB_DWC3_PORHLPMC1 Register

5.27.2.59.1 USB_DWC3_PORHLPMC1 Register (Offset = 42Ch) [reset = 0h]

Port 1 (USB2) Hardware LPM Control (xHCI). Field structure is protocol-dependent (here: USB2).

Return to [Summary Table](#)

Table 5-2594. Instance Table

Instance Name	Physical Address
USB0	5391 042Ch

Figure 5-1277. USB_DWC3_PORHLPMC1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED		BESLD				L1_TIMEOUT	
R		R/W				R/W	
0h		0h				0h	
7	6	5	4	3	2	1	0
L1_TIMEOUT						HIRDM	
R/W						R/W	
0h						0h	

Table 5-2595. USB_DWC3_PORHLPMC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	R	0h	Reserved
13:10	BESLD	R/W	0h	cf. xHCI 1.0 standard w errata
9:2	L1_TIMEOUT	R/W	0h	cf. xHCI 1.0 standard w errata
1:0	HIRDM	R/W	0h	cf. xHCI 1.0 standard w errata

5.27.2.60 USB_DWC3_PORTSC2 Register

5.27.2.60.1 USB_DWC3_PORTSC2 Register (Offset = 430h) [reset = 2A0h]

Port 2 (USB3) Status and Control (xHCI).

Return to [Summary Table](#)

Table 5-2596. Instance Table

Instance Name	Physical Address
USB0	5391 0430h

Figure 5-1278. USB_DWC3_PORTSC2 Name Register

31	30	29	28	27	26	25	24
WPR	DR	RESERVED1		WOE	WDE	WCE	CAS
R/W1TS	R	R		R/W	R/W	R/W	R
0h	0h	0h		0h	0h	0h	0h
23	22	21	20	19	18	17	16
CEC	PLC	PRC	OCC	WRC	PEC	CSC	LWS
R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
PIC		PORTSPEED				PP	PLS
R/W		R				R/W	R/W
0h		0h				1h	5h
7	6	5	4	3	2	1	0
PLS			PR	OCA	RESERVED	PED	CCS
R/W			R/W1TS	R	R	R/W0TC	R
5h			0h	0h	0h	0h	0h

Table 5-2597. USB_DWC3_PORTSC2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	WPR	R/W1TS	0h	cf. xHCI standard
30	DR	R	0h	cf. xHCI standard
29:28	RESERVED1	R	0h	Reserved
27	WOE	R/W	0h	cf. xHCI standard
26	WDE	R/W	0h	cf. xHCI standard
25	WCE	R/W	0h	cf. xHCI standard
24	CAS	R	0h	cf. xHCI standard
23	CEC	R/W0TC	0h	cf. xHCI standard
22	PLC	R/W0TC	0h	cf. xHCI standard
21	PRC	R/W0TC	0h	cf. xHCI standard
20	OCC	R/W0TC	0h	cf. xHCI standard
19	WRC	R/W0TC	0h	cf. xHCI standard
18	PEC	R/W0TC	0h	cf. xHCI standard
17	CSC	R/W0TC	0h	cf. xHCI standard
16	LWS	R/W	0h	cf. xHCI standard
15:14	PIC	R/W	0h	cf. xHCI standard
13:10	PORTSPEED	R	0h	cf. xHCI standard
9	PP	R/W	1h	cf. xHCI standard
8:5	PLS	R/W	5h	cf. xHCI standard
4	PR	R/W1TS	0h	cf. xHCI standard

Table 5-2597. USB_DWC3_PORTSC2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	OCA	R	0h	cf. xHCI standard
2	RESERVED	R	0h	Reserved
1	PED	R/W0TC	0h	cf. xHCI standard
0	CCS	R	0h	cf. xHCI standard

5.27.2.61 USB_DWC3_PORTPMSC2 Register

5.27.2.61.1 USB_DWC3_PORTPMSC2 Register (Offset = 434h) [reset = 0h]

Port 2 (USB3) Power Management Status and Control (xHCI). Field structure is protocol-dependent (here: USB3).

Return to [Summary Table](#)

Table 5-2598. Instance Table

Instance Name	Physical Address
USB0	5391 0434h

Figure 5-1279. USB_DWC3_PORTPMSC2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							FLA
R							R/W
0h							0h
15	14	13	12	11	10	9	8
U2_TIMEOUT							
R/W							
0h							
7	6	5	4	3	2	1	0
U1_TIMEOUT							
R/W							
0h							

Table 5-2599. USB_DWC3_PORTPMSC2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	RESERVED	R	0h	Reserved
16	FLA	R/W	0h	cf. xHCI standard
15:8	U2_TIMEOUT	R/W	0h	cf. xHCI standard
7:0	U1_TIMEOUT	R/W	0h	cf. xHCI standard

5.27.2.62 USB_DWC3_PORTLI2 Register

5.27.2.62.1 USB_DWC3_PORTLI2 Register (Offset = 438h) [reset = 0h]

Port 2 (USB3) Link Info (xHCI).

Return to [Summary Table](#)
Table 5-2600. Instance Table

Instance Name	Physical Address
USB0	5391 0438h

Figure 5-1280. USB_DWC3_PORTLI2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
LINK_ERROR_COUNT							
R							
0h							
7	6	5	4	3	2	1	0
LINK_ERROR_COUNT							
R							
0h							

Table 5-2601. USB_DWC3_PORTLI2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	LINK_ERROR_COUNT	R	0h	cf. xHCI standard

5.27.2.63 USB_DWC3_PORHLPMC2 Register

5.27.2.63.1 USB_DWC3_PORHLPMC2 Register (Offset = 43Ch) [reset = 0h]

Port 2 (USB3) Hardware LPM Control (xHCI), Field structure is protocol-dependent (here: USB3).

Return to [Summary Table](#)

Table 5-2602. Instance Table

Instance Name	Physical Address
USB0	5391 043Ch

Figure 5-1281. USB_DWC3_PORHLPMC2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2603. USB_DWC3_PORHLPMC2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	R	0h	Reserved

5.27.2.64 USB_DWC3_MFINDEX Register

5.27.2.64.1 USB_DWC3_MFINDEX Register (Offset = 440h) [reset = 0h]

Microframe Index (xHCI).

Return to [Summary Table](#)

Table 5-2604. Instance Table

Instance Name	Physical Address
USB0	5391 0440h

Figure 5-1282. USB_DWC3_MFINDEX Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED		MICROFRAME_INDEX					
R		R					
0h		0h					
7	6	5	4	3	2	1	0
MICROFRAME_INDEX							
R							
0h							

Table 5-2605. USB_DWC3_MFINDEX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED	R	0h	Reserved
13:0	MICROFRAME_INDEX	R	0h	cf. xHCI standard

5.27.2.65 USB_DWC3_IMAN0 Register

5.27.2.65.1 USB_DWC3_IMAN0 Register (Offset = 460h) [reset = 0h]

Interrupter Management (xHCI).

Return to [Summary Table](#)

Table 5-2606. Instance Table

Instance Name	Physical Address
USB0	5391 0460h

Figure 5-1283. USB_DWC3_IMAN0 Name Register

31	30	29	28	27	26	25	24	RESERVED				
R												
0h												
23	22	21	20	19	18	17	16	RESERVED				
R												
0h												
15	14	13	12	11	10	9	8	RESERVED				
R												
0h												
7	6	5	4	3	2	1	0	RESERVED			IE	IP
R										R/W	R/W0TC	
0h										0h	0h	

Table 5-2607. USB_DWC3_IMAN0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Reserved
1	IE	R/W	0h	Interrupt Enable.
0	IP	R/W0TC	0h	Interrupt Pending. Set [to 1] when: IE=1, IMODC=0, associated Event Ring is not empty, EHB=0.

5.27.2.66 USB_DWC3_IMOD0 Register
5.27.2.66.1 USB_DWC3_IMOD0 Register (Offset = 464h) [reset = FA0h]

Interrupter Moderation (xHCI).

 Return to [Summary Table](#)
Table 5-2608. Instance Table

Instance Name	Physical Address
USB0	5391 0464h

Figure 5-1284. USB_DWC3_IMOD0 Name Register

31	30	29	28	27	26	25	24
IMODC							
R/W							
0h							
23	22	21	20	19	18	17	16
IMODC							
R/W							
0h							
15	14	13	12	11	10	9	8
IMODI							
R/W							
FA0h							
7	6	5	4	3	2	1	0
IMODI							
R/W							
FA0h							

Table 5-2609. USB_DWC3_IMOD0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IMODC	R/W	0h	Interrupt Moderation Counter: Loaded to IMODI whenever IP is cleared to 0, counts down to 0, and stops. IRQ is generated when counter is 0, Event Ring is not empty, IE=1, IP=1, EHB=0. May be directly written at any time to alter the interrupt rate.
15:0	IMODI	R/W	FA0h	Interrupt Moderation Interval: Minimum inter-IRQ interval, in 250ns increments.

5.27.2.67 USB_DWC3_ERSTSZ0 Register

5.27.2.67.1 USB_DWC3_ERSTSZ0 Register (Offset = 468h) [reset = 0h]

Event Ring Segment Table Size (xHCI).

Return to [Summary Table](#)

Table 5-2610. Instance Table

Instance Name	Physical Address
USB0	5391 0468h

Figure 5-1285. USB_DWC3_ERSTSZ0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_SIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_SIZE							
R/W							
0h							

Table 5-2611. USB_DWC3_ERSTSZ0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	ERS_TABLE_SIZE	R/W	0h	cf. xHCI standard

5.27.2.68 USB_DWC3_ERSTBA_LO0 Register
5.27.2.68.1 USB_DWC3_ERSTBA_LO0 Register (Offset = 470h) [reset = 0h]

Event Ring Segment Table Base Address, lower half (xHCI).

 Return to [Summary Table](#)
Table 5-2612. Instance Table

Instance Name	Physical Address
USB0	5391 0470h

Figure 5-1286. USB_DWC3_ERSTBA_LO0 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR		RESERVED					
R/W		R					
0h		0h					

Table 5-2613. USB_DWC3_ERSTBA_LO0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard
5:0	RESERVED	R	0h	Reserved

5.27.2.69 USB_DWC3_ERSTBA_HI0 Register

5.27.2.69.1 USB_DWC3_ERSTBA_HI0 Register (Offset = 474h) [reset = 0h]

Event Ring Segment Table Base Address, upper half (xHCI).

Return to [Summary Table](#)

Table 5-2614. Instance Table

Instance Name	Physical Address
USB0	5391 0474h

Figure 5-1287. USB_DWC3_ERSTBA_HI0 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR							
R/W							
0h							

Table 5-2615. USB_DWC3_ERSTBA_HI0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard

5.27.2.70 USB_DWC3_ERDP_LO0 Register

5.27.2.70.1 USB_DWC3_ERDP_LO0 Register (Offset = 478h) [reset = 0h]

Event Ring Dequeue Pointer, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2616. Instance Table

Instance Name	Physical Address
USB0	5391 0478h

Figure 5-1288. USB_DWC3_ERDP_LO0 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR				EHB		DESI	
R/W				R/W0TC		R/W	
0h				0h		0h	

Table 5-2617. USB_DWC3_ERDP_LO0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	ERD_PNTR	R/W	0h	cf. xHCI standard
3	EHB	R/W0TC	0h	cf. xHCI standard
2:0	DESI	R/W	0h	cf. xHCI standard

5.27.2.71 USB_DWC3_ERDP_HI0 Register

5.27.2.71.1 USB_DWC3_ERDP_HI0 Register (Offset = 47Ch) [reset = 0h]

Event Ring Dequeue Pointer, upper half (xHCI).

Return to [Summary Table](#)

Table 5-2618. Instance Table

Instance Name	Physical Address
USB0	5391 047Ch

Figure 5-1289. USB_DWC3_ERDP_HI0 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR							
R/W							
0h							

Table 5-2619. USB_DWC3_ERDP_HI0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERD_PNTR	R/W	0h	cf. xHCI standard

5.27.2.72 USB_DWC3_IMAN1 Register
5.27.2.72.1 USB_DWC3_IMAN1 Register (Offset = 480h) [reset = 0h]

Interrupter Management (xHCI).

 Return to [Summary Table](#)
Table 5-2620. Instance Table

Instance Name	Physical Address
USB0	5391 0480h

Figure 5-1290. USB_DWC3_IMAN1 Name Register

31	30	29	28	27	26	25	24	RESERVED				
R												
0h												
23	22	21	20	19	18	17	16	RESERVED				
R												
0h												
15	14	13	12	11	10	9	8	RESERVED				
R												
0h												
7	6	5	4	3	2	1	0	RESERVED			IE	IP
R										R/W	R/W0TC	
0h										0h	0h	

Table 5-2621. USB_DWC3_IMAN1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Reserved
1	IE	R/W	0h	Interrupt Enable.
0	IP	R/W0TC	0h	Interrupt Pending. Set [to 1] when: IE=1, IMODC=0, associated Event Ring is not empty, EHB=0.

5.27.2.73 USB_DWC3_IMOD1 Register

5.27.2.73.1 USB_DWC3_IMOD1 Register (Offset = 484h) [reset = FA0h]

Interrupter Moderation (xHCI).

Return to [Summary Table](#)

Table 5-2622. Instance Table

Instance Name	Physical Address
USB0	5391 0484h

Figure 5-1291. USB_DWC3_IMOD1 Name Register

31	30	29	28	27	26	25	24
IMODC							
R/W							
0h							
23	22	21	20	19	18	17	16
IMODC							
R/W							
0h							
15	14	13	12	11	10	9	8
IMODI							
R/W							
FA0h							
7	6	5	4	3	2	1	0
IMODI							
R/W							
FA0h							

Table 5-2623. USB_DWC3_IMOD1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IMODC	R/W	0h	Interrupt Moderation Counter: Loaded to IMODI whenever IP is cleared to 0, counts down to 0, and stops. IRQ is generated when counter is 0, Event Ring is not empty, IE=1, IP=1, EHB=0. May be directly written at any time to alter the interrupt rate.
15:0	IMODI	R/W	FA0h	Interrupt Moderation Interval: Minimum inter-IRQ interval, in 250ns increments.

5.27.2.74 USB_DWC3_ERSTSZ1 Register

5.27.2.74.1 USB_DWC3_ERSTSZ1 Register (Offset = 488h) [reset = 0h]

Event Ring Segment Table Size (xHCI).

Return to [Summary Table](#)

Table 5-2624. Instance Table

Instance Name	Physical Address
USB0	5391 0488h

Figure 5-1292. USB_DWC3_ERSTSZ1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_SIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_SIZE							
R/W							
0h							

Table 5-2625. USB_DWC3_ERSTSZ1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	ERS_TABLE_SIZE	R/W	0h	cf. xHCI standard

5.27.2.75 USB_DWC3_ERSTBA_LO1 Register

5.27.2.75.1 USB_DWC3_ERSTBA_LO1 Register (Offset = 490h) [reset = 0h]

Event Ring Segment Table Base Address, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2626. Instance Table

Instance Name	Physical Address
USB0	5391 0490h

Figure 5-1293. USB_DWC3_ERSTBA_LO1 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR		RESERVED					
R/W		R					
0h		0h					

Table 5-2627. USB_DWC3_ERSTBA_LO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard
5:0	RESERVED	R	0h	Reserved

5.27.2.76 USB_DWC3_ERSTBA_HI1 Register
5.27.2.76.1 USB_DWC3_ERSTBA_HI1 Register (Offset = 494h) [reset = 0h]

Event Ring Segment Table Base Address, upper half (xHCI).

 Return to [Summary Table](#)
Table 5-2628. Instance Table

Instance Name	Physical Address
USB0	5391 0494h

Figure 5-1294. USB_DWC3_ERSTBA_HI1 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR							
R/W							
0h							

Table 5-2629. USB_DWC3_ERSTBA_HI1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard

5.27.2.77 USB_DWC3_ERDP_LO1 Register

5.27.2.77.1 USB_DWC3_ERDP_LO1 Register (Offset = 498h) [reset = 0h]

Event Ring Dequeue Pointer, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2630. Instance Table

Instance Name	Physical Address
USB0	5391 0498h

Figure 5-1295. USB_DWC3_ERDP_LO1 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR				EHB		DESI	
R/W				R/W0TC		R/W	
0h				0h		0h	

Table 5-2631. USB_DWC3_ERDP_LO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	ERD_PNTR	R/W	0h	cf. xHCI standard
3	EHB	R/W0TC	0h	cf. xHCI standard
2:0	DESI	R/W	0h	cf. xHCI standard

5.27.2.78 USB_DWC3_ERDP_HI1 Register
5.27.2.78.1 USB_DWC3_ERDP_HI1 Register (Offset = 49Ch) [reset = 0h]

Event Ring Dequeue Pointer, upper half (xHCI).

 Return to [Summary Table](#)
Table 5-2632. Instance Table

Instance Name	Physical Address
USB0	5391 049Ch

Figure 5-1296. USB_DWC3_ERDP_HI1 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR							
R/W							
0h							

Table 5-2633. USB_DWC3_ERDP_HI1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERD_PNTR	R/W	0h	cf. xHCI standard

5.27.2.79 USB_DWC3_IMAN2 Register

5.27.2.79.1 USB_DWC3_IMAN2 Register (Offset = 4A0h) [reset = 0h]

Interrupter Management (xHCI).

Return to [Summary Table](#)

Table 5-2634. Instance Table

Instance Name	Physical Address
USB0	5391 04A0h

Figure 5-1297. USB_DWC3_IMAN2 Name Register

31	30	29	28	27	26	25	24	RESERVED				
R												
0h												
23	22	21	20	19	18	17	16	RESERVED				
R												
0h												
15	14	13	12	11	10	9	8	RESERVED				
R												
0h												
7	6	5	4	3	2	1	0	RESERVED			IE	IP
R										R/W	R/W0TC	
0h										0h	0h	

Table 5-2635. USB_DWC3_IMAN2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Reserved
1	IE	R/W	0h	Interrupt Enable.
0	IP	R/W0TC	0h	Interrupt Pending. Set [to 1] when: IE=1, IMODC=0, associated Event Ring is not empty, EHB=0.

5.27.2.80 USB_DWC3_IMOD2 Register

5.27.2.80.1 USB_DWC3_IMOD2 Register (Offset = 4A4h) [reset = FA0h]

Interrupter Moderation (xHCI).

Return to [Summary Table](#)

Table 5-2636. Instance Table

Instance Name	Physical Address
USB0	5391 04A4h

Figure 5-1298. USB_DWC3_IMOD2 Name Register

31	30	29	28	27	26	25	24
IMODC							
R/W							
0h							
23	22	21	20	19	18	17	16
IMODC							
R/W							
0h							
15	14	13	12	11	10	9	8
IMODI							
R/W							
FA0h							
7	6	5	4	3	2	1	0
IMODI							
R/W							
FA0h							

Table 5-2637. USB_DWC3_IMOD2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IMODC	R/W	0h	Interrupt Moderation Counter: Loaded to IMODI whenever IP is cleared to 0, counts down to 0, and stops. IRQ is generated when counter is 0, Event Ring is not empty, IE=1, IP=1, EHB=0. May be directly written at any time to alter the interrupt rate.
15:0	IMODI	R/W	FA0h	Interrupt Moderation Interval: Minimum inter-IRQ interval, in 250ns increments.

5.27.2.81 USB_DWC3_ERSTSZ2 Register

5.27.2.81.1 USB_DWC3_ERSTSZ2 Register (Offset = 4A8h) [reset = 0h]

Event Ring Segment Table Size (xHCI).

Return to [Summary Table](#)

Table 5-2638. Instance Table

Instance Name	Physical Address
USB0	5391 04A8h

Figure 5-1299. USB_DWC3_ERSTSZ2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_SIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_SIZE							
R/W							
0h							

Table 5-2639. USB_DWC3_ERSTSZ2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	ERS_TABLE_SIZE	R/W	0h	cf. xHCI standard

5.27.2.82 USB_DWC3_ERSTBA_LO2 Register
5.27.2.82.1 USB_DWC3_ERSTBA_LO2 Register (Offset = 4B0h) [reset = 0h]

Event Ring Segment Table Base Address, lower half (xHCI).

 Return to [Summary Table](#)
Table 5-2640. Instance Table

Instance Name	Physical Address
USB0	5391 04B0h

Figure 5-1300. USB_DWC3_ERSTBA_LO2 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR		RESERVED					
R/W		R					
0h		0h					

Table 5-2641. USB_DWC3_ERSTBA_LO2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard
5:0	RESERVED	R	0h	Reserved

5.27.2.83 USB_DWC3_ERSTBA_HI2 Register

5.27.2.83.1 USB_DWC3_ERSTBA_HI2 Register (Offset = 4B4h) [reset = 0h]

Event Ring Segment Table Base Address, upper half (xHCI).

Return to [Summary Table](#)

Table 5-2642. Instance Table

Instance Name	Physical Address
USB0	5391 04B4h

Figure 5-1301. USB_DWC3_ERSTBA_HI2 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR							
R/W							
0h							

Table 5-2643. USB_DWC3_ERSTBA_HI2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard

5.27.2.84 USB_DWC3_ERDP_LO2 Register

5.27.2.84.1 USB_DWC3_ERDP_LO2 Register (Offset = 4B8h) [reset = 0h]

Event Ring Dequeue Pointer, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2644. Instance Table

Instance Name	Physical Address
USB0	5391 04B8h

Figure 5-1302. USB_DWC3_ERDP_LO2 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR				EHB		DESI	
R/W				R/W0TC		R/W	
0h				0h		0h	

Table 5-2645. USB_DWC3_ERDP_LO2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	ERD_PNTR	R/W	0h	cf. xHCI standard
3	EHB	R/W0TC	0h	cf. xHCI standard
2:0	DESI	R/W	0h	cf. xHCI standard

5.27.2.85 USB_DWC3_ERDP_HI2 Register

5.27.2.85.1 USB_DWC3_ERDP_HI2 Register (Offset = 4BCh) [reset = 0h]

Event Ring Dequeue Pointer, upper half (xHCI).

Return to [Summary Table](#)

Table 5-2646. Instance Table

Instance Name	Physical Address
USB0	5391 04BCh

Figure 5-1303. USB_DWC3_ERDP_HI2 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR							
R/W							
0h							

Table 5-2647. USB_DWC3_ERDP_HI2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERD_PNTR	R/W	0h	cf. xHCI standard

5.27.2.86 USB_DWC3_IMAN3 Register

5.27.2.86.1 USB_DWC3_IMAN3 Register (Offset = 4C0h) [reset = 0h]

Interrupter Management (xHCI).

Return to [Summary Table](#)

Table 5-2648. Instance Table

Instance Name	Physical Address
USB0	5391 04C0h

Figure 5-1304. USB_DWC3_IMAN3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						IE	IP
R						R/W	R/W0TC
0h						0h	0h

Table 5-2649. USB_DWC3_IMAN3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Reserved
1	IE	R/W	0h	Interrupt Enable.
0	IP	R/W0TC	0h	Interrupt Pending. Set [to 1] when: IE=1, IMODC=0, associated Event Ring is not empty, EHB=0.

5.27.2.87 USB_DWC3_IMOD3 Register

5.27.2.87.1 USB_DWC3_IMOD3 Register (Offset = 4C4h) [reset = FA0h]

Interrupter Moderation (xHCI).

Return to [Summary Table](#)

Table 5-2650. Instance Table

Instance Name	Physical Address
USB0	5391 04C4h

Figure 5-1305. USB_DWC3_IMOD3 Name Register

31	30	29	28	27	26	25	24
IMODC							
R/W							
0h							
23	22	21	20	19	18	17	16
IMODC							
R/W							
0h							
15	14	13	12	11	10	9	8
IMODI							
R/W							
FA0h							
7	6	5	4	3	2	1	0
IMODI							
R/W							
FA0h							

Table 5-2651. USB_DWC3_IMOD3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	IMODC	R/W	0h	Interrupt Moderation Counter: Loaded to IMODI whenever IP is cleared to 0, counts down to 0, and stops. IRQ is generated when counter is 0, Event Ring is not empty, IE=1, IP=1, EHB=0. May be directly written at any time to alter the interrupt rate.
15:0	IMODI	R/W	FA0h	Interrupt Moderation Interval: Minimum inter-IRQ interval, in 250ns increments.

5.27.2.88 USB_DWC3_ERSTSZ3 Register

5.27.2.88.1 USB_DWC3_ERSTSZ3 Register (Offset = 4C8h) [reset = 0h]

Event Ring Segment Table Size (xHCI).

Return to [Summary Table](#)

Table 5-2652. Instance Table

Instance Name	Physical Address
USB0	5391 04C8h

Figure 5-1306. USB_DWC3_ERSTSZ3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_SIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_SIZE							
R/W							
0h							

Table 5-2653. USB_DWC3_ERSTSZ3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	ERS_TABLE_SIZE	R/W	0h	cf. xHCI standard

5.27.2.89 USB_DWC3_ERSTBA_LO3 Register

5.27.2.89.1 USB_DWC3_ERSTBA_LO3 Register (Offset = 4D0h) [reset = 0h]

Event Ring Segment Table Base Address, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2654. Instance Table

Instance Name	Physical Address
USB0	5391 04D0h

Figure 5-1307. USB_DWC3_ERSTBA_LO3 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR		RESERVED					
R/W		R					
0h		0h					

Table 5-2655. USB_DWC3_ERSTBA_LO3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:6	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard
5:0	RESERVED	R	0h	Reserved

5.27.2.90 USB_DWC3_ERSTBA_HI3 Register
5.27.2.90.1 USB_DWC3_ERSTBA_HI3 Register (Offset = 4D4h) [reset = 0h]

Event Ring Segment Table Base Address, upper half (xHCI).

 Return to [Summary Table](#)
Table 5-2656. Instance Table

Instance Name	Physical Address
USB0	5391 04D4h

Figure 5-1308. USB_DWC3_ERSTBA_HI3 Name Register

31	30	29	28	27	26	25	24
ERS_TABLE_BAR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERS_TABLE_BAR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERS_TABLE_BAR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERS_TABLE_BAR							
R/W							
0h							

Table 5-2657. USB_DWC3_ERSTBA_HI3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERS_TABLE_BAR	R/W	0h	cf. xHCI standard

5.27.2.91 USB_DWC3_ERDP_LO3 Register

5.27.2.91.1 USB_DWC3_ERDP_LO3 Register (Offset = 4D8h) [reset = 0h]

Event Ring Dequeue Pointer, lower half (xHCI).

Return to [Summary Table](#)

Table 5-2658. Instance Table

Instance Name	Physical Address
USB0	5391 04D8h

Figure 5-1309. USB_DWC3_ERDP_LO3 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR				EHB		DESI	
R/W				R/W0TC		R/W	
0h				0h		0h	

Table 5-2659. USB_DWC3_ERDP_LO3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	ERD_PNTR	R/W	0h	cf. xHCI standard
3	EHB	R/W0TC	0h	cf. xHCI standard
2:0	DESI	R/W	0h	cf. xHCI standard

5.27.2.92 USB_DWC3_ERDP_HI3 Register

5.27.2.92.1 USB_DWC3_ERDP_HI3 Register (Offset = 4DCh) [reset = 0h]

Event Ring Dequeue Pointer, upper half (xHCI).

Return to [Summary Table](#)

Table 5-2660. Instance Table

Instance Name	Physical Address
USB0	5391 04DCh

Figure 5-1310. USB_DWC3_ERDP_HI3 Name Register

31	30	29	28	27	26	25	24
ERD_PNTR							
R/W							
0h							
23	22	21	20	19	18	17	16
ERD_PNTR							
R/W							
0h							
15	14	13	12	11	10	9	8
ERD_PNTR							
R/W							
0h							
7	6	5	4	3	2	1	0
ERD_PNTR							
R/W							
0h							

Table 5-2661. USB_DWC3_ERDP_HI3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	ERD_PNTR	R/W	0h	cf. xHCI standard

5.27.2.93 USB_DWC3_DB0 Register

5.27.2.93.1 USB_DWC3_DB0 Register (Offset = 4E0h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2662. Instance Table

Instance Name	Physical Address
USB0	5391 04E0h

Figure 5-1311. USB_DWC3_DB0 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2663. USB_DWC3_DB0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.94 USB_DWC3_DB1 Register
5.27.2.94.1 USB_DWC3_DB1 Register (Offset = 4E4h) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2664. Instance Table

Instance Name	Physical Address
USB0	5391 04E4h

Figure 5-1312. USB_DWC3_DB1 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2665. USB_DWC3_DB1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.95 USB_DWC3_DB2 Register

5.27.2.95.1 USB_DWC3_DB2 Register (Offset = 4E8h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2666. Instance Table

Instance Name	Physical Address
USB0	5391 04E8h

Figure 5-1313. USB_DWC3_DB2 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2667. USB_DWC3_DB2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.96 USB_DWC3_DB3 Register
5.27.2.96.1 USB_DWC3_DB3 Register (Offset = 4ECh) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2668. Instance Table

Instance Name	Physical Address
USB0	5391 04ECh

Figure 5-1314. USB_DWC3_DB3 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2669. USB_DWC3_DB3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.97 USB_DWC3_DB4 Register

5.27.2.97.1 USB_DWC3_DB4 Register (Offset = 4F0h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2670. Instance Table

Instance Name	Physical Address
USB0	5391 04F0h

Figure 5-1315. USB_DWC3_DB4 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2671. USB_DWC3_DB4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.98 USB_DWC3_DB5 Register
5.27.2.98.1 USB_DWC3_DB5 Register (Offset = 4F4h) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2672. Instance Table

Instance Name	Physical Address
USB0	5391 04F4h

Figure 5-1316. USB_DWC3_DB5 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2673. USB_DWC3_DB5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.99 USB_DWC3_DB6 Register

5.27.2.99.1 USB_DWC3_DB6 Register (Offset = 4F8h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2674. Instance Table

Instance Name	Physical Address
USB0	5391 04F8h

Figure 5-1317. USB_DWC3_DB6 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2675. USB_DWC3_DB6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.100 USB_DWC3_DB7 Register

5.27.2.100.1 USB_DWC3_DB7 Register (Offset = 4FCh) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2676. Instance Table

Instance Name	Physical Address
USB0	5391 04FCh

Figure 5-1318. USB_DWC3_DB7 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2677. USB_DWC3_DB7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.101 USB_DWC3_DB8 Register

5.27.2.101.1 USB_DWC3_DB8 Register (Offset = 500h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2678. Instance Table

Instance Name	Physical Address
USB0	5391 0500h

Figure 5-1319. USB_DWC3_DB8 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2679. USB_DWC3_DB8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.102 USB_DWC3_DB9 Register
5.27.2.102.1 USB_DWC3_DB9 Register (Offset = 504h) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2680. Instance Table

Instance Name	Physical Address
USB0	5391 0504h

Figure 5-1320. USB_DWC3_DB9 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2681. USB_DWC3_DB9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.103 USB_DWC3_DB10 Register

5.27.2.103.1 USB_DWC3_DB10 Register (Offset = 508h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2682. Instance Table

Instance Name	Physical Address
USB0	5391 0508h

Figure 5-1321. USB_DWC3_DB10 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2683. USB_DWC3_DB10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.104 USB_DWC3_DB11 Register
5.27.2.104.1 USB_DWC3_DB11 Register (Offset = 50Ch) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2684. Instance Table

Instance Name	Physical Address
USB0	5391 050Ch

Figure 5-1322. USB_DWC3_DB11 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2685. USB_DWC3_DB11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.105 USB_DWC3_DB12 Register

5.27.2.105.1 USB_DWC3_DB12 Register (Offset = 510h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2686. Instance Table

Instance Name	Physical Address
USB0	5391 0510h

Figure 5-1323. USB_DWC3_DB12 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2687. USB_DWC3_DB12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.106 USB_DWC3_DB13 Register

5.27.2.106.1 USB_DWC3_DB13 Register (Offset = 514h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2688. Instance Table

Instance Name	Physical Address
USB0	5391 0514h

Figure 5-1324. USB_DWC3_DB13 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2689. USB_DWC3_DB13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.107 USB_DWC3_DB14 Register

5.27.2.107.1 USB_DWC3_DB14 Register (Offset = 518h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2690. Instance Table

Instance Name	Physical Address
USB0	5391 0518h

Figure 5-1325. USB_DWC3_DB14 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2691. USB_DWC3_DB14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.108 USB_DWC3_DB15 Register

5.27.2.108.1 USB_DWC3_DB15 Register (Offset = 51Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2692. Instance Table

Instance Name	Physical Address
USB0	5391 051Ch

Figure 5-1326. USB_DWC3_DB15 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2693. USB_DWC3_DB15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.109 USB_DWC3_DB16 Register

5.27.2.109.1 USB_DWC3_DB16 Register (Offset = 520h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2694. Instance Table

Instance Name	Physical Address
USB0	5391 0520h

Figure 5-1327. USB_DWC3_DB16 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2695. USB_DWC3_DB16 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.110 USB_DWC3_DB17 Register

5.27.2.110.1 USB_DWC3_DB17 Register (Offset = 524h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2696. Instance Table

Instance Name	Physical Address
USB0	5391 0524h

Figure 5-1328. USB_DWC3_DB17 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2697. USB_DWC3_DB17 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.111 USB_DWC3_DB18 Register

5.27.2.111.1 USB_DWC3_DB18 Register (Offset = 528h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2698. Instance Table

Instance Name	Physical Address
USB0	5391 0528h

Figure 5-1329. USB_DWC3_DB18 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2699. USB_DWC3_DB18 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.112 USB_DWC3_DB19 Register

5.27.2.112.1 USB_DWC3_DB19 Register (Offset = 52Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2700. Instance Table

Instance Name	Physical Address
USB0	5391 052Ch

Figure 5-1330. USB_DWC3_DB19 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2701. USB_DWC3_DB19 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.113 USB_DWC3_DB20 Register

5.27.2.113.1 USB_DWC3_DB20 Register (Offset = 530h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2702. Instance Table

Instance Name	Physical Address
USB0	5391 0530h

Figure 5-1331. USB_DWC3_DB20 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2703. USB_DWC3_DB20 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.114 USB_DWC3_DB21 Register

5.27.2.114.1 USB_DWC3_DB21 Register (Offset = 534h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2704. Instance Table

Instance Name	Physical Address
USB0	5391 0534h

Figure 5-1332. USB_DWC3_DB21 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2705. USB_DWC3_DB21 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.115 USB_DWC3_DB22 Register

5.27.2.115.1 USB_DWC3_DB22 Register (Offset = 538h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2706. Instance Table

Instance Name	Physical Address
USB0	5391 0538h

Figure 5-1333. USB_DWC3_DB22 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2707. USB_DWC3_DB22 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.116 USB_DWC3_DB23 Register

5.27.2.116.1 USB_DWC3_DB23 Register (Offset = 53Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2708. Instance Table

Instance Name	Physical Address
USB0	5391 053Ch

Figure 5-1334. USB_DWC3_DB23 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2709. USB_DWC3_DB23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.117 USB_DWC3_DB24 Register

5.27.2.117.1 USB_DWC3_DB24 Register (Offset = 540h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2710. Instance Table

Instance Name	Physical Address
USB0	5391 0540h

Figure 5-1335. USB_DWC3_DB24 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2711. USB_DWC3_DB24 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.118 USB_DWC3_DB25 Register

5.27.2.118.1 USB_DWC3_DB25 Register (Offset = 544h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2712. Instance Table

Instance Name	Physical Address
USB0	5391 0544h

Figure 5-1336. USB_DWC3_DB25 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2713. USB_DWC3_DB25 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.119 USB_DWC3_DB26 Register

5.27.2.119.1 USB_DWC3_DB26 Register (Offset = 548h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2714. Instance Table

Instance Name	Physical Address
USB0	5391 0548h

Figure 5-1337. USB_DWC3_DB26 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2715. USB_DWC3_DB26 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.120 USB_DWC3_DB27 Register

5.27.2.120.1 USB_DWC3_DB27 Register (Offset = 54Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2716. Instance Table

Instance Name	Physical Address
USB0	5391 054Ch

Figure 5-1338. USB_DWC3_DB27 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2717. USB_DWC3_DB27 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.121 USB_DWC3_DB28 Register

5.27.2.121.1 USB_DWC3_DB28 Register (Offset = 550h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2718. Instance Table

Instance Name	Physical Address
USB0	5391 0550h

Figure 5-1339. USB_DWC3_DB28 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2719. USB_DWC3_DB28 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.122 USB_DWC3_DB29 Register

5.27.2.122.1 USB_DWC3_DB29 Register (Offset = 554h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2720. Instance Table

Instance Name	Physical Address
USB0	5391 0554h

Figure 5-1340. USB_DWC3_DB29 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2721. USB_DWC3_DB29 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.123 USB_DWC3_DB30 Register

5.27.2.123.1 USB_DWC3_DB30 Register (Offset = 558h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2722. Instance Table

Instance Name	Physical Address
USB0	5391 0558h

Figure 5-1341. USB_DWC3_DB30 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2723. USB_DWC3_DB30 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.124 USB_DWC3_DB31 Register

5.27.2.124.1 USB_DWC3_DB31 Register (Offset = 55Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2724. Instance Table

Instance Name	Physical Address
USB0	5391 055Ch

Figure 5-1342. USB_DWC3_DB31 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2725. USB_DWC3_DB31 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.125 USB_DWC3_DB32 Register

5.27.2.125.1 USB_DWC3_DB32 Register (Offset = 560h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2726. Instance Table

Instance Name	Physical Address
USB0	5391 0560h

Figure 5-1343. USB_DWC3_DB32 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2727. USB_DWC3_DB32 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.126 USB_DWC3_DB33 Register

5.27.2.126.1 USB_DWC3_DB33 Register (Offset = 564h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2728. Instance Table

Instance Name	Physical Address
USB0	5391 0564h

Figure 5-1344. USB_DWC3_DB33 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2729. USB_DWC3_DB33 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.127 USB_DWC3_DB34 Register

5.27.2.127.1 USB_DWC3_DB34 Register (Offset = 568h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2730. Instance Table

Instance Name	Physical Address
USB0	5391 0568h

Figure 5-1345. USB_DWC3_DB34 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2731. USB_DWC3_DB34 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.128 USB_DWC3_DB35 Register

5.27.2.128.1 USB_DWC3_DB35 Register (Offset = 56Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2732. Instance Table

Instance Name	Physical Address
USB0	5391 056Ch

Figure 5-1346. USB_DWC3_DB35 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2733. USB_DWC3_DB35 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.129 USB_DWC3_DB36 Register

5.27.2.129.1 USB_DWC3_DB36 Register (Offset = 570h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2734. Instance Table

Instance Name	Physical Address
USB0	5391 0570h

Figure 5-1347. USB_DWC3_DB36 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2735. USB_DWC3_DB36 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.130 USB_DWC3_DB37 Register
5.27.2.130.1 USB_DWC3_DB37 Register (Offset = 574h) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2736. Instance Table

Instance Name	Physical Address
USB0	5391 0574h

Figure 5-1348. USB_DWC3_DB37 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2737. USB_DWC3_DB37 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.131 USB_DWC3_DB38 Register

5.27.2.131.1 USB_DWC3_DB38 Register (Offset = 578h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2738. Instance Table

Instance Name	Physical Address
USB0	5391 0578h

Figure 5-1349. USB_DWC3_DB38 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2739. USB_DWC3_DB38 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.132 USB_DWC3_DB39 Register
5.27.2.132.1 USB_DWC3_DB39 Register (Offset = 57Ch) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2740. Instance Table

Instance Name	Physical Address
USB0	5391 057Ch

Figure 5-1350. USB_DWC3_DB39 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2741. USB_DWC3_DB39 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.133 USB_DWC3_DB40 Register

5.27.2.133.1 USB_DWC3_DB40 Register (Offset = 580h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2742. Instance Table

Instance Name	Physical Address
USB0	5391 0580h

Figure 5-1351. USB_DWC3_DB40 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2743. USB_DWC3_DB40 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.134 USB_DWC3_DB41 Register
5.27.2.134.1 USB_DWC3_DB41 Register (Offset = 584h) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2744. Instance Table

Instance Name	Physical Address
USB0	5391 0584h

Figure 5-1352. USB_DWC3_DB41 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2745. USB_DWC3_DB41 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.135 USB_DWC3_DB42 Register

5.27.2.135.1 USB_DWC3_DB42 Register (Offset = 588h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2746. Instance Table

Instance Name	Physical Address
USB0	5391 0588h

Figure 5-1353. USB_DWC3_DB42 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2747. USB_DWC3_DB42 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.136 USB_DWC3_DB43 Register

5.27.2.136.1 USB_DWC3_DB43 Register (Offset = 58Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2748. Instance Table

Instance Name	Physical Address
USB0	5391 058Ch

Figure 5-1354. USB_DWC3_DB43 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2749. USB_DWC3_DB43 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.137 USB_DWC3_DB44 Register

5.27.2.137.1 USB_DWC3_DB44 Register (Offset = 590h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2750. Instance Table

Instance Name	Physical Address
USB0	5391 0590h

Figure 5-1355. USB_DWC3_DB44 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2751. USB_DWC3_DB44 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.138 USB_DWC3_DB45 Register

5.27.2.138.1 USB_DWC3_DB45 Register (Offset = 594h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2752. Instance Table

Instance Name	Physical Address
USB0	5391 0594h

Figure 5-1356. USB_DWC3_DB45 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2753. USB_DWC3_DB45 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.139 USB_DWC3_DB46 Register

5.27.2.139.1 USB_DWC3_DB46 Register (Offset = 598h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2754. Instance Table

Instance Name	Physical Address
USB0	5391 0598h

Figure 5-1357. USB_DWC3_DB46 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2755. USB_DWC3_DB46 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.140 USB_DWC3_DB47 Register

5.27.2.140.1 USB_DWC3_DB47 Register (Offset = 59Ch) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2756. Instance Table

Instance Name	Physical Address
USB0	5391 059Ch

Figure 5-1358. USB_DWC3_DB47 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2757. USB_DWC3_DB47 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.141 USB_DWC3_DB48 Register

5.27.2.141.1 USB_DWC3_DB48 Register (Offset = 5A0h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2758. Instance Table

Instance Name	Physical Address
USB0	5391 05A0h

Figure 5-1359. USB_DWC3_DB48 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2759. USB_DWC3_DB48 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.142 USB_DWC3_DB49 Register

5.27.2.142.1 USB_DWC3_DB49 Register (Offset = 5A4h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2760. Instance Table

Instance Name	Physical Address
USB0	5391 05A4h

Figure 5-1360. USB_DWC3_DB49 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2761. USB_DWC3_DB49 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.143 USB_DWC3_DB50 Register

5.27.2.143.1 USB_DWC3_DB50 Register (Offset = 5A8h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2762. Instance Table

Instance Name	Physical Address
USB0	5391 05A8h

Figure 5-1361. USB_DWC3_DB50 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2763. USB_DWC3_DB50 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.144 USB_DWC3_DB51 Register

5.27.2.144.1 USB_DWC3_DB51 Register (Offset = 5ACh) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2764. Instance Table

Instance Name	Physical Address
USB0	5391 05ACh

Figure 5-1362. USB_DWC3_DB51 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2765. USB_DWC3_DB51 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.145 USB_DWC3_DB52 Register

5.27.2.145.1 USB_DWC3_DB52 Register (Offset = 5B0h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2766. Instance Table

Instance Name	Physical Address
USB0	5391 05B0h

Figure 5-1363. USB_DWC3_DB52 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2767. USB_DWC3_DB52 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.146 USB_DWC3_DB53 Register

5.27.2.146.1 USB_DWC3_DB53 Register (Offset = 5B4h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2768. Instance Table

Instance Name	Physical Address
USB0	5391 05B4h

Figure 5-1364. USB_DWC3_DB53 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2769. USB_DWC3_DB53 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.147 USB_DWC3_DB54 Register

5.27.2.147.1 USB_DWC3_DB54 Register (Offset = 5B8h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2770. Instance Table

Instance Name	Physical Address
USB0	5391 05B8h

Figure 5-1365. USB_DWC3_DB54 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2771. USB_DWC3_DB54 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.148 USB_DWC3_DB55 Register
5.27.2.148.1 USB_DWC3_DB55 Register (Offset = 5BCh) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2772. Instance Table

Instance Name	Physical Address
USB0	5391 05BCh

Figure 5-1366. USB_DWC3_DB55 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2773. USB_DWC3_DB55 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.149 USB_DWC3_DB56 Register

5.27.2.149.1 USB_DWC3_DB56 Register (Offset = 5C0h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2774. Instance Table

Instance Name	Physical Address
USB0	5391 05C0h

Figure 5-1367. USB_DWC3_DB56 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2775. USB_DWC3_DB56 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.150 USB_DWC3_DB57 Register
5.27.2.150.1 USB_DWC3_DB57 Register (Offset = 5C4h) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2776. Instance Table

Instance Name	Physical Address
USB0	5391 05C4h

Figure 5-1368. USB_DWC3_DB57 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2777. USB_DWC3_DB57 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.151 USB_DWC3_DB58 Register

5.27.2.151.1 USB_DWC3_DB58 Register (Offset = 5C8h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2778. Instance Table

Instance Name	Physical Address
USB0	5391 05C8h

Figure 5-1369. USB_DWC3_DB58 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2779. USB_DWC3_DB58 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.152 USB_DWC3_DB59 Register

5.27.2.152.1 USB_DWC3_DB59 Register (Offset = 5CCh) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2780. Instance Table

Instance Name	Physical Address
USB0	5391 05CCh

Figure 5-1370. USB_DWC3_DB59 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2781. USB_DWC3_DB59 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.153 USB_DWC3_DB60 Register

5.27.2.153.1 USB_DWC3_DB60 Register (Offset = 5D0h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2782. Instance Table

Instance Name	Physical Address
USB0	5391 05D0h

Figure 5-1371. USB_DWC3_DB60 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2783. USB_DWC3_DB60 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.154 USB_DWC3_DB61 Register

5.27.2.154.1 USB_DWC3_DB61 Register (Offset = 5D4h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2784. Instance Table

Instance Name	Physical Address
USB0	5391 05D4h

Figure 5-1372. USB_DWC3_DB61 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2785. USB_DWC3_DB61 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.155 USB_DWC3_DB62 Register

5.27.2.155.1 USB_DWC3_DB62 Register (Offset = 5D8h) [reset = 0h]

Doorbell (xHCI).

Return to [Summary Table](#)

Table 5-2786. Instance Table

Instance Name	Physical Address
USB0	5391 05D8h

Figure 5-1373. USB_DWC3_DB62 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2787. USB_DWC3_DB62 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.156 USB_DWC3_DB63 Register
5.27.2.156.1 USB_DWC3_DB63 Register (Offset = 5DCh) [reset = 0h]

Doorbell (xHCI).

 Return to [Summary Table](#)
Table 5-2788. Instance Table

Instance Name	Physical Address
USB0	5391 05DCh

Figure 5-1374. USB_DWC3_DB63 Name Register

31	30	29	28	27	26	25	24
DB_STREAM_ID							
R/W							
0h							
23	22	21	20	19	18	17	16
DB_STREAM_ID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DB_TARGET							
R/W							
0h							

Table 5-2789. USB_DWC3_DB63 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DB_STREAM_ID	R/W	0h	cf. xHCI standard
15:8	RESERVED	R	0h	Reserved
7:0	DB_TARGET	R/W	0h	cf. xHCI standard

5.27.2.157 USB_DWC3_USBLEGSUP Register

5.27.2.157.1 USB_DWC3_USBLEGSUP Register (Offset = 8E0h) [reset = 401h]

USB Legacy Support Capability.

Return to [Summary Table](#)

Table 5-2790. Instance Table

Instance Name	Physical Address
USB0	5391 08E0h

Figure 5-1375. USB_DWC3_USBLEGSUP Name Register

31	30	29	28	27	26	25	24
RESERVED1							HCOOS
R							R/W
0h							0h
23	22	21	20	19	18	17	16
RESERVED							HCBOS
R							R/W
0h							0h
15	14	13	12	11	10	9	8
NCP							
R							
4h							
7	6	5	4	3	2	1	0
ECID							
R							
1h							

Table 5-2791. USB_DWC3_USBLEGSUP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED1	R	0h	Reserved
24	HCOOS	R/W	0h	HC OS Owned Semaphore: cf. xHCI standard
23:17	RESERVED	R	0h	Reserved
16	HCBOS	R/W	0h	HC BIOS Owned Semaphore: cf. xHCI standard
15:8	NCP	R	4h	Next Capability Pointer: 32-bit dword offset of the next capability.
7:0	ECID	R	1h	Extended Capability ID code [descriptor size, in bytes]

5.27.2.158 USB_DWC3_USBLEGCTLSTS Register

5.27.2.158.1 USB_DWC3_USBLEGCTLSTS Register (Offset = 8E4h) [reset = 0h]

USB Legacy Control / Status.

Return to [Summary Table](#)**Table 5-2792. Instance Table**

Instance Name	Physical Address
USB0	5391 08E4h

Figure 5-1376. USB_DWC3_USBLEGCTLSTS Name Register

31	30	29	28	27	26	25	24
SB	SPC	SOOC	RESERVED3				
R/W0TC	R/W0TC	R/W0TC	R				
0h	0h	0h	0h				
23	22	21	20	19	18	17	16
RESERVED3			SHSE	RESERVED2			SEI
R			R	R			R
0h			0h	0h			0h
15	14	13	12	11	10	9	8
SBE	SPCE	SOOE	RESERVED1				
R/W	R/W	R/W	R				
0h	0h	0h	0h				
7	6	5	4	3	2	1	0
RESERVED1			SHSEE	RESERVED			USE
R			R/W	R			R/W
0h			0h	0h			0h

Table 5-2793. USB_DWC3_USBLEGCTLSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	SB	R/W0TC	0h	cf. xHCI standard
30	SPC	R/W0TC	0h	cf. xHCI standard
29	SOOC	R/W0TC	0h	cf. xHCI standard
28:21	RESERVED3	R	0h	Reserved
20	SHSE	R	0h	cf. xHCI standard
19:17	RESERVED2	R	0h	Reserved
16	SEI	R	0h	cf. xHCI standard
15	SBE	R/W	0h	cf. xHCI standard
14	SPCE	R/W	0h	cf. xHCI standard
13	SOOE	R/W	0h	cf. xHCI standard
12:5	RESERVED1	R	0h	Reserved
4	SHSEE	R/W	0h	cf. xHCI standard
3:1	RESERVED	R	0h	Reserved
0	USE	R/W	0h	cf. xHCI standard

5.27.2.159 USB_DWC3_SUPTPRT2_DW0 Register

5.27.2.159.1 USB_DWC3_SUPTPRT2_DW0 Register (Offset = 8F0h) [reset = 2000402h]

Supported protocol capability USB2, 32-bit dword #0

Return to [Summary Table](#)

Table 5-2794. Instance Table

Instance Name	Physical Address
USB0	5391 08F0h

Figure 5-1377. USB_DWC3_SUPTPRT2_DW0 Name Register

31	30	29	28	27	26	25	24
MAJREV							
R							
2h							
23	22	21	20	19	18	17	16
MINREV							
R							
0h							
15	14	13	12	11	10	9	8
NCP							
R							
4h							
7	6	5	4	3	2	1	0
ECID							
R							
2h							

Table 5-2795. USB_DWC3_SUPTPRT2_DW0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	MAJREV	R	2h	Major Revision, BCD-encoded
23:16	MINREV	R	0h	Minor Revision, BCD-encoded
15:8	NCP	R	4h	Next Capability Pointer: 32-bit dword offset of the next capability.
7:0	ECID	R	2h	Extended Capability ID code [descriptor size, in bytes]

5.27.2.160 USB_DWC3_SUPTPRT2_DW1 Register

5.27.2.160.1 USB_DWC3_SUPTPRT2_DW1 Register (Offset = 8F4h) [reset = 20425355h]

Supported protocol capability USB2, 32-bit dword #1: Name String "USB "

Return to [Summary Table](#)

Table 5-2796. Instance Table

Instance Name	Physical Address
USB0	5391 08F4h

Figure 5-1378. USB_DWC3_SUPTPRT2_DW1 Name Register

31	30	29	28	27	26	25	24
CHAR3							
R							
20h							
23	22	21	20	19	18	17	16
CHAR2							
R							
42h							
15	14	13	12	11	10	9	8
CHAR1							
R							
53h							
7	6	5	4	3	2	1	0
CHAR0							
R							
55h							

Table 5-2797. USB_DWC3_SUPTPRT2_DW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	CHAR3	R	20h	ASCII " " [space]
23:16	CHAR2	R	42h	ASCII "B"
15:8	CHAR1	R	53h	ASCII "S"
7:0	CHAR0	R	55h	ASCII "U"

5.27.2.161 USB_DWC3_SUPTPRT2_DW2 Register

5.27.2.161.1 USB_DWC3_SUPTPRT2_DW2 Register (Offset = 8F8h) [reset = 180101h]

Supported protocol capability USB2, 32-bit dword #2

Return to [Summary Table](#)

Table 5-2798. Instance Table

Instance Name	Physical Address
USB0	5391 08F8h

Figure 5-1379. USB_DWC3_SUPTPRT2_DW2 Name Register

31	30	29	28	27	26	25	24
PSIC			RESERVED				
R			R				
0h			0h				
23	22	21	20	19	18	17	16
RESERVED			BESLD	HLC	IHI	HSO	RESERVED3
R			R	R	R	R	R
0h			1h	1h	0h	0h	0h
15	14	13	12	11	10	9	8
CPC							
R							
1h							
7	6	5	4	3	2	1	0
CPO							
R							
1h							

Table 5-2799. USB_DWC3_SUPTPRT2_DW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PSIC	R	0h	Port Speed ID Count. Reserved in xHCI 0.96
27:21	RESERVED	R	0h	Reserved
20	BESLD	R	1h	BESL decoding capability [LPM Errata]
19	HLC	R	1h	Hardware LPM Capability.
18	IHI	R	0h	Integrated Hub Implemented.
17	HSO	R	0h	High-Speed Only
16	RESERVED3	R	0h	Reserved
15:8	CPC	R	1h	Compatible Port Count: Number of consecutive ports of the root hub that support this protocol, from CPO to CPO+CPC-1
7:0	CPO	R	1h	Compatible Port Offset: Starting port number of root hub port[s] that support this protocol.

5.27.2.162 USB_DWC3_SUPTPRT2_DW3 Register

5.27.2.162.1 USB_DWC3_SUPTPRT2_DW3 Register (Offset = 8FCh) [reset = 0h]

Supported protocol capability USB2, 32-bit dword #3

Return to [Summary Table](#)

Table 5-2800. Instance Table

Instance Name	Physical Address
USB0	5391 08FCh

Figure 5-1380. USB_DWC3_SUPTPRT2_DW3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				PST			
R				R			
0h				0h			

Table 5-2801. USB_DWC3_SUPTPRT2_DW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	R	0h	Reserved
4:0	PST	R	0h	Protocol Slot Type, cf. xHCI 1.0 standard w errata

5.27.2.163 USB_DWC3_SUPTPRT3_DW0 Register

5.27.2.163.1 USB_DWC3_SUPTPRT3_DW0 Register (Offset = 900h) [reset = 3000402h]

Supported protocol capability USB3, 32-bit dword #0

Return to [Summary Table](#)

Table 5-2802. Instance Table

Instance Name	Physical Address
USB0	5391 0900h

Figure 5-1381. USB_DWC3_SUPTPRT3_DW0 Name Register

31	30	29	28	27	26	25	24
MAJREV							
R							
3h							
23	22	21	20	19	18	17	16
MINREV							
R							
0h							
15	14	13	12	11	10	9	8
NCP							
R							
4h							
7	6	5	4	3	2	1	0
ECID							
R							
2h							

Table 5-2803. USB_DWC3_SUPTPRT3_DW0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	MAJREV	R	3h	Major Revision, BCD-encoded
23:16	MINREV	R	0h	Minor Revision, BCD-encoded
15:8	NCP	R	4h	Next Capability Pointer: 32-bit dword offset of the next capability.
7:0	ECID	R	2h	Extended Capability ID code [descriptor size, in bytes]

5.27.2.164 USB_DWC3_SUPTPRT3_DW1 Register

5.27.2.164.1 USB_DWC3_SUPTPRT3_DW1 Register (Offset = 904h) [reset = 20425355h]

Supported protocol capability USB3, 32-bit dword #1: Name String "USB "

Return to [Summary Table](#)

Table 5-2804. Instance Table

Instance Name	Physical Address
USB0	5391 0904h

Figure 5-1382. USB_DWC3_SUPTPRT3_DW1 Name Register

31	30	29	28	27	26	25	24
CHAR3							
R							
20h							
23	22	21	20	19	18	17	16
CHAR2							
R							
42h							
15	14	13	12	11	10	9	8
CHAR1							
R							
53h							
7	6	5	4	3	2	1	0
CHAR0							
R							
55h							

Table 5-2805. USB_DWC3_SUPTPRT3_DW1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	CHAR3	R	20h	ASCII " " [space]
23:16	CHAR2	R	42h	ASCII "B"
15:8	CHAR1	R	53h	ASCII "S"
7:0	CHAR0	R	55h	ASCII "U"

5.27.2.165 USB_DWC3_SUPTPRT3_DW2 Register

5.27.2.165.1 USB_DWC3_SUPTPRT3_DW2 Register (Offset = 908h) [reset = 102h]

Supported protocol capability USB3, 32-bit dword #2

Return to [Summary Table](#)

Table 5-2806. Instance Table

Instance Name	Physical Address
USB0	5391 0908h

Figure 5-1383. USB_DWC3_SUPTPRT3_DW2 Name Register

31	30	29	28	27	26	25	24
PSIC				RESERVED			
R				R			
0h				0h			
23	22	21	20	19	18	17	16
RESERVED							RESERVED2
R							R
0h							0h
15	14	13	12	11	10	9	8
CPC							
R							
1h							
7	6	5	4	3	2	1	0
CPO							
R							
2h							

Table 5-2807. USB_DWC3_SUPTPRT3_DW2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	PSIC	R	0h	Port Speed ID Count. Reserved in xHCI 0.96
27:17	RESERVED	R	0h	Reserved
16	RESERVED2	R	0h	Reserved
15:8	CPC	R	1h	Compatible Port Count: Number of consecutive ports of the root hub that support this protocol, from CPO to CPO+CPC-1
7:0	CPO	R	2h	Compatible Port Offset: Starting port number of root hub port[s] that support this protocol.

5.27.2.166 USB_DWC3_SUPTPRT3_DW3 Register
5.27.2.166.1 USB_DWC3_SUPTPRT3_DW3 Register (Offset = 90Ch) [reset = 0h]

Supported protocol capability USB3, 32-bit dword #3

 Return to [Summary Table](#)
Table 5-2808. Instance Table

Instance Name	Physical Address
USB0	5391 090Ch

Figure 5-1384. USB_DWC3_SUPTPRT3_DW3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				PST			
R				R			
0h				0h			

Table 5-2809. USB_DWC3_SUPTPRT3_DW3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED	R	0h	Reserved
4:0	PST	R	0h	Protocol Slot Type, cf. xHCI 1.0 standard w errata

5.27.2.167 USB_DWC3_DCID Register

5.27.2.167.1 USB_DWC3_DCID Register (Offset = 910h) [reset = F00Ah]

Debug Capability ID (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2810. Instance Table

Instance Name	Physical Address
USB0	5391 0910h

Figure 5-1385. USB_DWC3_DCID Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED				DCERSTMAX			
R				R			
0h				Fh			
15	14	13	12	11	10	9	8
NCP							
R							
0h							
7	6	5	4	3	2	1	0
ECID							
R							
Ah							

Table 5-2811. USB_DWC3_DCID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:21	RESERVED	R	0h	Reserved
20:16	DCERSTMAX	R	Fh	Debug Capability Event Ring Segment Table Maximum size == 2 [^] [DCERSTMAX] entries
15:8	NCP	R	0h	Next Capability Pointer: 32-bit dword offset of the next capability.
7:0	ECID	R	Ah	Extended Capability ID code [descriptor size, in bytes]

5.27.2.168 USB_DWC3_DCDB Register
5.27.2.168.1 USB_DWC3_DCDB Register (Offset = 914h) [reset = 0h]

Debug Capability Door-Bell (cf. xHCI 1.0 standard, DbC).

 Return to [Summary Table](#)
Table 5-2812. Instance Table

Instance Name	Physical Address
USB0	5391 0914h

Figure 5-1386. USB_DWC3_DCDB Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
DBTARGET							
R/W							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2813. USB_DWC3_DCDB Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED1	R	0h	Reserved
15:8	DBTARGET	R/W	0h	Door-Bell Target
7:0	RESERVED	R	0h	Reserved

5.27.2.169 USB_DWC3_DCKERSTSZ Register

5.27.2.169.1 USB_DWC3_DCKERSTSZ Register (Offset = 918h) [reset = 0h]

Debug Capability Event Ring Segment Table Size (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2814. Instance Table

Instance Name	Physical Address
USB0	5391 0918h

Figure 5-1387. USB_DWC3_DCKERSTSZ Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
TABLESIZE							
R/W							
0h							
7	6	5	4	3	2	1	0
TABLESIZE							
R/W							
0h							

Table 5-2815. USB_DWC3_DCKERSTSZ Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	TABLESIZE	R/W	0h	Event Ring Segment Table Size

5.27.2.170 USB_DWC3_DCKERSTBA_LO Register
5.27.2.170.1 USB_DWC3_DCKERSTBA_LO Register (Offset = 920h) [reset = 0h]

Debug Capability Event Ring Segment Table Base Address, low bits (cf. xHCI 1.0 standard, DbC).

 Return to [Summary Table](#)
Table 5-2816. Instance Table

Instance Name	Physical Address
USB0	5391 0920h

Figure 5-1388. USB_DWC3_DCKERSTBA_LO Name Register

31	30	29	28	27	26	25	24
BASEADDRESS							
R/W							
0h							
23	22	21	20	19	18	17	16
BASEADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
BASEADDRESS							
R/W							
0h							
7	6	5	4	3	2	1	0
BASEADDRESS				RESERVED			
R/W				R			
0h				0h			

Table 5-2817. USB_DWC3_DCKERSTBA_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	BASEADDRESS	R/W	0h	DCERSTBA[31:4]
3:0	RESERVED	R	0h	Reserved

5.27.2.171 USB_DWC3_DCERSTBA_HI Register

5.27.2.171.1 USB_DWC3_DCERSTBA_HI Register (Offset = 924h) [reset = 0h]

Debug Capability Event Ring Segment Table Base Address, high bits (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2818. Instance Table

Instance Name	Physical Address
USB0	5391 0924h

Figure 5-1389. USB_DWC3_DCERSTBA_HI Name Register

31	30	29	28	27	26	25	24
BASEADDRESS							
R/W							
0h							
23	22	21	20	19	18	17	16
BASEADDRESS							
R/W							
0h							
15	14	13	12	11	10	9	8
BASEADDRESS							
R/W							
0h							
7	6	5	4	3	2	1	0
BASEADDRESS							
R/W							
0h							

Table 5-2819. USB_DWC3_DCERSTBA_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BASEADDRESS	R/W	0h	DCERSTBA[63:32]

5.27.2.172 USB_DWC3_DCERDP_LO Register
5.27.2.172.1 USB_DWC3_DCERDP_LO Register (Offset = 928h) [reset = 0h]

Debug Capability Event Ring Dequeue Pointer, low bits (cf. xHCI 1.0 standard, DbC).

 Return to [Summary Table](#)
Table 5-2820. Instance Table

Instance Name	Physical Address
USB0	5391 0928h

Figure 5-1390. USB_DWC3_DCERDP_LO Name Register

31	30	29	28	27	26	25	24
DEQUEUEPOINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
DEQUEUEPOINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
DEQUEUEPOINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
DEQUEUEPOINTER				RESERVED	DESI		
R/W				R	R/W		
0h				0h	0h		

Table 5-2821. USB_DWC3_DCERDP_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	DEQUEUEPOINTER	R/W	0h	DCERDP[31:4]
3	RESERVED	R	0h	Reserved
2:0	DESI	R/W	0h	Dequeue ERST Segment Index

5.27.2.173 USB_DWC3_DCERDP_HI Register

5.27.2.173.1 USB_DWC3_DCERDP_HI Register (Offset = 92Ch) [reset = 0h]

Debug Capability Event Ring Dequeue Pointer, high bits (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2822. Instance Table

Instance Name	Physical Address
USB0	5391 092Ch

Figure 5-1391. USB_DWC3_DCERDP_HI Name Register

31	30	29	28	27	26	25	24
DEQUEUEPOINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
DEQUEUEPOINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
DEQUEUEPOINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
DEQUEUEPOINTER							
R/W							
0h							

Table 5-2823. USB_DWC3_DCERDP_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DEQUEUEPOINTER	R/W	0h	DCERDP[63:32]

5.27.2.174 USB_DWC3_DCCTRL Register

5.27.2.174.1 USB_DWC3_DCCTRL Register (Offset = 930h) [reset = F0000h]

Debug Capability Control (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2824. Instance Table

Instance Name	Physical Address
USB0	5391 0930h

Figure 5-1392. USB_DWC3_DCCTRL Name Register

31	30	29	28	27	26	25	24
DCE		DEVICE_ADDRESS					
R/W		R					
0h		0h					
23	22	21	20	19	18	17	16
DEBUG_MAX_BURST_SIZE							
R							
Fh							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED			DRC	HIT	HOT	LSE	DCR
R			R/W0TC	R/W1TS	R/W1TS	R/W	R
0h			0h	0h	0h	0h	0h

Table 5-2825. USB_DWC3_DCCTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	DCE	R/W	0h	Debug Capability Enable
30:24	DEVICE_ADDRESS	R	0h	Device Address
23:16	DEBUG_MAX_BURST_SIZE	R	Fh	Debug Maximum Burst Size
15:5	RESERVED	R	0h	Reserved
4	DRC	R/W0TC	0h	DbC Run Change
3	HIT	R/W1TS	0h	Halt IN TR
2	HOT	R/W1TS	0h	Halt Out TR
1	LSE	R/W	0h	Link Status Event Enable
0	DCR	R	0h	Debug Capability Run

5.27.2.175 USB_DWC3_DCST Register

5.27.2.175.1 USB_DWC3_DCST Register (Offset = 934h) [reset = 0h]

Debug Capability Status (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2826. Instance Table

Instance Name	Physical Address
USB0	5391 0934h

Figure 5-1393. USB_DWC3_DCST Name Register

31	30	29	28	27	26	25	24
DEBUG_PORT_NUMBER							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							ER
R							R
0h							0h

Table 5-2827. USB_DWC3_DCST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	DEBUG_PORT_NUMBER	R	0h	Debug Port Number
23:1	RESERVED	R	0h	Reserved
0	ER	R	0h	Event Ring not empty

5.27.2.176 USB_DWC3_DCPORTSC Register

5.27.2.176.1 USB_DWC3_DCPORTSC Register (Offset = 938h) [reset = 0h]

Debug Capability Port Status & Control (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2828. Instance Table

Instance Name	Physical Address
USB0	5391 0938h

Figure 5-1394. USB_DWC3_DCPORTSC Name Register

31	30	29	28	27	26	25	24
RESERVED4							
R							
0h							
23	22	21	20	19	18	17	16
CEC	PLC	PRC	RESERVED3			CSC	RESERVED2
R/W0TC	R/W0TC	R/W0TC	R			R/W0TC	R
0h	0h	0h	0h			0h	0h
15	14	13	12	11	10	9	8
RESERVED2		PORTSPEED				RESERVED1	PLS
R		R				R	R
0h		0h				0h	0h
7	6	5	4	3	2	1	0
PLS			PR	RESERVED		PED	CCS
R			R	R		R/W	R
0h			0h	0h		0h	0h

Table 5-2829. USB_DWC3_DCPORTSC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED4	R	0h	Reserved
23	CEC	R/W0TC	0h	port Config Error Change
22	PLC	R/W0TC	0h	Port Link status Change
21	PRC	R/W0TC	0h	Port Reset Change
20:18	RESERVED3	R	0h	Reserved
17	CSC	R/W0TC	0h	Connect Status Change
16:14	RESERVED2	R	0h	Reserved
13:10	PORTSPEED	R	0h	Port Speed
9	RESERVED1	R	0h	Reserved
8:5	PLS	R	0h	Port Link State
4	PR	R	0h	Port Reset
3:2	RESERVED	R	0h	Reserved
1	PED	R/W	0h	Port Enable / Disable
0	CCS	R	0h	Current Connect Status

5.27.2.177 USB_DWC3_DCCP_LO Register

5.27.2.177.1 USB_DWC3_DCCP_LO Register (Offset = 940h) [reset = 0h]

Debug Capability Context Pointer, low bits (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2830. Instance Table

Instance Name	Physical Address
USB0	5391 0940h

Figure 5-1395. USB_DWC3_DCCP_LO Name Register

31	30	29	28	27	26	25	24
CONTEXTPOINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
CONTEXTPOINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
CONTEXTPOINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
CONTEXTPOINTER				RESERVED			
R/W				R			
0h				0h			

Table 5-2831. USB_DWC3_DCCP_LO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	CONTEXTPOINTER	R/W	0h	DCCP[31:4]
3:0	RESERVED	R	0h	Reserved

5.27.2.178 USB_DWC3_DCCP_HI Register
5.27.2.178.1 USB_DWC3_DCCP_HI Register (Offset = 944h) [reset = 0h]

Debug Capability Context Pointer, high bits (cf. xHCI 1.0 standard, DbC).

 Return to [Summary Table](#)
Table 5-2832. Instance Table

Instance Name	Physical Address
USB0	5391 0944h

Figure 5-1396. USB_DWC3_DCCP_HI Name Register

31	30	29	28	27	26	25	24
CONTEXTPOINTER							
R/W							
0h							
23	22	21	20	19	18	17	16
CONTEXTPOINTER							
R/W							
0h							
15	14	13	12	11	10	9	8
CONTEXTPOINTER							
R/W							
0h							
7	6	5	4	3	2	1	0
CONTEXTPOINTER							
R/W							
0h							

Table 5-2833. USB_DWC3_DCCP_HI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	CONTEXTPOINTER	R/W	0h	DCCP[64:32]

5.27.2.179 USB_DWC3_DCDDI1 Register

5.27.2.179.1 USB_DWC3_DCDDI1 Register (Offset = 948h) [reset = 0h]

Debug Capability Device Descriptor Info #1 (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2834. Instance Table

Instance Name	Physical Address
USB0	5391 0948h

Figure 5-1397. USB_DWC3_DCDDI1 Name Register

31	30	29	28	27	26	25	24
VENDORID							
R/W							
0h							
23	22	21	20	19	18	17	16
VENDORID							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
DBCPROTOCOL							
R/W							
0h							

Table 5-2835. USB_DWC3_DCDDI1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	VENDORID	R/W	0h	Vendor ID = USB descriptor field "idVendor"
15:8	RESERVED	R	0h	Reserved
7:0	DBCPROTOCOL	R/W	0h	DbC Protocol = USB descriptor field "bInterfaceProtocol"

5.27.2.180 USB_DWC3_DCDDI2 Register

5.27.2.180.1 USB_DWC3_DCDDI2 Register (Offset = 94Ch) [reset = 0h]

Debug Capability Device Descriptor Info #2 (cf. xHCI 1.0 standard, DbC).

Return to [Summary Table](#)

Table 5-2836. Instance Table

Instance Name	Physical Address
USB0	5391 094Ch

Figure 5-1398. USB_DWC3_DCDDI2 Name Register

31	30	29	28	27	26	25	24
DEVICEREVISION							
R/W							
0h							
23	22	21	20	19	18	17	16
DEVICEREVISION							
R/W							
0h							
15	14	13	12	11	10	9	8
PRODUCTID							
R/W							
0h							
7	6	5	4	3	2	1	0
PRODUCTID							
R/W							
0h							

Table 5-2837. USB_DWC3_DCDDI2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DEVICEREVISION	R/W	0h	Device Revision = USB descriptor field "bcdDevice"
15:0	PRODUCTID	R/W	0h	Product ID = USB descriptor field "bcdDevice"

5.27.2.181 USB_DWC3_GSBUSCFG0 Register

5.27.2.181.1 USB_DWC3_GSBUSCFG0 Register (Offset = C100h) [reset = Eh]

Global SoC Bus Configuration Register 0

Return to [Summary Table](#)

Table 5-2838. Instance Table

Instance Name	Physical Address
USB0	5391 C100h

Figure 5-1399. USB_DWC3_GSBUSCFG0 Name Register

31	30	29	28	27	26	25	24
DATRDREQINFO				DESRDREQINFO			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
DATWRREQINFO				DESWRREQINFO			
R/W				R/W			
0h				0h			
15	14	13	12	11	10	9	8
RESERVED1			DESCBIGEND	DATBIGEND	RESERVED		
R			R/W	R/W	R		
0h			0h	0h	0h		
7	6	5	4	3	2	1	0
INCR256BRST ENA	INCR128BRST ENA	INCR64BRSTE NA	INCR32BRSTE NA	INCR16BRSTE NA	INCR8BRSTEN A	INCR4BRSTEN A	INCRBRSTENA
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	1h	1h	1h	0h

Table 5-2839. USB_DWC3_GSBUSCFG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	DATRDREQINFO	R/W	0h	AXI cache type for DATA reads [AXI3 arcache[3:0]]. In host mode, bit 1 [cacheable] is replaced by [inverted] TRB no-snoop flag
27:24	DESRDREQINFO	R/W	0h	AXI cache type for DESCRIPTOR reads [AXI3 arcache[3:0]]. In host mode, bit 1 [cacheable] is replaced by [inverted] DMA command's no-snoop flag
23:20	DATWRREQINFO	R/W	0h	AXI cache type for DATA writes [AXI3 awcache[3:0]]. In host mode, bit 1 [cacheable] is replaced by [inverted] TRB no-snoop flag
19:16	DESWRREQINFO	R/W	0h	AXI cache type for DESCRIPTOR writes [AXI3 awcache[3:0]]. In host mode, bit 1 [cacheable] is replaced by [inverted] DMA command's no-snoop flag
15:13	RESERVED1	R	0h	Reserved
12	DESCBIGEND	R/W	0h	Endian mode for descriptor accesses.
11	DATBIGEND	R/W	0h	Endian mode for data accesses.
10:8	RESERVED	R	0h	Reserved
7	INCR256BRSTENA	R/W	0h	INCR256 Burst Type Enable. 256*64/8= 2-kByte burst.
6	INCR128BRSTENA	R/W	0h	INCR128 Burst Type Enable. 128*64/8= 1-kByte burst.
5	INCR64BRSTENA	R/W	0h	INCR64 Burst Type Enable. 64*64/8= 512-Byte burst.
4	INCR32BRSTENA	R/W	0h	INCR32 Burst Type Enable. 32*64/8= 256-Byte burst.
3	INCR16BRSTENA	R/W	1h	INCR16 Burst Type Enable. 16*64/8= 128-Byte burst.
2	INCR8BRSTENA	R/W	1h	INCR8 Burst Type Enable. 8*64/8= 64-Byte burst.

Table 5-2839. USB_DWC3_GSBUSCFG0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	INCR4BRSTENA	R/W	1h	INCR4 Burst Type Enable. 4*64/8= 32-Byte burst: RECOMMENDED. Enables bursts of beat length 1, 2, 3, 4, and prevents [16-byte] descriptor accesses from being broken up: highly recommended.
0	INCRBRSTENA	R/W	0h	Undefined Length INCR Burst Type Enable: DO NOT ENABLE. When enabled, this has higher priority than other burst types.

5.27.2.182 USB_DWC3_GSBUSCFG1 Register

5.27.2.182.1 USB_DWC3_GSBUSCFG1 Register (Offset = C104h) [reset = F00h]

Global SoC Bus Configuration Register 1

Return to [Summary Table](#)

Table 5-2840. Instance Table

Instance Name	Physical Address
USB0	5391 C104h

Figure 5-1400. USB_DWC3_GSBUSCFG1 Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1			EN1KPAGE	PIPETRANSLIMIT			
R			R/W	R/W			
0h			0h	Fh			
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2841. USB_DWC3_GSBUSCFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED1	R	0h	Reserved
12	EN1KPAGE	R/W	0h	1k-page Boundary Enable
11:8	PIPETRANSLIMIT	R/W	Fh	Maximum number of outstanding [read or write] pipelined sequential [i.e. in-order] transaction requests on the master interface [field value+1]
7:0	RESERVED	R	0h	Always write 0, result of Writing of a non-zero value is undetermined.

5.27.2.183 USB_DWC3_GTXTHRCFG Register

5.27.2.183.1 USB_DWC3_GTXTHRCFG Register (Offset = C108h) [reset = 0h]

Global Tx Threshold Control Register. Valid only in Host mode.

Return to [Summary Table](#)

Table 5-2842. Instance Table

Instance Name	Physical Address
USB0	5391 C108h

Figure 5-1401. USB_DWC3_GTXTHRCFG Name Register

31	30	29	28	27	26	25	24
RESERVED4		USBTXPKTCN TSEL	RESERVED3	USBTXPKTCNT			
R		R/W	R	R/W			
0h		0h	0h	0h			
23	22	21	20	19	18	17	16
USBMAXTXBURSTSIZE							
R/W							
0h							
15	14	13	12	11	10	9	8
RESERVED2		RESERVED1			RESERVED		
R		R			R		
0h		0h			0h		
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2843. USB_DWC3_GTXTHRCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED4	R	0h	Always write 0, result of Writing of a non-zero value is undetermined.
29	USBTXPKTCNTSEL	R/W	0h	USB Transmit Packet Count Enable: Enables/disables USB transmission multi-packet thresholding
28	RESERVED3	R	0h	Reserved
27:24	USBTXPKTCNT	R/W	0h	USB Transmit Packet Count : Number of packets that must be in the TXFIFO before transmission for the corresponding USB transaction [burst] can start. Don't care if USBTxPktCntSel=0.
23:16	USBMAXTXBURSTSIZE	R/W	0h	USB Maximum Transmit Burst Size. Max OUT burst size, when USBTxPktCntSel=1. Avoids TX FIFO underrun when the system bus is slower than the USB. Only applies to SS Bulk / Iso / Int OUT endpoints in host mode. Don't care if USBTxPktCntSel=0.
15:14	RESERVED2	R	0h	Always write 0, result of Writing of a non-zero value is undetermined.
13:11	RESERVED1	R	0h	Reserved
10:0	RESERVED	R	0h	Always write 0, result of Writing of a non-zero value is undetermined.

5.27.2.184 USB_DWC3_GRXTHRCFG Register

5.27.2.184.1 USB_DWC3_GRXTHRCFG Register (Offset = C10Ch) [reset = 0h]

Global Rx Threshold Control Register. Valid only in Host mode.

Return to [Summary Table](#)

Table 5-2844. Instance Table

Instance Name	Physical Address
USB0	5391 C10Ch

Figure 5-1402. USB_DWC3_GRXTHRCFG Name Register

31	30	29	28	27	26	25	24
RESERVED5		USBRXPKTCN TSEL	RESERVED4	USBRXPKTCNT			
R		R/W	R	R/W			
0h		0h	0h	0h			
23	22	21	20	19	18	17	16
USBMAXRXBURSTSIZE					RESERVED3		
R/W					R		
0h					0h		
15	14	13	12	11	10	9	8
RESERVED2	RESERVED1				RESERVED		
R	R				R		
0h	0h				0h		
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2845. USB_DWC3_GRXTHRCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED5	R	0h	Reserved
29	USBRXPKTCNTSEL	R/W	0h	USB ReceivePacket Count Enable. Enables/disables USB reception multi-packet thresholding
28	RESERVED4	R	0h	Reserved
27:24	USBRXPKTCNT	R/W	0h	USB Receive Packet Count: Number of packets that must be available in the RX FIFO before the core can start the corresponding USB RX transaction [burst].Don't care if USBRxBktCntSel=0.
23:19	USBMAXRXBURSTSIZE	R/W	0h	USB Maximum Receive Burst Size. Maxi IN burst size, when USBRxBktCntSel = 1. When the system bus is slower than the USB, RX FIFO can overrun during a long burst. User can program a smaller value to this field to limit the RX burst size that the core can do. Only applies to SS Bulk / Iso / Int IN endpoints in host mode. Don't care if USBRxBktCntSel=0.
18:16	RESERVED3	R	0h	Reserved
15	RESERVED2	R	0h	Always write 0, result of Writing of a non-zero value is undetermined.
14:11	RESERVED1	R	0h	Reserved
10:0	RESERVED	R	0h	Always write 0, result of Writing of a non-zero value is undetermined.

5.27.2.185 USB_DWC3_GCTL Register

5.27.2.185.1 USB_DWC3_GCTL Register (Offset = C110h) [reset = 25803004h]

Global Control Register.

Return to [Summary Table](#)

Table 5-2846. Instance Table

Instance Name	Physical Address
USB0	5391 C110h

Figure 5-1403. USB_DWC3_GCTL Name Register

31	30	29	28	27	26	25	24
PWRDNSCALE							
R/W							
4B0h							
23	22	21	20	19	18	17	16
PWRDNSCALE					MASTERFILTBYPASS	BYPSSSETADDR	U2RSTECN
R/W					R/W	R/W	R/W
4B0h					0h	0h	0h
15	14	13	12	11	10	9	8
FRMSCLDWN		PRTCAPDIR		CORESOFTRSET	SOFITPSYNC	DISU1U2TIMERSCALEDOWN	DEBUGATTACH
R/W		R/W		R/W	R/W	R/W	R/W
0h		3h		0h	0h	0h	0h
7	6	5	4	3	2	1	0
RAMCLKSEL		SCALEDOWN		DISSCRAMBLE	U2EXIT_LFPS	L1HIBERNATIONEN	DSBLCLKGATING
R/W		R/W		R/W	R/W	R	R/W
0h		0h		0h	1h	0h	0h

Table 5-2847. USB_DWC3_GCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:19	PWRDNSCALE	R/W	4B0h	Power Down Scale: In P3 state, pipe clock stops and is replaced internally by the suspend clock to create a 16kHz reference. Set field to $F_s/16k$, rounded up, with F_p suspend clock frequency. Required accuracy is 0-50%
18	MASTERFILTBYPASS	R/W	0h	Master Filter Bypass. Bypasses the double-synchronizers and the 5 ms debounce filters on UTMI+ inputs [the latter are not implemented].
17	BYPSSSETADDR	R/W	0h	Override of the device address, bypassing the SET ADDRESS control transfer. For simulation only.
16	U2RSTECN	R/W	0h	If the super speed connection fails during POLL or LMP exchange, the device connects at non-SS mode. If this bit is set, then device attempts three more times to connect at SS, even if it previously failed to operate in SS mode.
15:14	FRMSCLDWN	R/W	0h	Frame scale-down. This field scales down device view of a SOF [FS/LS] / uSOF [HS] / ITP [SS] duration.
13:12	PRTCAPDIR	R/W	3h	Port Capability Direction
11	CORESOFTRSET	R/W	0h	Core Soft Reset. When you reset PHYs [using GUBS3PHYCFG or GUSB3PIPECTL registers], you must keep the core in reset state until PHY clocks are stable.
10	SOFITPSYNC	R/W	0h	Not supported: always write 0
9	DISU1U2TIMERSCALEDOWN	R/W	0h	Disable scaledown on U1/U2 timer [when general scaledown is enabled in GCTL[5:4]]. For simulation only.

Table 5-2847. USB_DWC3_GCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8	DEBUGATTACH	R/W	0h	Debug Attach. When this bit is set: a) SS Link proceeds directly to the Polling link state [after RUN/STOP in the DCTL register is asserted] without checking remote termination. b) Link LFPS polling timeout is infinite c) Polling timeout during TS1 is infinite [in case link is waiting for TXEQ to finish].
7:6	RAMCLKSEL	R/W	0h	RAM Clock Select. No action, hardware always uses bus clock [config 2'b00]
5:4	SCALEDOWN	R/W	0h	Scale-Down Mode Enable. Switches to shorter, non-standard protocol time intervals to speed up simulation. DO NOT MODIFY ON ACTUAL HARDWARE.
3	DISSCRAMBLE	R/W	0h	Disable Scrambling. Transmit request to Link Partner on next transition to Recovery or Polling.
2	U2EXIT_LFPS	R/W	1h	U2 exit LFPS timer threshold setup
1	L1HIBERNATIONEN	R	0h	HIBERNATION / SAR FEATURE NOT IMPLEMENTED
0	DSBLCLKGTNG	R/W	0h	Disable Clock Gating. When this bit is set to 1 and the core is in Low Power mode, internal clock gating is disabled.

5.27.2.186 USB_DWC3_GSTS Register

5.27.2.186.1 USB_DWC3_GSTS Register (Offset = C118h) [reset = 3E80002h]

Global Status Register.

Return to [Summary Table](#)

Table 5-2848. Instance Table

Instance Name	Physical Address
USB0	5391 C118h

Figure 5-1404. USB_DWC3_GSTS Name Register

31	30	29	28	27	26	25	24
CBELT							
R							
3E8h							
23	22	21	20	19	18	17	16
CBELT				RESERVED1			
R				R			
3E8h				0h			
15	14	13	12	11	10	9	8
RESERVED1					OTG_IP	BC_IP	ADP_IP
R					R	R	R
0h					0h	0h	0h
7	6	5	4	3	2	1	0
HOST_IP	DEVICE_IP	CSRTIMEOUT	BUSERRADDRVLD	RESERVED		CURMOD	
R	R	R/W	R/W	R		R	
0h	0h	0h	0h	0h		2h	

Table 5-2849. USB_DWC3_GSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:20	CBELT	R	3E8h	Current BELT Value. In Host mode, this field indicates the minimum value of all received device BELT values and the BELT value that is set by the Set Latency Tolerance Value command.
19:11	RESERVED1	R	0h	Reserved
10	OTG_IP	R	0h	OTG interrupt status
9	BC_IP	R	0h	Battery Charger interrupt status: NOT IMPLEMENTED
8	ADP_IP	R	0h	ADP interrupt status: NOT IMPLEMENTED
7	HOST_IP	R	0h	Host interrupt status
6	DEVICE_IP	R	0h	Device interrupt status
5	CSRTIMEOUT	R/W	0h	Control/Status Register access Timeout status flag.
4	BUSERRADDRVLD	R/W	0h	Bus Error Address Valid status flag. Also flagged on USBSTS.HSE field [host mode] and DEPEVT[12] on XferComplete/XferInProgress event [device mode].
3:2	RESERVED	R	0h	Reserved
1:0	CURMOD	R	2h	Current Mode of Operation.

5.27.2.187 USB_DWC3_GSNPSID Register

5.27.2.187.1 USB_DWC3_GSNPSID Register (Offset = C120h) [reset = 5533240Ah]

Synopsys ID: Core Identification and Release number. Software uses this register to configure release-specific features in the driver.

Return to [Summary Table](#)

Table 5-2850. Instance Table

Instance Name	Physical Address
USB0	5391 C120h

Figure 5-1405. USB_DWC3_GSNPSID Name Register

31	30	29	28	27	26	25	24
SYNOPSISID_CORE							
R							
5533h							
23	22	21	20	19	18	17	16
SYNOPSISID_CORE							
R							
5533h							
15	14	13	12	11	10	9	8
SYNOPSISID_REL							
R							
240Ah							
7	6	5	4	3	2	1	0
SYNOPSISID_REL							
R							
240Ah							

Table 5-2851. USB_DWC3_GSNPSID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SYNOPSISID_CORE	R	5533h	SYNOPSISID MSBytes: core identifier
15:0	SYNOPSISID_REL	R	240Ah	SYNOPSISID LSBytes: version number. For instance, version 1.00a => 0x100A

5.27.2.188 USB_DWC3_GGPIO Register
5.27.2.188.1 USB_DWC3_GGPIO Register (Offset = C124h) [reset = 0h]

Global General Purpose Input/Output Register.

 Return to [Summary Table](#)
Table 5-2852. Instance Table

Instance Name	Physical Address
USB0	5391 C124h

Figure 5-1406. USB_DWC3_GGPIO Name Register

31	30	29	28	27	26	25	24
GPO							
R/W							
0h							
23	22	21	20	19	18	17	16
GPO							
R/W							
0h							
15	14	13	12	11	10	9	8
GPI							
R							
0h							
7	6	5	4	3	2	1	0
GPI							
R							
0h							

Table 5-2853. USB_DWC3_GGPIO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	GPO	R/W	0h	General Purpose Output. DO NOT USE: NOT CONNECTED.
15:0	GPI	R	0h	General Purpose Inputs. TIED LOW.

5.27.2.189 USB_DWC3_GUID Register

5.27.2.189.1 USB_DWC3_GUID Register (Offset = C128h) [reset = 0h]

Global User ID Register.

Return to [Summary Table](#)

Table 5-2854. Instance Table

Instance Name	Physical Address
USB0	5391 C128h

Figure 5-1407. USB_DWC3_GUID Name Register

31	30	29	28	27	26	25	24
USERID							
R/W							
0h							
23	22	21	20	19	18	17	16
USERID							
R/W							
0h							
15	14	13	12	11	10	9	8
USERID							
R/W							
0h							
7	6	5	4	3	2	1	0
USERID							
R/W							
0h							

Table 5-2855. USB_DWC3_GUID Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	USERID	R/W	0h	Application-programmable ID field.

5.27.2.190 USB_DWC3_GUCTL Register

5.27.2.190.1 USB_DWC3_GUCTL Register (Offset = C12Ch) [reset = 2008010h]

Global User Control Register.

Return to [Summary Table](#)

Table 5-2856. Instance Table

Instance Name	Physical Address
USB0	5391 C12Ch

Figure 5-1408. USB_DWC3_GUCTL Name Register

31	30	29	28	27	26	25	24
REFCLKPER							
R/W							
8h							
23	22	21	20	19	18	17	16
REFCLKPER		NOEXTRDL	PSQEXTRRESSP			SPRSCTRLTR ANSEN	RESBWHSEPS
R/W		R/W	R/W			R/W	R/W
8h		0h	0h			0h	0h
15	14	13	12	11	10	9	8
CMDEVADDR	USBHSTINAUT ORETRYEN	ENOVERLAPC HK	EXTCAPSUPT EN	INSRTEXTFRFS BODL	DTCT		DTFT
R/W	R/W	R/W	R/W	R/W	R/W		R/W
1h	0h	0h	0h	0h	0h		10h
7	6	5	4	3	2	1	0
DTFT							
R/W							
10h							

Table 5-2857. USB_DWC3_GUCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	REFCLKPER	R/W	8h	Feature not implemented, do not change reset value.
21	NOEXTRDL	R/W	0h	No Extra Delay between SOF and the 1st packet [when host]
20:18	PSQEXTRRESSP	R/W	0h	Protocol Status Queue Extra Reserved Space [Debug only]. Additional space in the PSQ reserved before the USB3 protocol transaction layer [U3PTL] initiates a new USB transaction and burst beats.
17	SPRSCTRLTRANSEN	R/W	0h	Sparse Control Transaction Enable. Valid in host mode only [any speed].
16	RESBWHSEPS	R/W	0h	Reserving [more] Bandwidth for HS Periodic EPs. Valid in host mode only.
15	CMDEVADDR	R/W	1h	Compliance Mode for Device Address. Valid in host mode only.
14	USBHSTINAUTORETRYEN	R/W	0h	Host IN Auto Retry Enable: host core behaviour upon data packet CRC errors or internal overrun scenarios in non-isochronous IN transfers.
13	ENOVERLAPCHK	R/W	0h	Enable Check for LFPS Overlap During Remote U1/U2/U3 Exit
12	EXTCAPSUPTEN	R/W	0h	External Extended Capability Support Enable
11	INSRTEXTFRFSBODL	R/W	0h	Insert Extra Delay Between FS Bulk OUT Transactions
10:9	DTCT	R/W	0h	Device Timeout Coarse Tuning: time the host waits for a response from device before timeout. Coarse setting.

Table 5-2857. USB_DWC3_GUCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
8:0	DTFT	R/W	10h	Device Timeout Fine Tuning: time the host waits for a response from device before timeout. Fine setting. Timer runs on the 125 MHz clock [8 ns period], timeout is $DTFT * 256 * 8 \text{ ns} \approx DTFT * 2 \text{ us}$. Don't care unless DTCT=0

5.27.2.191 USB_DWC3_GBUSERRADDRLO Register
5.27.2.191.1 USB_DWC3_GBUSERRADDRLO Register (Offset = C130h) [reset = 0h]

Global Bus Error (non-precise) Address, LSbits: Base address of the first system bus DMA transfer that got a bus error. Note that each DMA transfer can contain several bursts, each spanning several addresses. Valid when GSTS.BusErrAddrVld=1. Cleared upon core reset.

Return to [Summary Table](#)

Table 5-2858. Instance Table

Instance Name	Physical Address
USB0	5391 C130h

Figure 5-1409. USB_DWC3_GBUSERRADDRLO Name Register

31	30	29	28	27	26	25	24
BUSERRADDRLO							
R							
0h							
23	22	21	20	19	18	17	16
BUSERRADDRLO							
R							
0h							
15	14	13	12	11	10	9	8
BUSERRADDRLO							
R							
0h							
7	6	5	4	3	2	1	0
BUSERRADDRLO							
R							
0h							

Table 5-2859. USB_DWC3_GBUSERRADDRLO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BUSERRADDRLO	R	0h	BUSERRADDR[31:0]

5.27.2.192 USB_DWC3_GBUSERRADDRHI Register

5.27.2.192.1 USB_DWC3_GBUSERRADDRHI Register (Offset = C134h) [reset = 0h]

Global Bus Error (non-precise) Address, MSbits: Base address of the first system bus DMA transfer that got a bus error. Note that each DMA transfer can contain several bursts, each spanning several addresses. Valid when GSTS.BusErrAddrVld=1. Cleared upon core reset.

Return to [Summary Table](#)

Table 5-2860. Instance Table

Instance Name	Physical Address
USB0	5391 C134h

Figure 5-1410. USB_DWC3_GBUSERRADDRHI Name Register

31	30	29	28	27	26	25	24
BUSERRADDRHI							
R							
0h							
23	22	21	20	19	18	17	16
BUSERRADDRHI							
R							
0h							
15	14	13	12	11	10	9	8
BUSERRADDRHI							
R							
0h							
7	6	5	4	3	2	1	0
BUSERRADDRHI							
R							
0h							

Table 5-2861. USB_DWC3_GBUSERRADDRHI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BUSERRADDRHI	R	0h	BUSERRADDR[63:32]

5.27.2.193 USB_DWC3_GPRTBIMAPLO Register
5.27.2.193.1 USB_DWC3_GPRTBIMAPLO Register (Offset = C138h) [reset = 0h]

Global Port-to-SS USB Instance Mapping, low bits [31:0].

 Return to [Summary Table](#)
Table 5-2862. Instance Table

Instance Name	Physical Address
USB0	5391 C138h

Figure 5-1411. USB_DWC3_GPRTBIMAPLO Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				BINUM1			
R				R/W			
0h				0h			

Table 5-2863. USB_DWC3_GPRTBIMAPLO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	R	0h	Reserved
3:0	BINUM1	R/W	0h	SS USB Instance Number for Port number 1. Application-programmable ID field.

5.27.2.194 USB_DWC3_GPRTBIMAPHI Register

5.27.2.194.1 USB_DWC3_GPRTBIMAPHI Register (Offset = C13Ch) [reset = 0h]

Global Port-to-SS USB Instance Mapping, high bits [63:32].

Return to [Summary Table](#)

Table 5-2864. Instance Table

Instance Name	Physical Address
USB0	5391 C13Ch

Figure 5-1412. USB_DWC3_GPRTBIMAPHI Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2865. USB_DWC3_GPRTBIMAPHI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	R	0h	Reserved

5.27.2.195 USB_DWC3_GHWPARAMS0 Register

5.27.2.195.1 USB_DWC3_GHWPARAMS0 Register (Offset = C140h) [reset = 402040CAh]

Global hardware parameters #0

Return to [Summary Table](#)

Table 5-2866. Instance Table

Instance Name	Physical Address
USB0	5391 C140h

Figure 5-1413. USB_DWC3_GHWPARAMS0 Name Register

31	30	29	28	27	26	25	24
DWC_USB3_AWIDTH							
R							
40h							
23	22	21	20	19	18	17	16
DWC_USB3_SDWIDTH							
R							
20h							
15	14	13	12	11	10	9	8
DWC_USB3_MDWIDTH							
R							
40h							
7	6	5	4	3	2	1	0
DWC_USB3_SBUS_TYPE		DWC_USB3_MBUS_TYPE			DWC_USB3_MODE		
R		R			R		
3h		1h			2h		

Table 5-2867. USB_DWC3_GHWPARAMS0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	DWC_USB3_AWIDTH	R	40h	Global hardware configuration parameter DWC_USB3_AWIDTH: [Master] Address Width [in bits]
23:16	DWC_USB3_SDWIDTH	R	20h	Global hardware configuration parameter DWC_USB3_SDWIDTH: Target Data Width [in bits]
15:8	DWC_USB3_MDWIDTH	R	40h	Global hardware configuration parameter DWC_USB3_MDWIDTH: Master Data Width [in bits]
7:6	DWC_USB3_SBUS_TYPE	R	3h	Global hardware configuration parameter DWC_USB3_SBUS_TYPE: [System bus] Target type
5:3	DWC_USB3_MBUS_TYPE	R	1h	Global hardware configuration parameter DWC_USB3_MBUS_TYPE: [System bus] Master type
2:0	DWC_USB3_MODE	R	2h	Global hardware configuration parameter DWC_USB3_MODE

5.27.2.196 USB_DWC3_GHWPARAMS1 Register

5.27.2.196.1 USB_DWC3_GHWPARAMS1 Register (Offset = C144h) [reset = 81E2493Bh]

Global hardware parameters #1

Return to [Summary Table](#)

Table 5-2868. Instance Table

Instance Name	Physical Address
USB0	5391 C144h

Figure 5-1414. USB_DWC3_GHWPARAMS1 Name Register

31	30	29	28	27	26	25	24
RESERVED	DWC_USB3_RM_OPT_FEATURES	RESERVED1	DWC_USB3_RAM_BUS_CLKS_SYNC	DWC_USB3_MAC_RAM_CLKS_SYNC	DWC_USB3_MAC_PHY_CLKS_SYNC	DWC_USB3_EN_PWROPT	
R	R	R	R	R	R	R	
1h	0h	0h	0h	0h	0h	1h	
23	22	21	20	19	18	17	16
DWC_USB3_SPRAM_TYP	DWC_USB3_NUM_RAMS		DWC_USB3_DEVICE_NUM_INT				
R	R		R				
1h	3h		4h				
15	14	13	12	11	10	9	8
DWC_USB3_DEVICE_NUM_INT	DWC_USB3_ASPACEWIDTH			DWC_USB3_REQINFOWIDTH			DWC_USB3_DATAINFOWIDTH
R	R			R			R
4h	4h			4h			4h
7	6	5	4	3	2	1	0
DWC_USB3_DATAINFOWIDTH		DWC_USB3_BURSTWIDTH			DWC_USB3_IDWIDTH		
R		R			R		
4h		7h			3h		

Table 5-2869. USB_DWC3_GHWPARAMS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	R	1h	Reserved
30	DWC_USB3_RM_OPT_FEATURES	R	0h	Global hardware configuration parameter DWC_USB3_RM_OPT_FEATURES: Remove Optional Features
29	RESERVED1	R	0h	Reserved
28	DWC_USB3_RAM_BUS_CLKS_SYNC	R	0h	Global hardware configuration parameter DWC_USB3_RAM_BUS_CLKS_SYNC: RAM vs. BUS clocks synchronous?
27	DWC_USB3_MAC_RAM_CLKS_SYNC	R	0h	Global hardware configuration parameter DWC_USB3_MAC_RAM_CLKS_SYNC: MAC vs. RAM clocks synchronous?
26	DWC_USB3_MAC_PHY_CLKS_SYNC	R	0h	Global hardware configuration parameter DWC_USB3_MAC_PHY_CLKS_SYNC: MAC vs. PHY clocks synchronous?
25:24	DWC_USB3_EN_PWROPT	R	1h	Global hardware configuration parameter DWC_USB3_EN_PWROPT: Power optimization
23	DWC_USB3_SPRAM_TYP	R	1h	Global hardware configuration parameter DWC_USB3_SPRAM_TYP
22:21	DWC_USB3_NUM_RAMS	R	3h	Global hardware configuration parameter DWC_USB3_NUM_RAMS: Number of internal RAMs

Table 5-2869. USB_DWC3_GHWPARAMS1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20:15	DWC_USB3_DEVICE_NUM_INT	R	4h	Global hardware configuration parameter DWC_USB3_DEVICE_NUM_INT: Number of interrupts [and event buffers] in device mode
14:12	DWC_USB3_ASPACEWIDTH	R	4h	Global hardware configuration parameter DWC_USB3_ASPACEWIDTH
11:9	DWC_USB3_REQINFOWIDTH	R	4h	Global hardware configuration parameter DWC_USB3_REQINFOWIDTH
8:6	DWC_USB3_DATAINFOWIDTH	R	4h	Global hardware configuration parameter DWC_USB3_DATAINFOWIDTH
5:3	DWC_USB3_BURSTWIDTH	R	7h	Global hardware configuration parameter DWC_USB3_BURSTWIDTH minus one, fixed to 8-1=7
2:0	DWC_USB3_IDWIDTH	R	3h	Global hardware configuration parameter DWC_USB3_IDWIDTH minus 1. Note: Sets only the master port's ID width. Target ID width is set by non-readable DWC_USB3_SIDWIDTH

5.27.2.197 USB_DWC3_GHWPARAMS2 Register

5.27.2.197.1 USB_DWC3_GHWPARAMS2 Register (Offset = C148h) [reset = 0h]

Global hardware parameters #2

Return to [Summary Table](#)

Table 5-2870. Instance Table

Instance Name	Physical Address
USB0	5391 C148h

Figure 5-1415. USB_DWC3_GHWPARAMS2 Name Register

31	30	29	28	27	26	25	24
DWC_USB3_USERID							
R							
0h							
23	22	21	20	19	18	17	16
DWC_USB3_USERID							
R							
0h							
15	14	13	12	11	10	9	8
DWC_USB3_USERID							
R							
0h							
7	6	5	4	3	2	1	0
DWC_USB3_USERID							
R							
0h							

Table 5-2871. USB_DWC3_GHWPARAMS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DWC_USB3_USERID	R	0h	Global hardware configuration parameter DWC_USB3_USERID

5.27.2.198 USB_DWC3_GHWPARAMS3 Register

5.27.2.198.1 USB_DWC3_GHWPARAMS3 Register (Offset = C14Ch) [reset = 10420085h]

Global hardware parameters #3

Return to [Summary Table](#)**Table 5-2872. Instance Table**

Instance Name	Physical Address
USB0	5391 C14Ch

Figure 5-1416. USB_DWC3_GHWPARAMS3 Name Register

31	30	29	28	27	26	25	24
RESERVED1	DWC_USB3_CACHE_TOTAL_XFER_RESOURCES						
R	R						
0h	20h						
23	22	21	20	19	18	17	16
DWC_USB3_CACHE_TOTAL_XFER_RESOURCES	DWC_USB3_NUM_IN_EPS					DWC_USB3_NUM_EPS	
R	R					R	
20h	10h					20h	
15	14	13	12	11	10	9	8
DWC_USB3_NUM_EPS				DWC_USB3_ULPI_CARKIT	DWC_USB3_VENDOR_CTL_INTERFACE	RESERVED	
R				R	R	R	
20h				0h	0h	0h	
7	6	5	4	3	2	1	0
DWC_USB3_HSPHY_DWIDTH	DWC_USB3_FSPHY_INTERFACE		DWC_USB3_HSPHY_INTERFACE		DWC_USB3_SSPHY_INTERFACE		
R	R		R		R		
2h	0h		1h		1h		

Table 5-2873. USB_DWC3_GHWPARAMS3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED1	R	0h	Reserved
30:23	DWC_USB3_CACHE_TOTAL_XFER_RESOURCES	R	20h	Global hardware configuration parameter DWC_USB3_NUM_CACHE_TOTAL_XFER_RESOURCES: Cache total transfer resources
22:18	DWC_USB3_NUM_IN_EPS	R	10h	Global hardware configuration parameter DWC_USB3_NUM_IN_EPS: Number of IN endpoints, with EP0 counting as one.
17:12	DWC_USB3_NUM_EPS	R	20h	Global hardware configuration parameter DWC_USB3_NUM_EPS: Total number of endpoints [IN+OUT, with EP0 counting as 2 separate ones]
11	DWC_USB3_ULPI_CARKIT	R	0h	Global hardware configuration parameter DWC_USB3_ULPI_CARKIT: ULPI [optional] car-kit mode implementation
10	DWC_USB3_VENDOR_CTL_INTERFACE	R	0h	Global hardware configuration parameter DWC_USB3_VENDOR_CTL_INTERFACE: [UTMI] Vendor Control i/f implementation
9:8	RESERVED	R	0h	Reserved
7:6	DWC_USB3_HSPHY_DWIDTH	R	2h	Global hardware configuration parameter DWC_USB3_HSPHY_DWIDTH: HS PHY data width

Table 5-2873. USB_DWC3_GHWPARAMS3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	DWC_USB3_FSPHY_INTERFACE	R	0h	Global hardware configuration parameter DWC_USB3_FSPHY_INTERFACE: Full [Low]-Speed [serial] PHY interface
3:2	DWC_USB3_HSPHY_INTERFACE	R	1h	Global hardware configuration parameter DWC_USB3_HSPHY_INTERFACE: High-speed PHY interface
1:0	DWC_USB3_SSPHY_INTERFACE	R	1h	Global hardware configuration parameter DWC_USB3_SSPHY_INTERFACE: Super Speed PHY interface.

5.27.2.199 USB_DWC3_GHWPARAMS4 Register
5.27.2.199.1 USB_DWC3_GHWPARAMS4 Register (Offset = C150h) [reset = 48A22004h]

Global hardware parameters #4

 Return to [Summary Table](#)
Table 5-2874. Instance Table

Instance Name	Physical Address
USB0	5391 C150h

Figure 5-1417. USB_DWC3_GHWPARAMS4 Name Register

31	30	29	28	27	26	25	24
DWC_USB3_BMU_LSP_DEPTH				DWC_USB3_BMU_PTL_DEPTH			
R				R			
4h				8h			
23	22	21	20	19	18	17	16
DWC_USB3_EN_ISOC_SUPT	RESERVED1	DWC_USB3_EXT_BUFF_CONTROL	DWC_USB3_NUM_SS_USB_INSTANCES			DWC_USB3_HIBER_SCRATCHBUFS	
R	R	R	R			R	
1h	0h	1h	1h			1h	
15	14	13	12	11	10	9	8
DWC_USB3_HIBER_SCRATCHBUFS				RESERVED			
R				R			
1h				0h			
7	6	5	4	3	2	1	0
RESERVED		DWC_USB3_CACHE_TRBS_PER_TRANSFER					
R		R					
0h		4h					

Table 5-2875. USB_DWC3_GHWPARAMS4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	DWC_USB3_BMU_LSP_DEPTH	R	4h	Global hardware configuration parameter DWC_USB3_BMU_LSP_DEPTH: Bus Management Unit / List Processor buffer depth
27:24	DWC_USB3_BMU_PTL_DEPTH	R	8h	Global hardware configuration parameter DWC_USB3_BMU_PTL_DEPTH: Bus Management Unit / Protocol Transaction Layer buffer depth
23	DWC_USB3_EN_ISOC_SUPT	R	1h	Global hardware configuration parameter DWC_USB3_EN_ISOC_SUPT: Enable Isochronous Support
22	RESERVED1	R	0h	Reserved
21	DWC_USB3_EXT_BUFF_CONTROL	R	1h	Global hardware configuration parameter DWC_USB3_EXT_BUFF_CONTROL: External Buffer Control
20:17	DWC_USB3_NUM_SS_USB_INSTANCES	R	1h	Global hardware configuration parameter DWC_USB3_NUM_SS_USB_INSTANCES: Number of [independent] SS USB schedulers
16:13	DWC_USB3_HIBER_SCRATCHBUFS	R	1h	Global hardware configuration parameter DWC_USB3_HIBER_SCRATCHBUFS: Number of 4kbyte buffers required in system memory to store context during hibernation. Don't care since hibernation is not enabled.
12:6	RESERVED	R	0h	Reserved
5:0	DWC_USB3_CACHE_TRBS_PER_TRANSFER	R	4h	Global hardware configuration parameter DWC_USB3_CACHE_TRBS_PER_TRANSFER

5.27.2.200 USB_DWC3_GHWPARAMS5 Register

5.27.2.200.1 USB_DWC3_GHWPARAMS5 Register (Offset = C154h) [reset = 4202088h]

Global hardware parameters #5

Return to [Summary Table](#)

Table 5-2876. Instance Table

Instance Name	Physical Address
USB0	5391 C154h

Figure 5-1418. USB_DWC3_GHWPARAMS5 Name Register

31	30	29	28	27	26	25	24
RESERVED				DWC_USB3_DFQ_FIFO_DEPTH			
R				R			
0h				10h			
23	22	21	20	19	18	17	16
DWC_USB3_DFQ_FIFO_DEPTH		DWC_USB3_DWQ_FIFO_DEPTH					
R		R					
10h		20h					
15	14	13	12	11	10	9	8
DWC_USB3_TXQ_FIFO_DEPTH						DWC_USB3_RXQ_FIFO_DEPTH	
R						R	
8h						8h	
7	6	5	4	3	2	1	0
DWC_USB3_RXQ_FIFO_DEPTH				DWC_USB3_BMU_BUSGM_DEPTH			
R				R			
8h				8h			

Table 5-2877. USB_DWC3_GHWPARAMS5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:28	RESERVED	R	0h	Reserved
27:22	DWC_USB3_DFQ_FIFO_DEPTH	R	10h	Global hardware configuration parameter DWC_USB3_DFQ_FIFO_DEPTH
21:16	DWC_USB3_DWQ_FIFO_DEPTH	R	20h	Global hardware configuration parameter DWC_USB3_DWQ_FIFO_DEPTH
15:10	DWC_USB3_TXQ_FIFO_DEPTH	R	8h	Global hardware configuration parameter DWC_USB3_TXQ_FIFO_DEPTH
9:4	DWC_USB3_RXQ_FIFO_DEPTH	R	8h	Global hardware configuration parameter DWC_USB3_RXQ_FIFO_DEPTH
3:0	DWC_USB3_BMU_BUSGM_DEPTH	R	8h	Global hardware configuration parameter DWC_USB3_BMU_BUSGM_DEPTH

5.27.2.201 USB_DWC3_GHWPARAMS6 Register

5.27.2.201.1 USB_DWC3_GHWPARAMS6 Register (Offset = C158h) [reset = 8800C20h]

Global hardware parameters #6

Return to [Summary Table](#)

Table 5-2878. Instance Table

Instance Name	Physical Address
USB0	5391 C158h

Figure 5-1419. USB_DWC3_GHWPARAMS6 Name Register

31	30	29	28	27	26	25	24
DWC_USB3_RAM0_DEPTH							
R							
880h							
23	22	21	20	19	18	17	16
DWC_USB3_RAM0_DEPTH							
R							
880h							
15	14	13	12	11	10	9	8
BUSFLTRSSUP PORT	BCSUPPORT	OTGSSSUPPO RT	ADPSUPPORT	HNPSUPPORT	SRPSUPPORT	RESERVED1	
R	R	R	R	R	R	R	
0h	0h	0h	0h	1h	1h	0h	
7	6	5	4	3	2	1	0
DWC_USB3_E N_FPGA	RESERVED	DWC_USB3_PSQ_FIFO_DEPTH					
R	R	R					
0h	0h	20h					

Table 5-2879. USB_DWC3_GHWPARAMS6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DWC_USB3_RAM0_DEP TH	R	880h	Depth of RAM#0, in 64-bit words. RAM0 contains descriptor cache and MMR.
15	BUSFLTRSSUPPORT	R	0h	Filtering [debounce] on OTG UTMI+ inputs [iddig,vbusvalid,avalid,bvalid,sessend]. Reflects DWC_USB3_EN_OTG_FILTERS.
14	BCSUPPORT	R	0h	Battery Charger detection [ACA = Accessory Charger Adapter] support implemented internally. Reflects DWC_USB3_EN_BC. Note: Support can also be provided OUTSIDE the controller.
13	OTGSSSUPPORT	R	0h	OTG SuperSpeed support [aka OTG3.0]
12	ADPSUPPORT	R	0h	OTG2.0 ADP [Attach Detection Protocol] support implemented internally. Reflects DWC_USB3_EN_ADP. Note: Support can also be provided OUTSIDE the controller.
11	HNPSUPPORT	R	1h	OTG2.0 HNP [Host Negotiation Protocol] support. Set when in DRD mode.
10	SRPSUPPORT	R	1h	OTG2.0 SRP [Session Request Protocol] support.
9:8	RESERVED1	R	0h	Reserved
7	DWC_USB3_EN_FPGA	R	0h	Global hardware configuration parameter DWC_USB3_EN_FPGA
6	RESERVED	R	0h	Reserved
5:0	DWC_USB3_PSQ_FIFO_ DEPTH	R	20h	Global hardware configuration parameter DWC_USB3_PSQ_FIFO_DEPTH

5.27.2.202 USB_DWC3_GHWPARAMS7 Register

5.27.2.202.1 USB_DWC3_GHWPARAMS7 Register (Offset = C15Ch) [reset = 3401700h]

Global hardware parameters #7

Return to [Summary Table](#)

Table 5-2880. Instance Table

Instance Name	Physical Address
USB0	5391 C15Ch

Figure 5-1420. USB_DWC3_GHWPARAMS7 Name Register

31	30	29	28	27	26	25	24
DWC_USB3_RAM2_DEPTH							
R							
340h							
23	22	21	20	19	18	17	16
DWC_USB3_RAM2_DEPTH							
R							
340h							
15	14	13	12	11	10	9	8
DWC_USB3_RAM1_DEPTH							
R							
1700h							
7	6	5	4	3	2	1	0
DWC_USB3_RAM1_DEPTH							
R							
1700h							

Table 5-2881. USB_DWC3_GHWPARAMS7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	DWC_USB3_RAM2_DEPTH	R	340h	Depth of RAM#2, in 64-bit words. RAM2 contains Rx FIFOs.
15:0	DWC_USB3_RAM1_DEPTH	R	1700h	Depth of RAM#1, in 64-bit words. RAM1 contains Tx FIFOs.

5.27.2.203 USB_DWC3_GDBGFIFOSPACE Register

5.27.2.203.1 USB_DWC3_GDBGFIFOSPACE Register (Offset = C160h) [reset = 420000h]

Global Debug FIFO / Queue Space Available.

Return to [Summary Table](#)

Table 5-2882. Instance Table

Instance Name	Physical Address
USB0	5391 C160h

Figure 5-1421. USB_DWC3_GDBGFIFOSPACE Name Register

31	30	29	28	27	26	25	24
SPACE_AVAILABLE							
R							
42h							
23	22	21	20	19	18	17	16
SPACE_AVAILABLE							
R							
42h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
FIFOQUEUESELECT_PORTSELECT							
R/W							
0h							

Table 5-2883. USB_DWC3_GDBGFIFOSPACE Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	SPACE_AVAILABLE	R	42h	Space Available [in the selected FIFO / queue], 64-bit words
15:8	RESERVED	R	0h	Reserved
7:0	FIFOQUEUESELECT_PORTSELECT	R/W	0h	FIFO/Queue Select or port select. Default value, when indicated, is the space available when empty, i.e. the size of the FIFO/queue. PortSelect[3:0] selects the port number when accessing GDBGLTSSM register. FifoQueueSelect[7:0]: see below.

5.27.2.204 USB_DWC3_GDBGLTSSM Register

5.27.2.204.1 USB_DWC3_GDBGLTSSM Register (Offset = C164h) [reset = 10440h]

Global Debug LTSSM (Link Training Super-speed State Machine) Port number is defined by GDBGFIFOSPACE.PortSelect[3:0].

Return to [Summary Table](#)

Table 5-2884. Instance Table

Instance Name	Physical Address
USB0	5391 C164h

Figure 5-1422. USB_DWC3_GDBGLTSSM Name Register

31	30	29	28	27	26	25	24
RESERVED		RESERVED1			LTDBTIMEOUT	LTDBLINKSTATE	
R		R			R	R	
0h		0h			0h	0h	
23	22	21	20	19	18	17	16
LTDBLINKSTATE		LTDBSUBSTATE				ELASTICBUFFERMODE	TXELECIDLE
R		R				R	R
0h		0h				0h	1h
15	14	13	12	11	10	9	8
RXPOLARITY	TXDETRXLOOPBACK	LTDBPHYCMDSTATE			POWERDOWN		RXEQTRAIN
R	R	R			R		R
0h	0h	0h			2h		0h
7	6	5	4	3	2	1	0
TXDEEMPHASIS		LTDBCLKSTATE			TXSWING	RXTERMINATION	TXONESZEROS
R		R			R	R	R
1h		0h			0h	0h	0h

Table 5-2885. USB_DWC3_GDBGLTSSM Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED	R	0h	Reserved
29:27	RESERVED1	R	0h	Reserved
26	LTDBTIMEOUT	R	0h	LTSSM Debug Timeout
25:22	LTDBLINKSTATE	R	0h	LTSSM Debug: Link State
21:18	LTDBSUBSTATE	R	0h	LTSSM Debug: Link Sub-State. Note that the actual reset value [0x0] changes before the register can be read out.
17	ELASTICBUFFERMODE	R	0h	Debug PIPE Status: ElasticBufferMode
16	TXELECIDLE	R	1h	Debug PIPE Status: TxElecIdle
15	RXPOLARITY	R	0h	Debug PIPE Status: RxPolarity
14	TXDETRXLOOPBACK	R	0h	Debug PIPE Status: TxDetRxLoopback
13:11	LTDBPHYCMDSTATE	R	0h	LTSSM Debug Phy Command State.
10:9	POWERDOWN	R	2h	Debug PIPE Status: PowerDown
8	RXEQTRAIN	R	0h	Debug PIPE Status: RxEqTrain
7:6	TXDEEMPHASIS	R	1h	Debug PIPE Status: TxDeemphasis
5:3	LTDBCLKSTATE	R	0h	LTSSM Debug Clock State
2	TXSWING	R	0h	Debug PIPE Status: TxSwing
1	RXTERMINATION	R	0h	Debug PIPE Status: RxTermination

Table 5-2885. USB_DWC3_GDBGLTSSM Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TXONESZEROS	R	0h	Debug PIPE Status: TxOnesZeros

5.27.2.205 USB_DWC3_GDBGLNMCC Register

5.27.2.205.1 USB_DWC3_GDBGLNMCC Register (Offset = C168h) [reset = 0h]

Global Debug LNMCC (Link layer /MAC layer Control).

Return to [Summary Table](#)

Table 5-2886. Instance Table

Instance Name	Physical Address
USB0	5391 C168h

Figure 5-1423. USB_DWC3_GDBGLNMCC Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							LNMCC_BERC
R							R
0h							0h
7	6	5	4	3	2	1	0
LNMCC_BERC							
R							
0h							

Table 5-2887. USB_DWC3_GDBGLNMCC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:9	RESERVED	R	0h	Reserved
8:0	LNMCC_BERC	R	0h	LNMCC Bit Error Rate Count: BER information for port selected in GDBGFIFOSPACE.PortSelect

5.27.2.206 USB_DWC3_GDBGBMU Register

5.27.2.206.1 USB_DWC3_GDBGBMU Register (Offset = C16Ch) [reset = 0h]

Global Debug BMU (Buffer Management Unit).

Return to [Summary Table](#)

Table 5-2888. Instance Table

Instance Name	Physical Address
USB0	5391 C16Ch

Figure 5-1424. USB_DWC3_GDBGBMU Name Register

31	30	29	28	27	26	25	24
BMU_BCU							
R							
0h							
23	22	21	20	19	18	17	16
BMU_BCU							
R							
0h							
15	14	13	12	11	10	9	8
BMU_BCU							
R							
0h							
7	6	5	4	3	2	1	0
BMU_DCU				BMU_CCU			
R				R			
0h				0h			

Table 5-2889. USB_DWC3_GDBGBMU Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	BMU_BCU	R	0h	BMU Bus Control Unit: Debug information
7:4	BMU_DCU	R	0h	BMU Datapath Control Unit: Debug information
3:0	BMU_CCU	R	0h	BMU Control-path Control Unit: Debug information

5.27.2.207 USB_DWC3_GDBGLSPMUX Register

5.27.2.207.1 USB_DWC3_GDBGLSPMUX Register (Offset = C170h) [reset = 0h]

Global Debug LSP MUX, for internal use only.

Return to [Summary Table](#)

Table 5-2890. Instance Table

Instance Name	Physical Address
USB0	5391 C170h

Figure 5-1425. USB_DWC3_GDBGLSPMUX Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1		TRACEPORTMUXSEL					
R		R/W					
0h		0h					
15	14	13	12	11	10	9	8
RESERVED		HOSTSELECT					
R		R/W					
0h		0h					
7	6	5	4	3	2	1	0
DEVSELECT				EPSELECT			
R/W				R/W			
0h				0h			

Table 5-2891. USB_DWC3_GDBGLSPMUX Register Field Descriptions

Bit	Field	Type	Reset	Description
31:22	RESERVED1	R	0h	Reserved
21:16	TRACEPORTMUXSEL	R/W	0h	Select the 64-bit analyzer trace vector. Not sensitive to warm reset [ie including software reset], only to power-on reset.
15:14	RESERVED	R	0h	Reserved
13:8	HOSTSELECT	R/W	0h	Host LSP Select[13:8]. Valid only in Host mode.
7:4	DEVSELECT	R/W	0h	Host LSP Select[7:4] in Host mode. Device LSP Select in Device mode
3:0	EPSELECT	R/W	0h	Host LSP Select[3:0] in Host mode. Device LSP Select in Device mode

5.27.2.208 USB_DWC3_GDBGLSP Register

5.27.2.208.1 USB_DWC3_GDBGLSP Register (Offset = C174h) [reset = 0h]

Global Debug LSP, for internal use only.

Return to [Summary Table](#)

Table 5-2892. Instance Table

Instance Name	Physical Address
USB0	5391 C174h

Figure 5-1426. USB_DWC3_GDBGLSP Name Register

31	30	29	28	27	26	25	24
DEBUG							
R							
0h							
23	22	21	20	19	18	17	16
DEBUG							
R							
0h							
15	14	13	12	11	10	9	8
DEBUG							
R							
0h							
7	6	5	4	3	2	1	0
DEBUG							
R							
0h							

Table 5-2893. USB_DWC3_GDBGLSP Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DEBUG	R	0h	LSP debug information

5.27.2.209 USB_DWC3_GDBGEPINFO0 Register

5.27.2.209.1 USB_DWC3_GDBGEPINFO0 Register (Offset = C178h) [reset = 0h]

Global Debug Endpoint Information Register 0

Return to [Summary Table](#)

Table 5-2894. Instance Table

Instance Name	Physical Address
USB0	5391 C178h

Figure 5-1427. USB_DWC3_GDBGEPINFO0 Name Register

31	30	29	28	27	26	25	24
DEBUG							
R							
0h							
23	22	21	20	19	18	17	16
DEBUG							
R							
0h							
15	14	13	12	11	10	9	8
DEBUG							
R							
0h							
7	6	5	4	3	2	1	0
DEBUG							
R							
0h							

Table 5-2895. USB_DWC3_GDBGEPINFO0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DEBUG	R	0h	EP debug information

5.27.2.210 USB_DWC3_GDBGEPINFO1 Register
5.27.2.210.1 USB_DWC3_GDBGEPINFO1 Register (Offset = C17Ch) [reset = 0h]

Global Debug Endpoint Information Register 1

 Return to [Summary Table](#)
Table 5-2896. Instance Table

Instance Name	Physical Address
USB0	5391 C17Ch

Figure 5-1428. USB_DWC3_GDBGEPINFO1 Name Register

31	30	29	28	27	26	25	24
DEBUG							
R							
0h							
23	22	21	20	19	18	17	16
DEBUG							
R							
0h							
15	14	13	12	11	10	9	8
DEBUG							
R							
0h							
7	6	5	4	3	2	1	0
DEBUG							
R							
0h							

Table 5-2897. USB_DWC3_GDBGEPINFO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DEBUG	R	0h	EP debug information

5.27.2.211 USB_DWC3_GPRTBIMAP_HSLO Register

5.27.2.211.1 USB_DWC3_GPRTBIMAP_HSLO Register (Offset = C180h) [reset = 0h]

Global Port to USB Instance Mapping Register, High-Speed, low bits [31:0].

Return to [Summary Table](#)

Table 5-2898. Instance Table

Instance Name	Physical Address
USB0	5391 C180h

Figure 5-1429. USB_DWC3_GPRTBIMAP_HSLO Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				BINUM1			
R				R/W			
0h				0h			

Table 5-2899. USB_DWC3_GPRTBIMAP_HSLO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	R	0h	Reserved
3:0	BINUM1	R/W	0h	HS USB Instance Number for Port number 1. Application-programmable ID field.

5.27.2.212 USB_DWC3_GPRTBIMAP_HSHI Register

5.27.2.212.1 USB_DWC3_GPRTBIMAP_HSHI Register (Offset = C184h) [reset = 0h]

Global Port to USB Instance Mapping Register, High-Speed, high bits [63:32].

Return to [Summary Table](#)

Table 5-2900. Instance Table

Instance Name	Physical Address
USB0	5391 C184h

Figure 5-1430. USB_DWC3_GPRTBIMAP_HSHI Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2901. USB_DWC3_GPRTBIMAP_HSHI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	R	0h	Reserved

5.27.2.213 USB_DWC3_GPRTBIMAP_FSLO Register

5.27.2.213.1 USB_DWC3_GPRTBIMAP_FSLO Register (Offset = C188h) [reset = 0h]

Global Port to USB Instance Mapping Register, Full/low-Speed, low bits [31:0].

Return to [Summary Table](#)

Table 5-2902. Instance Table

Instance Name	Physical Address
USB0	5391 C188h

Figure 5-1431. USB_DWC3_GPRTBIMAP_FSLO Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				BINUM1			
R				R/W			
0h				0h			

Table 5-2903. USB_DWC3_GPRTBIMAP_FSLO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	R	0h	Reserved
3:0	BINUM1	R/W	0h	FS USB Instance Number for Port number 1. Application-programmable ID field.

5.27.2.214 USB_DWC3_GPRTBIMAP_FSHI Register
5.27.2.214.1 USB_DWC3_GPRTBIMAP_FSHI Register (Offset = C18Ch) [reset = 0h]

Global Port to USB Instance Mapping Register, Full/low-Speed, high bits [63:32].

 Return to [Summary Table](#)
Table 5-2904. Instance Table

Instance Name	Physical Address
USB0	5391 C18Ch

Figure 5-1432. USB_DWC3_GPRTBIMAP_FSHI Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-2905. USB_DWC3_GPRTBIMAP_FSHI Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	RESERVED	R	0h	Reserved

5.27.2.215 USB_DWC3_GUSB2PHYCFG Register

5.27.2.215.1 USB_DWC3_GUSB2PHYCFG Register (Offset = C200h) [reset = 2500h]

Global USB2 (UTMI/ULPI) PHY configuration.

Return to [Summary Table](#)

Table 5-2906. Instance Table

Instance Name	Physical Address
USB0	5391 C200h

Figure 5-1433. USB_DWC3_GUSB2PHYCFG Name Register

31	30	29	28	27	26	25	24
PHYSOFTTRST		RESERVED2					
R/W		R					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED2				RESERVEDNG			
R				R			
0h				0h			
15	14	13	12	11	10	9	8
RESERVEDNG	RESERVED1	USBTRDTIM				RESERVED	ENBLSLPM
R	R	R/W				R	R/W
0h	0h	9h				0h	1h
7	6	5	4	3	2	1	0
PHYSEL	SUSPHY	FSINTF	ULPI_UTMI_SE L	PHYIF	TOUTCAL		
R	R/W	R	R	R/W	R/W		
0h	0h	0h	0h	0h	0h		

Table 5-2907. USB_DWC3_GUSB2PHYCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PHYSOFTTRST	R/W	0h	PHY Soft Reset. Active-high, fully static software reset for UTMI USB2 transceiver.
30:19	RESERVED2	R	0h	Reserved
18:15	RESERVEDNG	R	0h	Reserved
14	RESERVED1	R	0h	Reserved
13:10	USBTRDTIM	R/W	9h	USB 2.0 Turnaround Time, in PHY clock cycles. Specifies the response time for a MAC request to the Packet FIFO Controller [PFC] to fetch data from the DFIFO [SPRAM].
9	RESERVED	R	0h	Reserved
8	ENBLSLPM	R/W	1h	Enable UTMI Sleep. Controls assertion of utmi_sleep_n, utmi_i1_suspend_n outputs to the PHY when in the L1 state.
7	PHYSEL	R	0h	PHY Select. [HS vs. serial]: Unused, since serial PHY is not supported.
6	SUSPHY	R/W	0h	Suspend enable for USB2.0 HS/FS/LS PHY [ULPI or UTMI]. Set to 1 only after core initialization is complete.
5	FSINTF	R	0h	Full-Speed Serial Interface Select. UNUSED.
4	ULPI_UTMI_SEL	R	0h	ULPI vs. UTMI+ Select
3	PHYIF	R/W	0h	PHY Interface. DO NOT USE. If UTMI+ is selected, configures 8- or 16-bit interface. If ULPI is selected, configures SDR or DDR mode.

Table 5-2907. USB_DWC3_GUSB2PHYCFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	TOUTCAL	R/W	0h	HS/FS Timeout Calibration. The number of PHY clocks, as indicated by the application in this field, is multiplied by a bit-time factor. This factor is added to the high-speed/full-speed interpacket timeout duration in the core to account for additional delays introduced by the PHY. This may be required, since the delay introduced by the PHY in generating the linestate condition may vary among PHYs. The USB standard timeout value for high-speed operation is 736 to 816 [inclusive] bit times. The USB standard timeout value for full-speed operation is 16 to 18 [inclusive] bit times. The application must program this field based on the speed of connection. The number of bit times added per PHY clock are: High-speed operation: 8 bit times per 60-MHz PHY clock cycle Full-speed operation: [depending on clock speed] 0.2 bit times per 60-MHz PHY clock cycle 0.25 bit times per 48-MHz PHY clock cycle

5.27.2.216 USB_DWC3_GUSB2PHYACC Register

5.27.2.216.1 USB_DWC3_GUSB2PHYACC Register (Offset = C280h) [reset = 0h]

Global USB2 PHY Access.

Return to [Summary Table](#)

Table 5-2908. Instance Table

Instance Name	Physical Address
USB0	5391 C280h

Figure 5-1434. USB_DWC3_GUSB2PHYACC Name Register

31	30	29	28	27	26	25	24
RESERVED					DISULPIDRVR	NEWREGREQ	VSTSDONE
R					R	R/W	R
0h					0h	0h	0h
23	22	21	20	19	18	17	16
VSTSBSY	REGWR	REGADDR					
R	R/W	R/W					
0h	0h	0h					
15	14	13	12	11	10	9	8
RESERVED1		EXTREGADDR					
R		R/W					
0h		0h					
7	6	5	4	3	2	1	0
REGDATA							
R/W							
0h							

Table 5-2909. USB_DWC3_GUSB2PHYACC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RESERVED	R	0h	Reserved
26	DISULPIDRVR	R	0h	Disable ULPI Drivers, for carkit mode. Auto-cleared. NOT USED.
25	NEWREGREQ	R/W	0h	New Register Request. Auto-cleared.
24	VSTSDONE	R	0h	VStatus Done
23	VSTSBSY	R	0h	VStatus Busy
22	REGWR	R/W	0h	Register Write
21:16	REGADDR	R/W	0h	Register Address. ULPI PHY register address for immediate PHY Register Set access. Set to 6h2F for Extended PHY Register Set access.
15:14	RESERVED1	R	0h	Reserved
13:8	EXTREGADDR	R/W	0h	ULPI: PHY extended register address. UTMI+: unused
7:0	REGDATA	R/W	0h	Register Data [read and write data]

5.27.2.217 USB_DWC3_GUSB3PIPECTL Register
5.27.2.217.1 USB_DWC3_GUSB3PIPECTL Register (Offset = C2C0h) [reset = C0002h]

Global USB3 PIPE Control.

Return to [Summary Table](#)
Table 5-2910. Instance Table

Instance Name	Physical Address
USB0	5391 C2C0h

Figure 5-1435. USB_DWC3_GUSB3PIPECTL Name Register

31	30	29	28	27	26	25	24
PHYSOFTTRST	RESERVED2	U2SSINACTP3OK	DISRXDETP3	UX_EXIT_IN_PX	PING_ENHANCEMENT_EN	U1U2EXITFAIL_TO_RECOV	REQUEST_P1P2P3
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
STARTRXDET U3RXDET	DISRXDETU3RXDET	P1P2P3DELAY			DELAYP0TOP1P2P3	SUSPENDENABLE	DATWIDTH
R/W	R/W	R/W			R/W	R/W	R
0h	0h	1h			1h	0h	0h
15	14	13	12	11	10	9	8
DATWIDTH	ABORTRXDETI NU2	SKIPRXDET	LFPSP0ALGN	P3P2TRANOK	P3EXSIGP2	LFPSFILT	RXDETPOLLIN GDELAYDIS
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED	TXSWING	TXMARGIN			TXDEEMPHASIS		ELASTICBUFFER MODE
R	R/W	R/W			R/W		R/W
0h	0h	0h			1h		0h

Table 5-2911. USB_DWC3_GUSB3PIPECTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PHYSOFTTRST	R/W	0h	PHY Soft Reset. Active-high, fully static software reset for PIPE USB3 transceiver. Recommendation is to use the core's SW reset instead, or simultaneously.
30	RESERVED2	R	0h	Reserved
29	U2SSINACTP3OK	R/W	0h	Use mode P3 for U2/SSinactive states
28	DISRXDETP3	R/W	0h	Disabled Rx Detection in P3 mode [in the PHY]
27	UX_EXIT_IN_PX	R/W	0h	Workaround for SS PHY injecting a glitch on RxElecIdle while receiving Ux exit LFPS, and PowerDown change is in progress.
26	PING_ENHANCEMENT_EN	R/W	0h	Ping Enhancement Enable: Extended downstream port U1 ping receive timeout. Invalid for Upstream port.
25	U1U2EXITFAIL_TO_RECOV	R/W	0h	Enhancement to prevent interoperability issue in case of incorrect LFPS handshake by the remote link.
24	REQUEST_P1P2P3	R/W	0h	Control the systematic request of P1/P2/P3 for U1/U2/U3
23	STARTRXDETU3RXDET	R/W	0h	Manual control for periodic Rx detection required in U3 and Rx.Detect, host mode.
22	DISRXDETU3RXDET	R/W	0h	Disable the HW-scheduled periodic Rx detection required in U3 and SS.Disabled, for host mode.
21:19	P1P2P3DELAY	R/W	1h	If DelayP0toP1P2P3=1, delays the transition to P1/P2/P3 when entering U1/U2/U3 until P1P2P3Delay*8b10b errors occur, or RxValid=0 on PIPE.

Table 5-2911. USB_DWC3_GUSB3PIPECTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18	DELAYP0TOP1P2P3	R/W	1h	Delay PHY change from P0 to P1/P2/P3 when link state changes from U0 to U1/U2/U3, respectively.
17	SUSPENDENABLE	R/W	0h	Suspend Enable for USB3.0 SS PHY. Set to 1 only after core initialization is complete.
16:15	DATWIDTH	R	0h	PIPE Data Width [input from phy: refer to PIPE standard]. Field updated to the input's value immediately after reset.
14	ABORTRXDETINU2	R/W	0h	Abort Rx Detect in U2. For Downstream port only.
13	SKIPRXDET	R/W	0h	Skip Rx Detect. When set, the core skips Rx Detection if pipe signal "RxElecdle" is low. Skip is defined as waiting for the appropriate timeout, then repeating the operation.
12	LFPS0ALGN	R/W	0h	LFPS P0 Align. When set to 1: The core deasserts LFPS transmission on the clock edge that it requests Phy power state 0 when exiting U1, U2, or U3 low power states. Otherwise, LFPS transmission is asserted one clock earlier. - The core requests symbol transmission two pipe_rx_pclks periods after The Phy asserts PhyStatus as a result of The Phy switching from Q1 or Q2 state to P0 state.
11	P3P2TRANOK	R/W	0h	P3-to-P2 Transitions OK
10	P3EXSIGP2	R/W	0h	PHY power state behaviour upon U3 exit handshake.
9	LFPSFILT	R/W	0h	LFPS Filter. When set, filter LFPS reception with pipe "RxValid" signal in PHY power state P0, that is, ignore LFPS reception from the PHY unless both pipe signals "RxElecdle" and "RxValid" are deasserted.
8	RXDETPOLLINGDELAYDIS	R/W	0h	Disable 400us delay from Rx.Detect to Polling.LFPS
7	RESERVED	R	0h	Reserved
6	TXSWING	R/W	0h	Tx Swing [output to phy: refer to PIPE standard]
5:3	TXMARGIN	R/W	0h	Tx Margin[2:0] [output to phy: refer to PIPE standard]
2:1	TXDEEMPHASIS	R/W	1h	Tx Deemphasis [output to phy: refer to PIPE standard]. The value driven to the PHY is controlled by the LTSSM during USB3 Compliance mode.
0	ELASTICBUFFERMODE	R/W	0h	Elastic Buffer Mode [output to phy: refer to PIPE standard]

5.27.2.218 USB_DWC3_GTXFIFOSIZ0 Register

5.27.2.218.1 USB_DWC3_GTXFIFOSIZ0 Register (Offset = C300h) [reset = 42h]

Global Transmit FIFO Size #0: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2912. Instance Table

Instance Name	Physical Address
USB0	5391 C300h

Figure 5-1436. USB_DWC3_GTXFIFOSIZ0 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
42h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
42h							

Table 5-2913. USB_DWC3_GTXFIFOSIZ0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	0h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	42h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.219 USB_DWC3_GTXFIFOSIZ1 Register

5.27.2.219.1 USB_DWC3_GTXFIFOSIZ1 Register (Offset = C304h) [reset = 420184h]

Global Transmit FIFO Size #1: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2914. Instance Table

Instance Name	Physical Address
USB0	5391 C304h

Figure 5-1437. USB_DWC3_GTXFIFOSIZ1 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
42h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
42h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2915. USB_DWC3_GTXFIFOSIZ1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	42h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.220 USB_DWC3_GTXFIFOSIZ2 Register
5.27.2.220.1 USB_DWC3_GTXFIFOSIZ2 Register (Offset = C308h) [reset = 1C60184h]

Global Transmit FIFO Size #2: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)
Table 5-2916. Instance Table

Instance Name	Physical Address
USB0	5391 C308h

Figure 5-1438. USB_DWC3_GTXFIFOSIZ2 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
1C6h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
1C6h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2917. USB_DWC3_GTXFIFOSIZ2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	1C6h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.221 USB_DWC3_GTXFIFOSIZ3 Register

5.27.2.221.1 USB_DWC3_GTXFIFOSIZ3 Register (Offset = C30Ch) [reset = 34A0184h]

Global Transmit FIFO Size #3: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2918. Instance Table

Instance Name	Physical Address
USB0	5391 C30Ch

Figure 5-1439. USB_DWC3_GTXFIFOSIZ3 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
34Ah							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
34Ah							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2919. USB_DWC3_GTXFIFOSIZ3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	34Ah	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.222 USB_DWC3_GTXFIFOSIZ4 Register
5.27.2.222.1 USB_DWC3_GTXFIFOSIZ4 Register (Offset = C310h) [reset = 4CE0184h]

Global Transmit FIFO Size #4: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)
Table 5-2920. Instance Table

Instance Name	Physical Address
USB0	5391 C310h

Figure 5-1440. USB_DWC3_GTXFIFOSIZ4 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
4CEh							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
4CEh							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2921. USB_DWC3_GTXFIFOSIZ4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	4CEh	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.223 USB_DWC3_GTXFIFOSIZ5 Register

5.27.2.223.1 USB_DWC3_GTXFIFOSIZ5 Register (Offset = C314h) [reset = 6520184h]

Global Transmit FIFO Size #5: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2922. Instance Table

Instance Name	Physical Address
USB0	5391 C314h

Figure 5-1441. USB_DWC3_GTXFIFOSIZ5 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
652h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
652h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2923. USB_DWC3_GTXFIFOSIZ5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	652h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.224 USB_DWC3_GTXFIFOSIZ6 Register
5.27.2.224.1 USB_DWC3_GTXFIFOSIZ6 Register (Offset = C318h) [reset = 7D60184h]

Global Transmit FIFO Size #6: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

 Return to [Summary Table](#)
Table 5-2924. Instance Table

Instance Name	Physical Address
USB0	5391 C318h

Figure 5-1442. USB_DWC3_GTXFIFOSIZ6 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
7D6h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
7D6h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2925. USB_DWC3_GTXFIFOSIZ6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	7D6h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.225 USB_DWC3_GTXFIFOSIZ7 Register

5.27.2.225.1 USB_DWC3_GTXFIFOSIZ7 Register (Offset = C31Ch) [reset = 95A0184h]

Global Transmit FIFO Size #7: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2926. Instance Table

Instance Name	Physical Address
USB0	5391 C31Ch

Figure 5-1443. USB_DWC3_GTXFIFOSIZ7 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
95Ah							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
95Ah							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2927. USB_DWC3_GTXFIFOSIZ7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	95Ah	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.226 USB_DWC3_GTXFIFOSIZ8 Register

5.27.2.226.1 USB_DWC3_GTXFIFOSIZ8 Register (Offset = C320h) [reset = ADE0184h]

Global Transmit FIFO Size #8: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2928. Instance Table

Instance Name	Physical Address
USB0	5391 C320h

Figure 5-1444. USB_DWC3_GTXFIFOSIZ8 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
ADEh							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
ADEh							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2929. USB_DWC3_GTXFIFOSIZ8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	ADEh	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.227 USB_DWC3_GTXFIFOSIZ9 Register

5.27.2.227.1 USB_DWC3_GTXFIFOSIZ9 Register (Offset = C324h) [reset = C620184h]

Global Transmit FIFO Size #9: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2930. Instance Table

Instance Name	Physical Address
USB0	5391 C324h

Figure 5-1445. USB_DWC3_GTXFIFOSIZ9 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
C62h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
C62h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2931. USB_DWC3_GTXFIFOSIZ9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	C62h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.228 USB_DWC3_GTXFIFOSIZ10 Register
5.27.2.228.1 USB_DWC3_GTXFIFOSIZ10 Register (Offset = C328h) [reset = DE60184h]

Global Transmit FIFO Size #10: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

 Return to [Summary Table](#)
Table 5-2932. Instance Table

Instance Name	Physical Address
USB0	5391 C328h

Figure 5-1446. USB_DWC3_GTXFIFOSIZ10 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
DE6h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
DE6h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2933. USB_DWC3_GTXFIFOSIZ10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	DE6h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.229 USB_DWC3_GTXFIFOSIZ11 Register

5.27.2.229.1 USB_DWC3_GTXFIFOSIZ11 Register (Offset = C32Ch) [reset = F6A0184h]

Global Transmit FIFO Size #11: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2934. Instance Table

Instance Name	Physical Address
USB0	5391 C32Ch

Figure 5-1447. USB_DWC3_GTXFIFOSIZ11 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
F6Ah							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
F6Ah							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2935. USB_DWC3_GTXFIFOSIZ11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	F6Ah	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.230 USB_DWC3_GTXFIFOSIZ12 Register

5.27.2.230.1 USB_DWC3_GTXFIFOSIZ12 Register (Offset = C330h) [reset = 10EE0184h]

Global Transmit FIFO Size #12: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2936. Instance Table

Instance Name	Physical Address
USB0	5391 C330h

Figure 5-1448. USB_DWC3_GTXFIFOSIZ12 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
10EEh							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
10EEh							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2937. USB_DWC3_GTXFIFOSIZ12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	10EEh	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.231 USB_DWC3_GTXFIFOSIZ13 Register

5.27.2.231.1 USB_DWC3_GTXFIFOSIZ13 Register (Offset = C334h) [reset = 12720184h]

Global Transmit FIFO Size #13: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2938. Instance Table

Instance Name	Physical Address
USB0	5391 C334h

Figure 5-1449. USB_DWC3_GTXFIFOSIZ13 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
1272h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
1272h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2939. USB_DWC3_GTXFIFOSIZ13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	1272h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.232 USB_DWC3_GTXFIFOSIZ14 Register
5.27.2.232.1 USB_DWC3_GTXFIFOSIZ14 Register (Offset = C338h) [reset = 13F60184h]

Global Transmit FIFO Size #14: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

 Return to [Summary Table](#)
Table 5-2940. Instance Table

Instance Name	Physical Address
USB0	5391 C338h

Figure 5-1450. USB_DWC3_GTXFIFOSIZ14 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
13F6h							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
13F6h							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2941. USB_DWC3_GTXFIFOSIZ14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	13F6h	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.233 USB_DWC3_GTXFIFOSIZ15 Register

5.27.2.233.1 USB_DWC3_GTXFIFOSIZ15 Register (Offset = C33Ch) [reset = 157A0184h]

Global Transmit FIFO Size #15: FIFO mapping in RAM1, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2942. Instance Table

Instance Name	Physical Address
USB0	5391 C33Ch

Figure 5-1451. USB_DWC3_GTXFIFOSIZ15 Name Register

31	30	29	28	27	26	25	24
TXFSTADDR							
R/W							
157Ah							
23	22	21	20	19	18	17	16
TXFSTADDR							
R/W							
157Ah							
15	14	13	12	11	10	9	8
TXFDEP							
R/W							
184h							
7	6	5	4	3	2	1	0
TXFDEP							
R/W							
184h							

Table 5-2943. USB_DWC3_GTXFIFOSIZ15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	TXFSTADDR	R/W	157Ah	Transmit FIFO RAM Start Address, in 64-bit RAM words
15:0	TXFDEP	R/W	184h	Transmit FIFO Depth, in 64-bit RAM words

5.27.2.234 USB_DWC3_GRXFIFOSIZ0 Register

5.27.2.234.1 USB_DWC3_GRXFIFOSIZ0 Register (Offset = C380h) [reset = 185h]

Global Receive FIFO Size #0: FIFO mapping in RAM, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2944. Instance Table

Instance Name	Physical Address
USB0	5391 C380h

Figure 5-1452. USB_DWC3_GRXFIFOSIZ0 Name Register

31	30	29	28	27	26	25	24
RXFSTADDR							
R/W							
0h							
23	22	21	20	19	18	17	16
RXFSTADDR							
R/W							
0h							
15	14	13	12	11	10	9	8
RXFDEP							
R/W							
185h							
7	6	5	4	3	2	1	0
RXFDEP							
R/W							
185h							

Table 5-2945. USB_DWC3_GRXFIFOSIZ0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RXFSTADDR	R/W	0h	Receive FIFO RAM Start Address, in 64-bit RAM words.
15:0	RXFDEP	R/W	185h	Receive FIFO Depth, in 64-bit RAM words

5.27.2.235 USB_DWC3_GRXFIFOSIZ1 Register

5.27.2.235.1 USB_DWC3_GRXFIFOSIZ1 Register (Offset = C384h) [reset = 1850000h]

Global Receive FIFO Size #1: FIFO mapping in RAM, from staddr to (staddr+dep-1).

Return to [Summary Table](#)

Table 5-2946. Instance Table

Instance Name	Physical Address
USB0	5391 C384h

Figure 5-1453. USB_DWC3_GRXFIFOSIZ1 Name Register

31	30	29	28	27	26	25	24
RXFSTADDR							
R/W							
185h							
23	22	21	20	19	18	17	16
RXFSTADDR							
R/W							
185h							
15	14	13	12	11	10	9	8
RXFDEP							
R/W							
0h							
7	6	5	4	3	2	1	0
RXFDEP							
R/W							
0h							

Table 5-2947. USB_DWC3_GRXFIFOSIZ1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RXFSTADDR	R/W	185h	Receive FIFO RAM Start Address, in 64-bit RAM words.
15:0	RXFDEP	R/W	0h	Receive FIFO Depth, in 64-bit RAM words

5.27.2.236 USB_DWC3_GRXFIFOSIZ2 Register
5.27.2.236.1 USB_DWC3_GRXFIFOSIZ2 Register (Offset = C388h) [reset = 1850000h]

Global Receive FIFO Size #2: FIFO mapping in RAM, from staddr to (staddr+dep-1).

 Return to [Summary Table](#)
Table 5-2948. Instance Table

Instance Name	Physical Address
USB0	5391 C388h

Figure 5-1454. USB_DWC3_GRXFIFOSIZ2 Name Register

31	30	29	28	27	26	25	24
RXFSTADDR							
R/W							
185h							
23	22	21	20	19	18	17	16
RXFSTADDR							
R/W							
185h							
15	14	13	12	11	10	9	8
RXFDEP							
R/W							
0h							
7	6	5	4	3	2	1	0
RXFDEP							
R/W							
0h							

Table 5-2949. USB_DWC3_GRXFIFOSIZ2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RXFSTADDR	R/W	185h	Receive FIFO RAM Start Address, in 64-bit RAM words.
15:0	RXFDEP	R/W	0h	Receive FIFO Depth, in 64-bit RAM words

5.27.2.237 USB_DWC3_GEVNTADRLO0 Register

5.27.2.237.1 USB_DWC3_GEVNTADRLO0 Register (Offset = C400h) [reset = 0h]

Global Event Address: Lower 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2950. Instance Table

Instance Name	Physical Address
USB0	5391 C400h

Figure 5-1455. USB_DWC3_GEVNTADRLO0 Name Register

31	30	29	28	27	26	25	24
EVNTADRLO							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRLO							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRLO							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRLO							
R/W							
0h							

Table 5-2951. USB_DWC3_GEVNTADRLO0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRLO	R/W	0h	EVNTADR[31:0]

5.27.2.238 USB_DWC3_GEVNTADRHI0 Register

5.27.2.238.1 USB_DWC3_GEVNTADRHI0 Register (Offset = C404h) [reset = 0h]

Global Event Address: Upper 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2952. Instance Table

Instance Name	Physical Address
USB0	5391 C404h

Figure 5-1456. USB_DWC3_GEVNTADRHI0 Name Register

31	30	29	28	27	26	25	24
EVNTADRHI							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRHI							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRHI							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRHI							
R/W							
0h							

Table 5-2953. USB_DWC3_GEVNTADRHI0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRHI	R/W	0h	EVNTADR[64:32]

5.27.2.239 USB_DWC3_GEVNTSIZ0 Register

5.27.2.239.1 USB_DWC3_GEVNTSIZ0 Register (Offset = C408h) [reset = 0h]

Global Event Buffer Size.

Return to [Summary Table](#)

Table 5-2954. Instance Table

Instance Name	Physical Address
USB0	5391 C408h

Figure 5-1457. USB_DWC3_GEVNTSIZ0 Name Register

31	30	29	28	27	26	25	24
EVNTINTRPTM ASK		RESERVED					
R/W		R					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVENTSIZ							
R/W							
0h							
7	6	5	4	3	2	1	0
EVENTSIZ							
R/W							
0h							

Table 5-2955. USB_DWC3_GEVNTSIZ0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EVNTINTRPTMASK	R/W	0h	Event Interrupt Mask. Prevents the interrupt from being generated when set to '1'. The events are queued wven when the mask is set.
30:16	RESERVED	R	0h	Reserved
15:0	EVENTSIZ	R/W	0h	Event Buffer Size. Size of the Event Buffer, in bytes must be a multiple of 4. Programmed by SW once during initialization.

5.27.2.240 USB_DWC3_GEVNTCOUNT0 Register

5.27.2.240.1 USB_DWC3_GEVNTCOUNT0 Register (Offset = C40Ch) [reset = 0h]

Global Event Buffer Count.

Return to [Summary Table](#)

Table 5-2956. Instance Table

Instance Name	Physical Address
USB0	5391 C40Ch

Figure 5-1458. USB_DWC3_GEVNTCOUNT0 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVNTCOUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTCOUNT							
R/W							
0h							

Table 5-2957. USB_DWC3_GEVNTCOUNT0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	EVNTCOUNT	R/W	0h	Event Count. When read, returns the number of valid events in the Event Buffer [in bytes]. When written, hardware decrements the count by the value written. The interrupt remains active while count is not 0.

5.27.2.241 USB_DWC3_GEVNTADRLO1 Register

5.27.2.241.1 USB_DWC3_GEVNTADRLO1 Register (Offset = C410h) [reset = 0h]

Global Event Address: Lower 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2958. Instance Table

Instance Name	Physical Address
USB0	5391 C410h

Figure 5-1459. USB_DWC3_GEVNTADRLO1 Name Register

31	30	29	28	27	26	25	24
EVNTADRLO							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRLO							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRLO							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRLO							
R/W							
0h							

Table 5-2959. USB_DWC3_GEVNTADRLO1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRLO	R/W	0h	EVNTADR[31:0]

5.27.2.242 USB_DWC3_GEVNTADRHI1 Register
5.27.2.242.1 USB_DWC3_GEVNTADRHI1 Register (Offset = C414h) [reset = 0h]

Global Event Address: Upper 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2960. Instance Table

Instance Name	Physical Address
USB0	5391 C414h

Figure 5-1460. USB_DWC3_GEVNTADRHI1 Name Register

31	30	29	28	27	26	25	24
EVNTADRHI							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRHI							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRHI							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRHI							
R/W							
0h							

Table 5-2961. USB_DWC3_GEVNTADRHI1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRHI	R/W	0h	EVNTADR[64:32]

5.27.2.243 USB_DWC3_GEVNTSIZ1 Register

5.27.2.243.1 USB_DWC3_GEVNTSIZ1 Register (Offset = C418h) [reset = 0h]

Global Event Buffer Size.

Return to [Summary Table](#)

Table 5-2962. Instance Table

Instance Name	Physical Address
USB0	5391 C418h

Figure 5-1461. USB_DWC3_GEVNTSIZ1 Name Register

31	30	29	28	27	26	25	24
EVNTINTRPTM ASK	RESERVED						
R/W	R						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVENTSIZ							
R/W							
0h							
7	6	5	4	3	2	1	0
EVENTSIZ							
R/W							
0h							

Table 5-2963. USB_DWC3_GEVNTSIZ1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EVNTINTRPTMASK	R/W	0h	Event Interrupt Mask. Prevents the interrupt from being generated when set to '1'. The events are queued wven when the mask is set.
30:16	RESERVED	R	0h	Reserved
15:0	EVENTSIZ	R/W	0h	Event Buffer Size. Size of the Event Buffer, in bytes must be a multiple of 4. Programmed by SW once during initialization.

5.27.2.244 USB_DWC3_GEVNTCOUNT1 Register
5.27.2.244.1 USB_DWC3_GEVNTCOUNT1 Register (Offset = C41Ch) [reset = 0h]

Global Event Buffer Count.

 Return to [Summary Table](#)
Table 5-2964. Instance Table

Instance Name	Physical Address
USB0	5391 C41Ch

Figure 5-1462. USB_DWC3_GEVNTCOUNT1 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVNTCOUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTCOUNT							
R/W							
0h							

Table 5-2965. USB_DWC3_GEVNTCOUNT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	EVNTCOUNT	R/W	0h	Event Count. When read, returns the number of valid events in the Event Buffer [in bytes]. When written, hardware decrements the count by the value written. The interrupt remains active while count is not 0.

5.27.2.245 USB_DWC3_GEVNTADRLO2 Register

5.27.2.245.1 USB_DWC3_GEVNTADRLO2 Register (Offset = C420h) [reset = 0h]

Global Event Address: Lower 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2966. Instance Table

Instance Name	Physical Address
USB0	5391 C420h

Figure 5-1463. USB_DWC3_GEVNTADRLO2 Name Register

31	30	29	28	27	26	25	24
EVNTADRLO							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRLO							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRLO							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRLO							
R/W							
0h							

Table 5-2967. USB_DWC3_GEVNTADRLO2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRLO	R/W	0h	EVNTADR[31:0]

5.27.2.246 USB_DWC3_GEVNTADRHI2 Register

5.27.2.246.1 USB_DWC3_GEVNTADRHI2 Register (Offset = C424h) [reset = 0h]

Global Event Address: Upper 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2968. Instance Table

Instance Name	Physical Address
USB0	5391 C424h

Figure 5-1464. USB_DWC3_GEVNTADRHI2 Name Register

31	30	29	28	27	26	25	24
EVNTADRHI							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRHI							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRHI							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRHI							
R/W							
0h							

Table 5-2969. USB_DWC3_GEVNTADRHI2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRHI	R/W	0h	EVNTADR[64:32]

5.27.2.247 USB_DWC3_GEVNTSIZ2 Register

5.27.2.247.1 USB_DWC3_GEVNTSIZ2 Register (Offset = C428h) [reset = 0h]

Global Event Buffer Size.

Return to [Summary Table](#)

Table 5-2970. Instance Table

Instance Name	Physical Address
USB0	5391 C428h

Figure 5-1465. USB_DWC3_GEVNTSIZ2 Name Register

31	30	29	28	27	26	25	24
EVNTINTRPTM ASK		RESERVED					
R/W		R					
0h		0h					
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVENTSIZ							
R/W							
0h							
7	6	5	4	3	2	1	0
EVENTSIZ							
R/W							
0h							

Table 5-2971. USB_DWC3_GEVNTSIZ2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EVNTINTRPTMASK	R/W	0h	Event Interrupt Mask. Prevents the interrupt from being generated when set to '1'. The events are queued wven when the mask is set.
30:16	RESERVED	R	0h	Reserved
15:0	EVENTSIZ	R/W	0h	Event Buffer Size. Size of the Event Buffer, in bytes must be a multiple of 4. Programmed by SW once during initialization.

5.27.2.248 USB_DWC3_GEVNTCOUNT2 Register

5.27.2.248.1 USB_DWC3_GEVNTCOUNT2 Register (Offset = C42Ch) [reset = 0h]

Global Event Buffer Count.

Return to [Summary Table](#)

Table 5-2972. Instance Table

Instance Name	Physical Address
USB0	5391 C42Ch

Figure 5-1466. USB_DWC3_GEVNTCOUNT2 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVNTCOUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTCOUNT							
R/W							
0h							

Table 5-2973. USB_DWC3_GEVNTCOUNT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	EVNTCOUNT	R/W	0h	Event Count. When read, returns the number of valid events in the Event Buffer [in bytes]. When written, hardware decrements the count by the value written. The interrupt remains active while count is not 0.

5.27.2.249 USB_DWC3_GEVNTADRLO3 Register

5.27.2.249.1 USB_DWC3_GEVNTADRLO3 Register (Offset = C430h) [reset = 0h]

Global Event Address: Lower 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2974. Instance Table

Instance Name	Physical Address
USB0	5391 C430h

Figure 5-1467. USB_DWC3_GEVNTADRLO3 Name Register

31	30	29	28	27	26	25	24
EVNTADRLO							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRLO							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRLO							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRLO							
R/W							
0h							

Table 5-2975. USB_DWC3_GEVNTADRLO3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRLO	R/W	0h	EVNTADR[31:0]

5.27.2.250 USB_DWC3_GEVNTADRHI3 Register

5.27.2.250.1 USB_DWC3_GEVNTADRHI3 Register (Offset = C434h) [reset = 0h]

Global Event Address: Upper 32 bits of start address of the external memory for the Event Buffer. During operation, hardware does not update this address.

Return to [Summary Table](#)

Table 5-2976. Instance Table

Instance Name	Physical Address
USB0	5391 C434h

Figure 5-1468. USB_DWC3_GEVNTADRHI3 Name Register

31	30	29	28	27	26	25	24
EVNTADRHI							
R/W							
0h							
23	22	21	20	19	18	17	16
EVNTADRHI							
R/W							
0h							
15	14	13	12	11	10	9	8
EVNTADRHI							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTADRHI							
R/W							
0h							

Table 5-2977. USB_DWC3_GEVNTADRHI3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	EVNTADRHI	R/W	0h	EVNTADR[64:32]

5.27.2.251 USB_DWC3_GEVNTSIZ3 Register

5.27.2.251.1 USB_DWC3_GEVNTSIZ3 Register (Offset = C438h) [reset = 0h]

Global Event Buffer Size.

Return to [Summary Table](#)

Table 5-2978. Instance Table

Instance Name	Physical Address
USB0	5391 C438h

Figure 5-1469. USB_DWC3_GEVNTSIZ3 Name Register

31	30	29	28	27	26	25	24
EVNTINTRPTM ASK	RESERVED						
R/W	R						
0h	0h						
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVENTSIZ							
R/W							
0h							
7	6	5	4	3	2	1	0
EVENTSIZ							
R/W							
0h							

Table 5-2979. USB_DWC3_GEVNTSIZ3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EVNTINTRPTMASK	R/W	0h	Event Interrupt Mask. Prevents the interrupt from being generated when set to '1'. The events are queued wven when the mask is set.
30:16	RESERVED	R	0h	Reserved
15:0	EVENTSIZ	R/W	0h	Event Buffer Size. Size of the Event Buffer, in bytes must be a multiple of 4. Programmed by SW once during initialization.

5.27.2.252 USB_DWC3_GEVNTCOUNT3 Register
5.27.2.252.1 USB_DWC3_GEVNTCOUNT3 Register (Offset = C43Ch) [reset = 0h]

Global Event Buffer Count.

Return to [Summary Table](#)
Table 5-2980. Instance Table

Instance Name	Physical Address
USB0	5391 C43Ch

Figure 5-1470. USB_DWC3_GEVNTCOUNT3 Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EVNTCOUNT							
R/W							
0h							
7	6	5	4	3	2	1	0
EVNTCOUNT							
R/W							
0h							

Table 5-2981. USB_DWC3_GEVNTCOUNT3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	EVNTCOUNT	R/W	0h	Event Count. When read, returns the number of valid events in the Event Buffer [in bytes]. When written, hardware decrements the count by the value written. The interrupt remains active while count is not 0.

5.27.2.253 USB_DWC3_GHWPARAMS8 Register

5.27.2.253.1 USB_DWC3_GHWPARAMS8 Register (Offset = C600h) [reset = 864h]

Global hardware parameters #8

Return to [Summary Table](#)

Table 5-2982. Instance Table

Instance Name	Physical Address
USB0	5391 C600h

Figure 5-1471. USB_DWC3_GHWPARAMS8 Name Register

31	30	29	28	27	26	25	24
DWC_USB3_DCACHE_DEPTH_INFO							
R							
864h							
23	22	21	20	19	18	17	16
DWC_USB3_DCACHE_DEPTH_INFO							
R							
864h							
15	14	13	12	11	10	9	8
DWC_USB3_DCACHE_DEPTH_INFO							
R							
864h							
7	6	5	4	3	2	1	0
DWC_USB3_DCACHE_DEPTH_INFO							
R							
864h							

Table 5-2983. USB_DWC3_GHWPARAMS8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	DWC_USB3_DCACHE_DEPTH_INFO	R	864h	Depth of data cache, in 64-bit words [fixed], mapped in RAM0

5.27.2.254 USB_DWC3_GHWPARAMS9 Register
5.27.2.254.1 USB_DWC3_GHWPARAMS9 Register (Offset = C604h) [reset = 0h]

Global hardware parameters #9

 Return to [Summary Table](#)
Table 5-2984. Instance Table

Instance Name	Physical Address
USB0	5391 C604h

Figure 5-1472. USB_DWC3_GHWPARAMS9 Name Register

31	30	29	28	27	26	25	24
GHWPARAMS9							
R							
0h							
23	22	21	20	19	18	17	16
GHWPARAMS9							
R							
0h							
15	14	13	12	11	10	9	8
GHWPARAMS9							
R							
0h							
7	6	5	4	3	2	1	0
GHWPARAMS9							
R							
0h							

Table 5-2985. USB_DWC3_GHWPARAMS9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	GHWPARAMS9	R	0h	

5.27.2.255 USB_DWC3_GTXFIFOPRIDEV Register

5.27.2.255.1 USB_DWC3_GTXFIFOPRIDEV Register (Offset = C610h) [reset = 0h]

Global Device TX FIFO DMA Priority Register.

Return to [Summary Table](#)

Table 5-2986. Instance Table

Instance Name	Physical Address
USB0	5391 C610h

Figure 5-1473. USB_DWC3_GTXFIFOPRIDEV Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
EP_PRIO							
R/W							
0h							
7	6	5	4	3	2	1	0
EP_PRIO							
R/W							
0h							

Table 5-2987. USB_DWC3_GTXFIFOPRIDEV Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED	R	0h	Reserved
15:0	EP_PRIO	R/W	0h	Tx [IN] endpoint priority, device mode. Set bit #N to 1 to prioritize IN endpoint #N.

5.27.2.256 USB_DWC3_GTXFIFOPRIHST Register

5.27.2.256.1 USB_DWC3_GTXFIFOPRIHST Register (Offset = C618h) [reset = 0h]

Global Host TX FIFO DMA Priority Register.

Return to [Summary Table](#)

Table 5-2988. Instance Table

Instance Name	Physical Address
USB0	5391 C618h

Figure 5-1474. USB_DWC3_GTXFIFOPRIHST Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED					SS_PRIO	HS_PRIO	FSLP_PRIO
R					R/W	R/W	R/W
0h					0h	0h	0h

Table 5-2989. USB_DWC3_GTXFIFOPRIHST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	R	0h	Reserved
2	SS_PRIO	R/W	0h	Host-mode USB3 SS scheduler priority for Tx RAM buffer access
1	HS_PRIO	R/W	0h	Host-mode USB2 HS scheduler priority for Tx RAM buffer access
0	FSLP_PRIO	R/W	0h	Host-mode USB2 FS/LS scheduler priority for Tx RAM buffer access

5.27.2.257 USB_DWC3_GRXFIFOPRIHST Register

5.27.2.257.1 USB_DWC3_GRXFIFOPRIHST Register (Offset = C61Ch) [reset = 0h]

Global Host RX FIFO DMA Priority Register.

Return to [Summary Table](#)

Table 5-2990. Instance Table

Instance Name	Physical Address
USB0	5391 C61Ch

Figure 5-1475. USB_DWC3_GRXFIFOPRIHST Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED					SS_PRIO	HS_PRIO	FSLP_PRIO
R					R/W	R/W	R/W
0h					0h	0h	0h

Table 5-2991. USB_DWC3_GRXFIFOPRIHST Register Field Descriptions

Bit	Field	Type	Reset	Description
31:3	RESERVED	R	0h	Reserved
2	SS_PRIO	R/W	0h	Host-mode USB3 SS scheduler priority for Rx RAM buffer access
1	HS_PRIO	R/W	0h	Host-mode USB2 HS scheduler priority for Rx RAM buffer access
0	FSLP_PRIO	R/W	0h	Host-mode USB2 FS/LS scheduler priority for Rx RAM buffer access

5.27.2.258 USB_DWC3_GFIFOPRIDBC Register

5.27.2.258.1 USB_DWC3_GFIFOPRIDBC Register (Offset = C620h) [reset = 0h]

Global Host Debug Capability DMA Priority Register.

Return to [Summary Table](#)

Table 5-2992. Instance Table

Instance Name	Physical Address
USB0	5391 C620h

Figure 5-1476. USB_DWC3_GFIFOPRIDBC Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED						DBC_PRIO	
R						R/W	
0h						0h	

Table 5-2993. USB_DWC3_GFIFOPRIDBC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:2	RESERVED	R	0h	Reserved
1:0	DBC_PRIO	R/W	0h	Host-mode DbC scheduler priority for RAM buffer access [vs. USB3 SS "regular" host priority]

5.27.2.259 USB_DWC3_GDMAHLRATIO Register

5.27.2.259.1 USB_DWC3_GDMAHLRATIO Register (Offset = C624h) [reset = 404h]

Global Host FIFO DMA High-Low Priority Ratio Register. The greater the value, the higher the relative priority of USB3 SS vs. USB2 HS+FSLS.

Return to [Summary Table](#)

Table 5-2994. Instance Table

Instance Name	Physical Address
USB0	5391 C624h

Figure 5-1477. USB_DWC3_GDMAHLRATIO Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1				RX_PRIO_RATIO			
R				R/W			
0h				4h			
7	6	5	4	3	2	1	0
RESERVED				TX_PRIO_RATIO			
R				R/W			
0h				4h			

Table 5-2995. USB_DWC3_GDMAHLRATIO Register Field Descriptions

Bit	Field	Type	Reset	Description
31:13	RESERVED1	R	0h	Reserved
12:8	RX_PRIO_RATIO	R/W	4h	Host RXFIFO DMA High-Low Priority Ratio
7:5	RESERVED	R	0h	Reserved
4:0	TX_PRIO_RATIO	R/W	4h	Host TXFIFO DMA High-Low Priority Ratio

5.27.2.260 USB_DWC3_DCFG Register

5.27.2.260.1 USB_DWC3_DCFG Register (Offset = C700h) [reset = 80804h]

Device Configuration: configures the core in Device mode after power-on or after certain control commands or enumeration. Do not change after initial programming.

Return to [Summary Table](#)

Table 5-2996. Instance Table

Instance Name	Physical Address
USB0	5391 C700h

Figure 5-1478. USB_DWC3_DCFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
IGNORESTRE AMPP	LPMCAP	NUMP				INTRNUM	
R/W	R/W	R/W				R/W	
0h	0h	4h				0h	
15	14	13	12	11	10	9	8
INTRNUM				PERFRINT		DEVADDR	
R/W				R/W		R/W	
0h				2h		0h	
7	6	5	4	3	2	1	0
DEVADDR				DEVSPD			
R/W				R/W			
0h				4h			

Table 5-2997. USB_DWC3_DCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	RESERVED	R	0h	Reserved
23	IGNORESTREAMPP	R/W	0h	Ignore Packet-Pending for Stream management. From stream-capable bulk endpoints only.
22	LPMCAP	R/W	0h	Link Power Management [LPM] Capability.
21:17	NUMP	R/W	4h	Number of Receive Buffers. Indicates number of receive buffers to be reported in ACK TP. Value based on RxFIFO size, buffer sizes programmed in descriptors, and system latency.
16:12	INTRNUM	R/W	0h	Interrupt Number. Interrupt/EventQ number on which non-endpoint-specific device related interrupts [see DEVT] are generated.
11:10	PERFRINT	R/W	2h	Periodic Frame Interrupt. Time within a [micro]frame when the application must be notified using the End Of Periodic Frame Interrupt, which can be used to determine if all the periodic [isochronous, interrupt] traffic for that [micro]frame is complete.
9:3	DEVADDR	R/W	0h	Device Address. Configure upon set-address USB command, clear to 0 upon USB reset.
2:0	DEVSPD	R/W	4h	Device Speed: USB speed at which the core should connect. Actual bus speed is determined only after chirp completion, based on the speed of the attached USB host.

5.27.2.261 USB_DWC3_DCTL Register

5.27.2.261.1 USB_DWC3_DCTL Register (Offset = C704h) [reset = F0000h]

Device Control.

Return to [Summary Table](#)

Table 5-2998. Instance Table

Instance Name	Physical Address
USB0	5391 C704h

Figure 5-1479. USB_DWC3_DCTL Name Register

31	30	29	28	27	26	25	24
RUNSTOP	CSFTRST	RESERVED3	HIRDTHRES_4	HIRDTHRES_TIME			
R/W	R/W	R	R/W	R/W			
0h	0h	0h	0h	0h			
23	22	21	20	19	18	17	16
LPM_NYET_THRES				KEEPCONNECT	L1HIBERNATIONEN	CRS	CSS
R/W				R	R	R/W	R/W
Fh				0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED1			INITU2ENA	ACCEPTU2ENA	INITU1ENA	ACCEPTU1ENA	ULSTCHNGREQ
R			R/W	R/W	R/W	R/W	R/W
0h			0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
ULSTCHNGREQ			TSTCTL				RESERVED
R/W			R/W				R
0h			0h				0h

Table 5-2999. USB_DWC3_DCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RUNSTOP	R/W	0h	Run/Stop
30	CSFTRST	R/W	0h	Core Soft Reset. Auto-cleared. The reset has the following effect: - Interrupts are cleared. - MMR are cleared except: GSTS, GSNPSID, GGPIO, GUID, GUSB2PHYCFG, GUSB3PIPECTL, DCFG, DCTL, DEVTEN, DSTS. -TxFIFOs and RxFIFO are flushed. - state machines are reset to The idle state, except The SoC target - Transactions on The SoC bus Master are terminated after completion. - Transactions on The USB are terminated immediately.
29	RESERVED3	R	0h	Reserved
28	HIRDTHRES_4	R/W	0h	Host Initiated Resume Duration [HIRD] Threshold, MSbit: See HIRDTHRES_time
27:24	HIRDTHRES_TIME	R/W	0h	Host Initiated Resume Duration [HIRD] Threshold, LSBits = timeout value. utmi_l1_suspend_n is asserted in L1 when : [HIRD value >= HIRDThres_time] and [HIRDThres_4=1]. utmi_sleep_n is asserted in L1 when : [HIRD value < HIRDThres_time] or [HIRDThres_4=0]
23:20	LPM_NYET_THRES	R/W	Fh	LPM NYET Response Threshold. Handshake response to LPM token specified by device application. Response depends on DCFG.LPMCap.
19	KEEPCONNECT	R	0h	HIBERNATION / SAR FEATURE NOT IMPLEMENTED
18	L1HIBERNATIONEN	R	0h	HIBERNATION / SAR FEATURE NOT IMPLEMENTED
17	CRS	R/W	0h	Controller Restore State. DO NOT USE, SAR NOT IMPLEMENTED
16	CSS	R/W	0h	Controller Save State. DO NOT USE, SAR NOT IMPLEMENTED

Table 5-2999. USB_DWC3_DCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15:13	RESERVED1	R	0h	Reserved
12	INITU2ENA	R/W	0h	Initiate U2 Enable. Cleared to 0 by USB reset.
11	ACCEPTU2ENA	R/W	0h	Accept U2 Enable. Cleared to 0 by USB reset.
10	INITU1ENA	R/W	0h	Initiate U1 Enable. Cleared to 0 by USB reset.
9	ACCEPTU1ENA	R/W	0h	Accept U1 Enable. Cleared to 0 by USB reset.
8:5	ULSTCHNGREQ	R/W	0h	USB/Link State Change Request. A new request is indicated by a change of value. To issue the same request back-to-back, a 0 shall be written between the two requests. State change request result is reflected in DSTS.
4:1	TSTCTL	R/W	0h	Test Control
0	RESERVED	R	0h	Reserved

5.27.2.262 USB_DWC3_DEVTEN Register

5.27.2.262.1 USB_DWC3_DEVTEN Register (Offset = C708h) [reset = 0h]

Device Event Enable: enables the generation of Device-Specific events (see DEVT).

Return to [Summary Table](#)

Table 5-3000. Instance Table

Instance Name	Physical Address
USB0	5391 C708h

Figure 5-1480. USB_DWC3_DEVTEN Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED2							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED2		INACTTIMEOU TRCVEDEN	VNDRDEVTST RCVEDEN	EVNTOVERFL OWEN	CMDCMPLTEN	ERRTICERREN	RESERVED1
R		R	R/W	R/W	R	R/W	R
0h		0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
SOFEN	U3L2L1SUSPE N	HIBERNATION REQEVTE N	WKUPEVTEN	ULSTCNGEN	CONNECTDON EEN	USBRSTEN	DISCONNEVTE N
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-3001. USB_DWC3_DEVTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:14	RESERVED2	R	0h	Reserved
13	INACTTIMEOUTRCVEDE N	R	0h	U2 Inactive Timeout Received Event Enable
12	VNDRDEVTSTRCVEDEN	R/W	0h	Vendor Device Test Received event Enable
11	EVNTOVERFLOWEN	R/W	0h	Event Overflow event Enable
10	CMDCMPLTEN	R	0h	Command Complete event Enable
9	ERRTICERREN	R/W	0h	Erratic Error event Enable
8	RESERVED1	R	0h	Reserved
7	SOFEN	R/W	0h	Start of [micro]Frame event Enable. For debug only.
6	U3L2L1SUSPEN	R/W	0h	U3/L2-L1 Suspend Event Enable
5	HIBERNATIONREQEVTE N	R/W	0h	Hibernation Request Event Enable. DO NOT USE, HIBERNATION NOT IMPLEMENTED
4	WKUPEVTEN	R/W	0h	Resume/Remote Wakeup Detected Event Enable.
3	ULSTCNGEN	R/W	0h	USB/Link State Change event Enable
2	CONNECTDONEEN	R/W	0h	Connection Done event Enable
1	USBRSTEN	R/W	0h	USB Reset Enable
0	DISCONNEVTEN	R/W	0h	Disconnct Event Enable

5.27.2.263 USB_DWC3_DSTS Register

5.27.2.263.1 USB_DWC3_DSTS Register (Offset = C70Ch) [reset = 520004h]

Device Status:.

Return to [Summary Table](#)

Table 5-3002. Instance Table

Instance Name	Physical Address
USB0	5391 C70Ch

Figure 5-1481. USB_DWC3_DSTS Name Register

31	30	29	28	27	26	25	24
RESERVED1		DCNRD	SRE	RESERVED		RSS	SSS
R		R	R	R		R	R
0h		0h	0h	0h		0h	0h
23	22	21	20	19	18	17	16
COREIDLE	DEVCTRLHLT	USBLNKST				RXFIFOEMPTY	SOFFN
R	R	R				R	R
0h	1h	4h				1h	0h
15	14	13	12	11	10	9	8
SOFFN							
R							
0h							
7	6	5	4	3	2	1	0
SOFFN				CONNECTSPD			
R				R			
0h				4h			

Table 5-3003. USB_DWC3_DSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED1	R	0h	Reserved
29	DCNRD	R	0h	Device Controller Not Ready
28	SRE	R	0h	Save/Restore Error. NOT SUPPORTED.
27:26	RESERVED	R	0h	Reserved
25	RSS	R	0h	Restore State Status, triggered by Writing 1 to RSS
24	SSS	R	0h	Save State Status, triggered by Writing 1 to CSS
23	COREIDLE	R	0h	Core Idle status. asserted when all RxFIFO data transferred to system memory, all completed descriptors are written, and all Event Counts are zero. Changes after reset, so that reset value may not match first readout.
22	DEVCTRLHLT	R	1h	Device Controller Halted. Cleared [0] when the DCTL.RunStop is written to 1. Set [1] after DCTL.RunStop has been written to 0, core is idle and disconnect process is complete. When DevCtrlHlt =1, no Device events are generated.
21:18	USBLNKST	R	4h	USB/Link State. Encoding depends on the connection speed [SS or HS/FS/LS]
17	RXFIFOEMPTY	R	1h	Rx FIFO Empty
16:3	SOFFN	R	0h	Received Start Of Frame's Frame Number
2:0	CONNECTSPD	R	4h	Connection Speed. USB speed at which the device has come up after speed detection through a chirp sequence.

5.27.2.264 USB_DWC3_DGCMDPAR Register

5.27.2.264.1 USB_DWC3_DGCMDPAR Register (Offset = C710h) [reset = 0h]

Device Generic Command Parameter: To be programmed before or along with the device command itself.

Return to [Summary Table](#)

Table 5-3004. Instance Table

Instance Name	Physical Address
USB0	5391 C710h

Figure 5-1482. USB_DWC3_DGCMDPAR Name Register

31	30	29	28	27	26	25	24
PARAMETER							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER							
R/W							
0h							

Table 5-3005. USB_DWC3_DGCMDPAR Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER	R/W	0h	Parameter of the command

5.27.2.265 USB_DWC3_DGCMD Register

5.27.2.265.1 USB_DWC3_DGCMD Register (Offset = C714h) [reset = 0h]

Device Generic Command: generic command interface to send link management packets and notifications.

Return to [Summary Table](#)

Table 5-3006. Instance Table

Instance Name	Physical Address
USB0	5391 C714h

Figure 5-1483. USB_DWC3_DGCMD Name Register

31	30	29	28	27	26	25	24
RESERVED2							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED2							
R							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS	RESERVED1				CMDACT	RESERVED	CMDIOC
R	R				R/W	R	W
0h	0h				0h	0h	0h
7	6	5	4	3	2	1	0
CMDTYP							
W							
0h							

Table 5-3007. USB_DWC3_DGCMD Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	RESERVED2	R	0h	Reserved
15	CMDSTATUS	R	0h	Command Status.
14:11	RESERVED1	R	0h	Reserved
10	CMDACT	R/W	0h	Command active. Auto-cleared.
9	RESERVED	R	0h	Reserved
8	CMDIOC	W	0h	Command Interrupt On Complete. Event mapped to interrupt # DCFG.IntNum [register]. Reads return 0.
7:0	CMDTYP	W	0h	Command Type. Reads return 0.

5.27.2.266 USB_DWC3_DALEPENA Register

5.27.2.266.1 USB_DWC3_DALEPENA Register (Offset = C720h) [reset = 0h]

Device Active USB Endpoint Enable. Set each bit (1) to enable the corresponding endpoint. Bits 0 and 1 shall be set after USB reset, as they enable the control endpoint. All other bits shall be set according to enumeration, and cleared upon a USB reset.

Return to [Summary Table](#)

Table 5-3008. Instance Table

Instance Name	Physical Address
USB0	5391 C720h

Figure 5-1484. USB_DWC3_DALEPENA Name Register

31	30	29	28	27	26	25	24
USBACTEP15_IN	USBACTEP15_OUT	USBACTEP14_IN	USBACTEP14_OUT	USBACTEP13_IN	USBACTEP13_OUT	USBACTEP12_IN	USBACTEP12_OUT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
USBACTEP11_IN	USBACTEP11_OUT	USBACTEP10_IN	USBACTEP10_OUT	USBACTEP9_IN	USBACTEP9_OUT	USBACTEP8_IN	USBACTEP8_OUT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
USBACTEP7_IN	USBACTEP7_OUT	USBACTEP6_IN	USBACTEP6_OUT	USBACTEP5_IN	USBACTEP5_OUT	USBACTEP4_IN	USBACTEP4_OUT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
USBACTEP3_IN	USBACTEP3_OUT	USBACTEP2_IN	USBACTEP2_OUT	USBACTEP1_IN	USBACTEP1_OUT	USBACTEP0_IN	USBACTEP0_OUT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-3009. USB_DWC3_DALEPENA Register Field Descriptions

Bit	Field	Type	Reset	Description
31	USBACTEP15_IN	R/W	0h	USB Activate Endpoint 15 IN
30	USBACTEP15_OUT	R/W	0h	USB Activate Endpoint 15 OUT
29	USBACTEP14_IN	R/W	0h	USB Activate Endpoint 14 IN
28	USBACTEP14_OUT	R/W	0h	USB Activate Endpoint 14 OUT
27	USBACTEP13_IN	R/W	0h	USB Activate Endpoint 13 IN
26	USBACTEP13_OUT	R/W	0h	USB Activate Endpoint 13 OUT
25	USBACTEP12_IN	R/W	0h	USB Activate Endpoint 12 IN
24	USBACTEP12_OUT	R/W	0h	USB Activate Endpoint 12 OUT
23	USBACTEP11_IN	R/W	0h	USB Activate Endpoint 11 IN
22	USBACTEP11_OUT	R/W	0h	USB Activate Endpoint 11 OUT
21	USBACTEP10_IN	R/W	0h	USB Activate Endpoint 10 IN
20	USBACTEP10_OUT	R/W	0h	USB Activate Endpoint 10 OUT
19	USBACTEP9_IN	R/W	0h	USB Activate Endpoint 9 IN
18	USBACTEP9_OUT	R/W	0h	USB Activate Endpoint 9 OUT
17	USBACTEP8_IN	R/W	0h	USB Activate Endpoint 8 IN

Table 5-3009. USB_DWC3_DALEPENA Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	USBACTEP8_OUT	R/W	0h	USB Activate Endpoint 8 OUT
15	USBACTEP7_IN	R/W	0h	USB Activate Endpoint 7 IN
14	USBACTEP7_OUT	R/W	0h	USB Activate Endpoint 7 OUT
13	USBACTEP6_IN	R/W	0h	USB Activate Endpoint 6 IN
12	USBACTEP6_OUT	R/W	0h	USB Activate Endpoint 6 OUT
11	USBACTEP5_IN	R/W	0h	USB Activate Endpoint 5 IN
10	USBACTEP5_OUT	R/W	0h	USB Activate Endpoint 5 OUT
9	USBACTEP4_IN	R/W	0h	USB Activate Endpoint 4 IN
8	USBACTEP4_OUT	R/W	0h	USB Activate Endpoint 4 OUT
7	USBACTEP3_IN	R/W	0h	USB Activate Endpoint 3 IN
6	USBACTEP3_OUT	R/W	0h	USB Activate Endpoint 3 OUT
5	USBACTEP2_IN	R/W	0h	USB Activate Endpoint 2 IN
4	USBACTEP2_OUT	R/W	0h	USB Activate Endpoint 2 OUT
3	USBACTEP1_IN	R/W	0h	USB Activate Endpoint 1 IN
2	USBACTEP1_OUT	R/W	0h	USB Activate Endpoint 1 OUT
1	USBACTEP0_IN	R/W	0h	USB Activate Endpoint 0 IN [Control]
0	USBACTEP0_OUT	R/W	0h	USB Activate Endpoint 0 OUT [Control]

5.27.2.267 USB_DWC3_DEPCMDPAR20 Register

5.27.2.267.1 USB_DWC3_DEPCMDPAR20 Register (Offset = C800h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3010. Instance Table

Instance Name	Physical Address
USB0	5391 C800h

Figure 5-1485. USB_DWC3_DEPCMDPAR20 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3011. USB_DWC3_DEPCMDPAR20 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.268 USB_DWC3_DEPCMDPAR10 Register
5.27.2.268.1 USB_DWC3_DEPCMDPAR10 Register (Offset = C804h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3012. Instance Table

Instance Name	Physical Address
USB0	5391 C804h

Figure 5-1486. USB_DWC3_DEPCMDPAR10 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3013. USB_DWC3_DEPCMDPAR10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.269 USB_DWC3_DEPCMDPAR0 Register

5.27.2.269.1 USB_DWC3_DEPCMDPAR0 Register (Offset = C808h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3014. Instance Table

Instance Name	Physical Address
USB0	5391 C808h

Figure 5-1487. USB_DWC3_DEPCMDPAR0 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3015. USB_DWC3_DEPCMDPAR0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.270 USB_DWC3_DEPCMD0 Register

5.27.2.270.1 USB_DWC3_DEPCMD0 Register (Offset = C80Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3016. Instance Table

Instance Name	Physical Address
USB0	5391 C80Ch

Figure 5-1488. USB_DWC3_DEPCMD0 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3017. USB_DWC3_DEPCMD0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3017. USB_DWC3_DEPCMD0 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.271 USB_DWC3_DEPCMDPAR21 Register

5.27.2.271.1 USB_DWC3_DEPCMDPAR21 Register (Offset = C810h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3018. Instance Table

Instance Name	Physical Address
USB0	5391 C810h

Figure 5-1489. USB_DWC3_DEPCMDPAR21 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3019. USB_DWC3_DEPCMDPAR21 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.272 USB_DWC3_DEPCMDPAR11 Register

5.27.2.272.1 USB_DWC3_DEPCMDPAR11 Register (Offset = C814h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3020. Instance Table

Instance Name	Physical Address
USB0	5391 C814h

Figure 5-1490. USB_DWC3_DEPCMDPAR11 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3021. USB_DWC3_DEPCMDPAR11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.273 USB_DWC3_DEPCMDPAR01 Register
5.27.2.273.1 USB_DWC3_DEPCMDPAR01 Register (Offset = C818h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3022. Instance Table

Instance Name	Physical Address
USB0	5391 C818h

Figure 5-1491. USB_DWC3_DEPCMDPAR01 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3023. USB_DWC3_DEPCMDPAR01 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.274 USB_DWC3_DEPCMD1 Register

5.27.2.274.1 USB_DWC3_DEPCMD1 Register (Offset = C81Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3024. Instance Table

Instance Name	Physical Address
USB0	5391 C81Ch

Figure 5-1492. USB_DWC3_DEPCMD1 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3025. USB_DWC3_DEPCMD1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3025. USB_DWC3_DEPCMD1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.275 USB_DWC3_DEPCMDPAR22 Register

5.27.2.275.1 USB_DWC3_DEPCMDPAR22 Register (Offset = C820h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3026. Instance Table

Instance Name	Physical Address
USB0	5391 C820h

Figure 5-1493. USB_DWC3_DEPCMDPAR22 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3027. USB_DWC3_DEPCMDPAR22 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.276 USB_DWC3_DEPCMDPAR12 Register
5.27.2.276.1 USB_DWC3_DEPCMDPAR12 Register (Offset = C824h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3028. Instance Table

Instance Name	Physical Address
USB0	5391 C824h

Figure 5-1494. USB_DWC3_DEPCMDPAR12 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3029. USB_DWC3_DEPCMDPAR12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.277 USB_DWC3_DEPCMDPAR02 Register

5.27.2.277.1 USB_DWC3_DEPCMDPAR02 Register (Offset = C828h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3030. Instance Table

Instance Name	Physical Address
USB0	5391 C828h

Figure 5-1495. USB_DWC3_DEPCMDPAR02 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3031. USB_DWC3_DEPCMDPAR02 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.278 USB_DWC3_DEPCMD2 Register
5.27.2.278.1 USB_DWC3_DEPCMD2 Register (Offset = C82Ch) [reset = 0h]

Device Physical Endpoint-n Command.

 Return to [Summary Table](#)
Table 5-3032. Instance Table

Instance Name	Physical Address
USB0	5391 C82Ch

Figure 5-1496. USB_DWC3_DEPCMD2 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3033. USB_DWC3_DEPCMD2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3033. USB_DWC3_DEPCMD2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.279 USB_DWC3_DEPCMDPAR23 Register
5.27.2.279.1 USB_DWC3_DEPCMDPAR23 Register (Offset = C830h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)
Table 5-3034. Instance Table

Instance Name	Physical Address
USB0	5391 C830h

Figure 5-1497. USB_DWC3_DEPCMDPAR23 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3035. USB_DWC3_DEPCMDPAR23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.280 USB_DWC3_DEPCMDPAR13 Register

5.27.2.280.1 USB_DWC3_DEPCMDPAR13 Register (Offset = C834h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3036. Instance Table

Instance Name	Physical Address
USB0	5391 C834h

Figure 5-1498. USB_DWC3_DEPCMDPAR13 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3037. USB_DWC3_DEPCMDPAR13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.281 USB_DWC3_DEPCMDPAR03 Register

5.27.2.281.1 USB_DWC3_DEPCMDPAR03 Register (Offset = C838h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3038. Instance Table

Instance Name	Physical Address
USB0	5391 C838h

Figure 5-1499. USB_DWC3_DEPCMDPAR03 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3039. USB_DWC3_DEPCMDPAR03 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.282 USB_DWC3_DEPCMD3 Register

5.27.2.282.1 USB_DWC3_DEPCMD3 Register (Offset = C83Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3040. Instance Table

Instance Name	Physical Address
USB0	5391 C83Ch

Figure 5-1500. USB_DWC3_DEPCMD3 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3041. USB_DWC3_DEPCMD3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3041. USB_DWC3_DEPCMD3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.283 USB_DWC3_DEPCMDPAR24 Register

5.27.2.283.1 USB_DWC3_DEPCMDPAR24 Register (Offset = C840h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3042. Instance Table

Instance Name	Physical Address
USB0	5391 C840h

Figure 5-1501. USB_DWC3_DEPCMDPAR24 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3043. USB_DWC3_DEPCMDPAR24 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.284 USB_DWC3_DEPCMDPAR14 Register

5.27.2.284.1 USB_DWC3_DEPCMDPAR14 Register (Offset = C844h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3044. Instance Table

Instance Name	Physical Address
USB0	5391 C844h

Figure 5-1502. USB_DWC3_DEPCMDPAR14 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3045. USB_DWC3_DEPCMDPAR14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.285 USB_DWC3_DEPCMDPAR04 Register

5.27.2.285.1 USB_DWC3_DEPCMDPAR04 Register (Offset = C848h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3046. Instance Table

Instance Name	Physical Address
USB0	5391 C848h

Figure 5-1503. USB_DWC3_DEPCMDPAR04 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3047. USB_DWC3_DEPCMDPAR04 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.286 USB_DWC3_DEPCMD4 Register

5.27.2.286.1 USB_DWC3_DEPCMD4 Register (Offset = C84Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3048. Instance Table

Instance Name	Physical Address
USB0	5391 C84Ch

Figure 5-1504. USB_DWC3_DEPCMD4 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3049. USB_DWC3_DEPCMD4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3049. USB_DWC3_DEPCMD4 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.287 USB_DWC3_DEPCMDPAR25 Register
5.27.2.287.1 USB_DWC3_DEPCMDPAR25 Register (Offset = C850h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3050. Instance Table

Instance Name	Physical Address
USB0	5391 C850h

Figure 5-1505. USB_DWC3_DEPCMDPAR25 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3051. USB_DWC3_DEPCMDPAR25 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.288 USB_DWC3_DEPCMDPAR15 Register

5.27.2.288.1 USB_DWC3_DEPCMDPAR15 Register (Offset = C854h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3052. Instance Table

Instance Name	Physical Address
USB0	5391 C854h

Figure 5-1506. USB_DWC3_DEPCMDPAR15 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3053. USB_DWC3_DEPCMDPAR15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.289 USB_DWC3_DEPCMDPAR05 Register

5.27.2.289.1 USB_DWC3_DEPCMDPAR05 Register (Offset = C858h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3054. Instance Table

Instance Name	Physical Address
USB0	5391 C858h

Figure 5-1507. USB_DWC3_DEPCMDPAR05 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3055. USB_DWC3_DEPCMDPAR05 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.290 USB_DWC3_DEPCMD5 Register

5.27.2.290.1 USB_DWC3_DEPCMD5 Register (Offset = C85Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3056. Instance Table

Instance Name	Physical Address
USB0	5391 C85Ch

Figure 5-1508. USB_DWC3_DEPCMD5 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3057. USB_DWC3_DEPCMD5 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3057. USB_DWC3_DEPCMD5 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.291 USB_DWC3_DEPCMDPAR26 Register

5.27.2.291.1 USB_DWC3_DEPCMDPAR26 Register (Offset = C860h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3058. Instance Table

Instance Name	Physical Address
USB0	5391 C860h

Figure 5-1509. USB_DWC3_DEPCMDPAR26 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3059. USB_DWC3_DEPCMDPAR26 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.292 USB_DWC3_DEPCMDPAR16 Register
5.27.2.292.1 USB_DWC3_DEPCMDPAR16 Register (Offset = C864h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3060. Instance Table

Instance Name	Physical Address
USB0	5391 C864h

Figure 5-1510. USB_DWC3_DEPCMDPAR16 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3061. USB_DWC3_DEPCMDPAR16 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.293 USB_DWC3_DEPCMDPAR06 Register

5.27.2.293.1 USB_DWC3_DEPCMDPAR06 Register (Offset = C868h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3062. Instance Table

Instance Name	Physical Address
USB0	5391 C868h

Figure 5-1511. USB_DWC3_DEPCMDPAR06 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3063. USB_DWC3_DEPCMDPAR06 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.294 USB_DWC3_DEPCMD6 Register

5.27.2.294.1 USB_DWC3_DEPCMD6 Register (Offset = C86Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3064. Instance Table

Instance Name	Physical Address
USB0	5391 C86Ch

Figure 5-1512. USB_DWC3_DEPCMD6 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3065. USB_DWC3_DEPCMD6 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3065. USB_DWC3_DEPCMD6 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.295 USB_DWC3_DEPCMDPAR27 Register

5.27.2.295.1 USB_DWC3_DEPCMDPAR27 Register (Offset = C870h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3066. Instance Table

Instance Name	Physical Address
USB0	5391 C870h

Figure 5-1513. USB_DWC3_DEPCMDPAR27 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3067. USB_DWC3_DEPCMDPAR27 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.296 USB_DWC3_DEPCMDPAR17 Register

5.27.2.296.1 USB_DWC3_DEPCMDPAR17 Register (Offset = C874h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3068. Instance Table

Instance Name	Physical Address
USB0	5391 C874h

Figure 5-1514. USB_DWC3_DEPCMDPAR17 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3069. USB_DWC3_DEPCMDPAR17 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.297 USB_DWC3_DEPCMDPAR07 Register
5.27.2.297.1 USB_DWC3_DEPCMDPAR07 Register (Offset = C878h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3070. Instance Table

Instance Name	Physical Address
USB0	5391 C878h

Figure 5-1515. USB_DWC3_DEPCMDPAR07 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3071. USB_DWC3_DEPCMDPAR07 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.298 USB_DWC3_DEPCMD7 Register

5.27.2.298.1 USB_DWC3_DEPCMD7 Register (Offset = C87Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3072. Instance Table

Instance Name	Physical Address
USB0	5391 C87Ch

Figure 5-1516. USB_DWC3_DEPCMD7 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3073. USB_DWC3_DEPCMD7 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3073. USB_DWC3_DEPCMD7 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.299 USB_DWC3_DEPCMDPAR28 Register

5.27.2.299.1 USB_DWC3_DEPCMDPAR28 Register (Offset = C880h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3074. Instance Table

Instance Name	Physical Address
USB0	5391 C880h

Figure 5-1517. USB_DWC3_DEPCMDPAR28 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3075. USB_DWC3_DEPCMDPAR28 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.300 USB_DWC3_DEPCMDPAR18 Register

5.27.2.300.1 USB_DWC3_DEPCMDPAR18 Register (Offset = C884h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3076. Instance Table

Instance Name	Physical Address
USB0	5391 C884h

Figure 5-1518. USB_DWC3_DEPCMDPAR18 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3077. USB_DWC3_DEPCMDPAR18 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.301 USB_DWC3_DEPCMDPAR08 Register

5.27.2.301.1 USB_DWC3_DEPCMDPAR08 Register (Offset = C888h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3078. Instance Table

Instance Name	Physical Address
USB0	5391 C888h

Figure 5-1519. USB_DWC3_DEPCMDPAR08 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3079. USB_DWC3_DEPCMDPAR08 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.302 USB_DWC3_DEPCMD8 Register

5.27.2.302.1 USB_DWC3_DEPCMD8 Register (Offset = C88Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3080. Instance Table

Instance Name	Physical Address
USB0	5391 C88Ch

Figure 5-1520. USB_DWC3_DEPCMD8 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3081. USB_DWC3_DEPCMD8 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3081. USB_DWC3_DEPCMD8 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.303 USB_DWC3_DEPCMDPAR29 Register
5.27.2.303.1 USB_DWC3_DEPCMDPAR29 Register (Offset = C890h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3082. Instance Table

Instance Name	Physical Address
USB0	5391 C890h

Figure 5-1521. USB_DWC3_DEPCMDPAR29 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3083. USB_DWC3_DEPCMDPAR29 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.304 USB_DWC3_DEPCMDPAR19 Register

5.27.2.304.1 USB_DWC3_DEPCMDPAR19 Register (Offset = C894h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3084. Instance Table

Instance Name	Physical Address
USB0	5391 C894h

Figure 5-1522. USB_DWC3_DEPCMDPAR19 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3085. USB_DWC3_DEPCMDPAR19 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.305 USB_DWC3_DEPCMDPAR09 Register
5.27.2.305.1 USB_DWC3_DEPCMDPAR09 Register (Offset = C898h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3086. Instance Table

Instance Name	Physical Address
USB0	5391 C898h

Figure 5-1523. USB_DWC3_DEPCMDPAR09 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3087. USB_DWC3_DEPCMDPAR09 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.306 USB_DWC3_DEPCMD9 Register

5.27.2.306.1 USB_DWC3_DEPCMD9 Register (Offset = C89Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3088. Instance Table

Instance Name	Physical Address
USB0	5391 C89Ch

Figure 5-1524. USB_DWC3_DEPCMD9 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3089. USB_DWC3_DEPCMD9 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3089. USB_DWC3_DEPCMD9 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.307 USB_DWC3_DEPCMDPAR210 Register

5.27.2.307.1 USB_DWC3_DEPCMDPAR210 Register (Offset = C8A0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3090. Instance Table

Instance Name	Physical Address
USB0	5391 C8A0h

Figure 5-1525. USB_DWC3_DEPCMDPAR210 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3091. USB_DWC3_DEPCMDPAR210 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.308 USB_DWC3_DEPCMDPAR110 Register
5.27.2.308.1 USB_DWC3_DEPCMDPAR110 Register (Offset = C8A4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3092. Instance Table

Instance Name	Physical Address
USB0	5391 C8A4h

Figure 5-1526. USB_DWC3_DEPCMDPAR110 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3093. USB_DWC3_DEPCMDPAR110 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.309 USB_DWC3_DEPCMDPAR010 Register

5.27.2.309.1 USB_DWC3_DEPCMDPAR010 Register (Offset = C8A8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3094. Instance Table

Instance Name	Physical Address
USB0	5391 C8A8h

Figure 5-1527. USB_DWC3_DEPCMDPAR010 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3095. USB_DWC3_DEPCMDPAR010 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.310 USB_DWC3_DEPCMD10 Register

5.27.2.310.1 USB_DWC3_DEPCMD10 Register (Offset = C8ACh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3096. Instance Table

Instance Name	Physical Address
USB0	5391 C8ACh

Figure 5-1528. USB_DWC3_DEPCMD10 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3097. USB_DWC3_DEPCMD10 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3097. USB_DWC3_DEPCMD10 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.311 USB_DWC3_DEPCMDPAR211 Register

5.27.2.311.1 USB_DWC3_DEPCMDPAR211 Register (Offset = C8B0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3098. Instance Table

Instance Name	Physical Address
USB0	5391 C8B0h

Figure 5-1529. USB_DWC3_DEPCMDPAR211 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3099. USB_DWC3_DEPCMDPAR211 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.312 USB_DWC3_DEPCMDPAR111 Register

5.27.2.312.1 USB_DWC3_DEPCMDPAR111 Register (Offset = C8B4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3100. Instance Table

Instance Name	Physical Address
USB0	5391 C8B4h

Figure 5-1530. USB_DWC3_DEPCMDPAR111 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3101. USB_DWC3_DEPCMDPAR111 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.313 USB_DWC3_DEPCMDPAR011 Register
5.27.2.313.1 USB_DWC3_DEPCMDPAR011 Register (Offset = C8B8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3102. Instance Table

Instance Name	Physical Address
USB0	5391 C8B8h

Figure 5-1531. USB_DWC3_DEPCMDPAR011 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3103. USB_DWC3_DEPCMDPAR011 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.314 USB_DWC3_DEPCMD11 Register

5.27.2.314.1 USB_DWC3_DEPCMD11 Register (Offset = C8BCh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3104. Instance Table

Instance Name	Physical Address
USB0	5391 C8BCh

Figure 5-1532. USB_DWC3_DEPCMD11 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3105. USB_DWC3_DEPCMD11 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3105. USB_DWC3_DEPCMD11 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.315 USB_DWC3_DEPCMDPAR212 Register

5.27.2.315.1 USB_DWC3_DEPCMDPAR212 Register (Offset = C8C0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3106. Instance Table

Instance Name	Physical Address
USB0	5391 C8C0h

Figure 5-1533. USB_DWC3_DEPCMDPAR212 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3107. USB_DWC3_DEPCMDPAR212 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.316 USB_DWC3_DEPCMDPAR112 Register
5.27.2.316.1 USB_DWC3_DEPCMDPAR112 Register (Offset = C8C4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3108. Instance Table

Instance Name	Physical Address
USB0	5391 C8C4h

Figure 5-1534. USB_DWC3_DEPCMDPAR112 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3109. USB_DWC3_DEPCMDPAR112 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.317 USB_DWC3_DEPCMDPAR012 Register

5.27.2.317.1 USB_DWC3_DEPCMDPAR012 Register (Offset = C8C8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3110. Instance Table

Instance Name	Physical Address
USB0	5391 C8C8h

Figure 5-1535. USB_DWC3_DEPCMDPAR012 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3111. USB_DWC3_DEPCMDPAR012 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.318 USB_DWC3_DEPCMD12 Register

5.27.2.318.1 USB_DWC3_DEPCMD12 Register (Offset = C8CCh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3112. Instance Table

Instance Name	Physical Address
USB0	5391 C8CCh

Figure 5-1536. USB_DWC3_DEPCMD12 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3113. USB_DWC3_DEPCMD12 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3113. USB_DWC3_DEPCMD12 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.319 USB_DWC3_DEPCMDPAR213 Register
5.27.2.319.1 USB_DWC3_DEPCMDPAR213 Register (Offset = C8D0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3114. Instance Table

Instance Name	Physical Address
USB0	5391 C8D0h

Figure 5-1537. USB_DWC3_DEPCMDPAR213 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3115. USB_DWC3_DEPCMDPAR213 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.320 USB_DWC3_DEPCMDPAR113 Register

5.27.2.320.1 USB_DWC3_DEPCMDPAR113 Register (Offset = C8D4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3116. Instance Table

Instance Name	Physical Address
USB0	5391 C8D4h

Figure 5-1538. USB_DWC3_DEPCMDPAR113 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3117. USB_DWC3_DEPCMDPAR113 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.321 USB_DWC3_DEPCMDPAR013 Register
5.27.2.321.1 USB_DWC3_DEPCMDPAR013 Register (Offset = C8D8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3118. Instance Table

Instance Name	Physical Address
USB0	5391 C8D8h

Figure 5-1539. USB_DWC3_DEPCMDPAR013 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3119. USB_DWC3_DEPCMDPAR013 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.322 USB_DWC3_DEPCMD13 Register

5.27.2.322.1 USB_DWC3_DEPCMD13 Register (Offset = C8DCh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3120. Instance Table

Instance Name	Physical Address
USB0	5391 C8DCh

Figure 5-1540. USB_DWC3_DEPCMD13 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3121. USB_DWC3_DEPCMD13 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3121. USB_DWC3_DEPCMD13 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.323 USB_DWC3_DEPCMDPAR214 Register

5.27.2.323.1 USB_DWC3_DEPCMDPAR214 Register (Offset = C8E0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3122. Instance Table

Instance Name	Physical Address
USB0	5391 C8E0h

Figure 5-1541. USB_DWC3_DEPCMDPAR214 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3123. USB_DWC3_DEPCMDPAR214 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.324 USB_DWC3_DEPCMDPAR114 Register
5.27.2.324.1 USB_DWC3_DEPCMDPAR114 Register (Offset = C8E4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3124. Instance Table

Instance Name	Physical Address
USB0	5391 C8E4h

Figure 5-1542. USB_DWC3_DEPCMDPAR114 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3125. USB_DWC3_DEPCMDPAR114 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.325 USB_DWC3_DEPCMDPAR014 Register

5.27.2.325.1 USB_DWC3_DEPCMDPAR014 Register (Offset = C8E8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3126. Instance Table

Instance Name	Physical Address
USB0	5391 C8E8h

Figure 5-1543. USB_DWC3_DEPCMDPAR014 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3127. USB_DWC3_DEPCMDPAR014 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.326 USB_DWC3_DEPCMD14 Register

5.27.2.326.1 USB_DWC3_DEPCMD14 Register (Offset = C8ECh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3128. Instance Table

Instance Name	Physical Address
USB0	5391 C8ECh

Figure 5-1544. USB_DWC3_DEPCMD14 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3129. USB_DWC3_DEPCMD14 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3129. USB_DWC3_DEPCMD14 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.327 USB_DWC3_DEPCMDPAR215 Register
5.27.2.327.1 USB_DWC3_DEPCMDPAR215 Register (Offset = C8F0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3130. Instance Table

Instance Name	Physical Address
USB0	5391 C8F0h

Figure 5-1545. USB_DWC3_DEPCMDPAR215 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3131. USB_DWC3_DEPCMDPAR215 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.328 USB_DWC3_DEPCMDPAR115 Register

5.27.2.328.1 USB_DWC3_DEPCMDPAR115 Register (Offset = C8F4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3132. Instance Table

Instance Name	Physical Address
USB0	5391 C8F4h

Figure 5-1546. USB_DWC3_DEPCMDPAR115 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3133. USB_DWC3_DEPCMDPAR115 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.329 USB_DWC3_DEPCMDPAR015 Register
5.27.2.329.1 USB_DWC3_DEPCMDPAR015 Register (Offset = C8F8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3134. Instance Table

Instance Name	Physical Address
USB0	5391 C8F8h

Figure 5-1547. USB_DWC3_DEPCMDPAR015 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3135. USB_DWC3_DEPCMDPAR015 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.330 USB_DWC3_DEPCMD15 Register

5.27.2.330.1 USB_DWC3_DEPCMD15 Register (Offset = C8FCh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3136. Instance Table

Instance Name	Physical Address
USB0	5391 C8FCh

Figure 5-1548. USB_DWC3_DEPCMD15 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3137. USB_DWC3_DEPCMD15 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3137. USB_DWC3_DEPCMD15 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.331 USB_DWC3_DEPCMDPAR216 Register

5.27.2.331.1 USB_DWC3_DEPCMDPAR216 Register (Offset = C900h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3138. Instance Table

Instance Name	Physical Address
USB0	5391 C900h

Figure 5-1549. USB_DWC3_DEPCMDPAR216 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3139. USB_DWC3_DEPCMDPAR216 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.332 USB_DWC3_DEPCMDPAR116 Register
5.27.2.332.1 USB_DWC3_DEPCMDPAR116 Register (Offset = C904h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3140. Instance Table

Instance Name	Physical Address
USB0	5391 C904h

Figure 5-1550. USB_DWC3_DEPCMDPAR116 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3141. USB_DWC3_DEPCMDPAR116 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.333 USB_DWC3_DEPCMDPAR016 Register

5.27.2.333.1 USB_DWC3_DEPCMDPAR016 Register (Offset = C908h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3142. Instance Table

Instance Name	Physical Address
USB0	5391 C908h

Figure 5-1551. USB_DWC3_DEPCMDPAR016 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3143. USB_DWC3_DEPCMDPAR016 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.334 USB_DWC3_DEPCMD16 Register

5.27.2.334.1 USB_DWC3_DEPCMD16 Register (Offset = C90Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3144. Instance Table

Instance Name	Physical Address
USB0	5391 C90Ch

Figure 5-1552. USB_DWC3_DEPCMD16 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3145. USB_DWC3_DEPCMD16 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3145. USB_DWC3_DEPCMD16 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.335 USB_DWC3_DEPCMDPAR217 Register

5.27.2.335.1 USB_DWC3_DEPCMDPAR217 Register (Offset = C910h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3146. Instance Table

Instance Name	Physical Address
USB0	5391 C910h

Figure 5-1553. USB_DWC3_DEPCMDPAR217 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3147. USB_DWC3_DEPCMDPAR217 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.336 USB_DWC3_DEPCMDPAR117 Register

5.27.2.336.1 USB_DWC3_DEPCMDPAR117 Register (Offset = C914h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3148. Instance Table

Instance Name	Physical Address
USB0	5391 C914h

Figure 5-1554. USB_DWC3_DEPCMDPAR117 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3149. USB_DWC3_DEPCMDPAR117 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.337 USB_DWC3_DEPCMDPAR017 Register
5.27.2.337.1 USB_DWC3_DEPCMDPAR017 Register (Offset = C918h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3150. Instance Table

Instance Name	Physical Address
USB0	5391 C918h

Figure 5-1555. USB_DWC3_DEPCMDPAR017 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3151. USB_DWC3_DEPCMDPAR017 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.338 USB_DWC3_DEPCMD17 Register

5.27.2.338.1 USB_DWC3_DEPCMD17 Register (Offset = C91Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3152. Instance Table

Instance Name	Physical Address
USB0	5391 C91Ch

Figure 5-1556. USB_DWC3_DEPCMD17 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3153. USB_DWC3_DEPCMD17 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3153. USB_DWC3_DEPCMD17 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.339 USB_DWC3_DEPCMDPAR218 Register

5.27.2.339.1 USB_DWC3_DEPCMDPAR218 Register (Offset = C920h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3154. Instance Table

Instance Name	Physical Address
USB0	5391 C920h

Figure 5-1557. USB_DWC3_DEPCMDPAR218 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3155. USB_DWC3_DEPCMDPAR218 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.340 USB_DWC3_DEPCMDPAR118 Register

5.27.2.340.1 USB_DWC3_DEPCMDPAR118 Register (Offset = C924h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3156. Instance Table

Instance Name	Physical Address
USB0	5391 C924h

Figure 5-1558. USB_DWC3_DEPCMDPAR118 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3157. USB_DWC3_DEPCMDPAR118 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.341 USB_DWC3_DEPCMDPAR018 Register

5.27.2.341.1 USB_DWC3_DEPCMDPAR018 Register (Offset = C928h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3158. Instance Table

Instance Name	Physical Address
USB0	5391 C928h

Figure 5-1559. USB_DWC3_DEPCMDPAR018 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3159. USB_DWC3_DEPCMDPAR018 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.342 USB_DWC3_DEPCMD18 Register

5.27.2.342.1 USB_DWC3_DEPCMD18 Register (Offset = C92Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3160. Instance Table

Instance Name	Physical Address
USB0	5391 C92Ch

Figure 5-1560. USB_DWC3_DEPCMD18 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3161. USB_DWC3_DEPCMD18 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3161. USB_DWC3_DEPCMD18 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.343 USB_DWC3_DEPCMDPAR219 Register
5.27.2.343.1 USB_DWC3_DEPCMDPAR219 Register (Offset = C930h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3162. Instance Table

Instance Name	Physical Address
USB0	5391 C930h

Figure 5-1561. USB_DWC3_DEPCMDPAR219 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3163. USB_DWC3_DEPCMDPAR219 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.344 USB_DWC3_DEPCMDPAR119 Register

5.27.2.344.1 USB_DWC3_DEPCMDPAR119 Register (Offset = C934h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3164. Instance Table

Instance Name	Physical Address
USB0	5391 C934h

Figure 5-1562. USB_DWC3_DEPCMDPAR119 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3165. USB_DWC3_DEPCMDPAR119 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.345 USB_DWC3_DEPCMDPAR019 Register
5.27.2.345.1 USB_DWC3_DEPCMDPAR019 Register (Offset = C938h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3166. Instance Table

Instance Name	Physical Address
USB0	5391 C938h

Figure 5-1563. USB_DWC3_DEPCMDPAR019 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3167. USB_DWC3_DEPCMDPAR019 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.346 USB_DWC3_DEPCMD19 Register

5.27.2.346.1 USB_DWC3_DEPCMD19 Register (Offset = C93Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3168. Instance Table

Instance Name	Physical Address
USB0	5391 C93Ch

Figure 5-1564. USB_DWC3_DEPCMD19 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3169. USB_DWC3_DEPCMD19 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3169. USB_DWC3_DEPCMD19 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.347 USB_DWC3_DEPCMDPAR220 Register

5.27.2.347.1 USB_DWC3_DEPCMDPAR220 Register (Offset = C940h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3170. Instance Table

Instance Name	Physical Address
USB0	5391 C940h

Figure 5-1565. USB_DWC3_DEPCMDPAR220 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3171. USB_DWC3_DEPCMDPAR220 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.348 USB_DWC3_DEPCMDPAR120 Register

5.27.2.348.1 USB_DWC3_DEPCMDPAR120 Register (Offset = C944h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3172. Instance Table

Instance Name	Physical Address
USB0	5391 C944h

Figure 5-1566. USB_DWC3_DEPCMDPAR120 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3173. USB_DWC3_DEPCMDPAR120 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.349 USB_DWC3_DEPCMDPAR020 Register

5.27.2.349.1 USB_DWC3_DEPCMDPAR020 Register (Offset = C948h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3174. Instance Table

Instance Name	Physical Address
USB0	5391 C948h

Figure 5-1567. USB_DWC3_DEPCMDPAR020 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3175. USB_DWC3_DEPCMDPAR020 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.350 USB_DWC3_DEPCMD20 Register

5.27.2.350.1 USB_DWC3_DEPCMD20 Register (Offset = C94Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3176. Instance Table

Instance Name	Physical Address
USB0	5391 C94Ch

Figure 5-1568. USB_DWC3_DEPCMD20 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3177. USB_DWC3_DEPCMD20 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3177. USB_DWC3_DEPCMD20 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.351 USB_DWC3_DEPCMDPAR221 Register

5.27.2.351.1 USB_DWC3_DEPCMDPAR221 Register (Offset = C950h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3178. Instance Table

Instance Name	Physical Address
USB0	5391 C950h

Figure 5-1569. USB_DWC3_DEPCMDPAR221 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3179. USB_DWC3_DEPCMDPAR221 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.352 USB_DWC3_DEPCMDPAR121 Register
5.27.2.352.1 USB_DWC3_DEPCMDPAR121 Register (Offset = C954h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3180. Instance Table

Instance Name	Physical Address
USB0	5391 C954h

Figure 5-1570. USB_DWC3_DEPCMDPAR121 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3181. USB_DWC3_DEPCMDPAR121 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.353 USB_DWC3_DEPCMDPAR021 Register
5.27.2.353.1 USB_DWC3_DEPCMDPAR021 Register (Offset = C958h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3182. Instance Table

Instance Name	Physical Address
USB0	5391 C958h

Figure 5-1571. USB_DWC3_DEPCMDPAR021 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3183. USB_DWC3_DEPCMDPAR021 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.354 USB_DWC3_DEPCMD21 Register

5.27.2.354.1 USB_DWC3_DEPCMD21 Register (Offset = C95Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3184. Instance Table

Instance Name	Physical Address
USB0	5391 C95Ch

Figure 5-1572. USB_DWC3_DEPCMD21 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3185. USB_DWC3_DEPCMD21 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3185. USB_DWC3_DEPCMD21 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.355 USB_DWC3_DEPCMDPAR222 Register

5.27.2.355.1 USB_DWC3_DEPCMDPAR222 Register (Offset = C960h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3186. Instance Table

Instance Name	Physical Address
USB0	5391 C960h

Figure 5-1573. USB_DWC3_DEPCMDPAR222 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3187. USB_DWC3_DEPCMDPAR222 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.356 USB_DWC3_DEPCMDPAR122 Register

5.27.2.356.1 USB_DWC3_DEPCMDPAR122 Register (Offset = C964h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3188. Instance Table

Instance Name	Physical Address
USB0	5391 C964h

Figure 5-1574. USB_DWC3_DEPCMDPAR122 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3189. USB_DWC3_DEPCMDPAR122 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.357 USB_DWC3_DEPCMDPAR022 Register

5.27.2.357.1 USB_DWC3_DEPCMDPAR022 Register (Offset = C968h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3190. Instance Table

Instance Name	Physical Address
USB0	5391 C968h

Figure 5-1575. USB_DWC3_DEPCMDPAR022 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3191. USB_DWC3_DEPCMDPAR022 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.358 USB_DWC3_DEPCMD22 Register

5.27.2.358.1 USB_DWC3_DEPCMD22 Register (Offset = C96Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3192. Instance Table

Instance Name	Physical Address
USB0	5391 C96Ch

Figure 5-1576. USB_DWC3_DEPCMD22 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3193. USB_DWC3_DEPCMD22 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3193. USB_DWC3_DEPCMD22 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.359 USB_DWC3_DEPCMDPAR223 Register

5.27.2.359.1 USB_DWC3_DEPCMDPAR223 Register (Offset = C970h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3194. Instance Table

Instance Name	Physical Address
USB0	5391 C970h

Figure 5-1577. USB_DWC3_DEPCMDPAR223 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3195. USB_DWC3_DEPCMDPAR223 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.360 USB_DWC3_DEPCMDPAR123 Register

5.27.2.360.1 USB_DWC3_DEPCMDPAR123 Register (Offset = C974h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3196. Instance Table

Instance Name	Physical Address
USB0	5391 C974h

Figure 5-1578. USB_DWC3_DEPCMDPAR123 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3197. USB_DWC3_DEPCMDPAR123 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.361 USB_DWC3_DEPCMDPAR023 Register
5.27.2.361.1 USB_DWC3_DEPCMDPAR023 Register (Offset = C978h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3198. Instance Table

Instance Name	Physical Address
USB0	5391 C978h

Figure 5-1579. USB_DWC3_DEPCMDPAR023 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3199. USB_DWC3_DEPCMDPAR023 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.362 USB_DWC3_DEPCMD23 Register

5.27.2.362.1 USB_DWC3_DEPCMD23 Register (Offset = C97Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3200. Instance Table

Instance Name	Physical Address
USB0	5391 C97Ch

Figure 5-1580. USB_DWC3_DEPCMD23 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3201. USB_DWC3_DEPCMD23 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3201. USB_DWC3_DEPCMD23 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.363 USB_DWC3_DEPCMDPAR224 Register

5.27.2.363.1 USB_DWC3_DEPCMDPAR224 Register (Offset = C980h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3202. Instance Table

Instance Name	Physical Address
USB0	5391 C980h

Figure 5-1581. USB_DWC3_DEPCMDPAR224 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3203. USB_DWC3_DEPCMDPAR224 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.364 USB_DWC3_DEPCMDPAR124 Register
5.27.2.364.1 USB_DWC3_DEPCMDPAR124 Register (Offset = C984h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3204. Instance Table

Instance Name	Physical Address
USB0	5391 C984h

Figure 5-1582. USB_DWC3_DEPCMDPAR124 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3205. USB_DWC3_DEPCMDPAR124 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.365 USB_DWC3_DEPCMDPAR024 Register

5.27.2.365.1 USB_DWC3_DEPCMDPAR024 Register (Offset = C988h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3206. Instance Table

Instance Name	Physical Address
USB0	5391 C988h

Figure 5-1583. USB_DWC3_DEPCMDPAR024 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3207. USB_DWC3_DEPCMDPAR024 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.366 USB_DWC3_DEPCMD24 Register
5.27.2.366.1 USB_DWC3_DEPCMD24 Register (Offset = C98Ch) [reset = 0h]

Device Physical Endpoint-n Command.

 Return to [Summary Table](#)
Table 5-3208. Instance Table

Instance Name	Physical Address
USB0	5391 C98Ch

Figure 5-1584. USB_DWC3_DEPCMD24 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3209. USB_DWC3_DEPCMD24 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3209. USB_DWC3_DEPCMD24 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.367 USB_DWC3_DEPCMDPAR225 Register
5.27.2.367.1 USB_DWC3_DEPCMDPAR225 Register (Offset = C990h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3210. Instance Table

Instance Name	Physical Address
USB0	5391 C990h

Figure 5-1585. USB_DWC3_DEPCMDPAR225 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3211. USB_DWC3_DEPCMDPAR225 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.368 USB_DWC3_DEPCMDPAR125 Register
5.27.2.368.1 USB_DWC3_DEPCMDPAR125 Register (Offset = C994h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)
Table 5-3212. Instance Table

Instance Name	Physical Address
USB0	5391 C994h

Figure 5-1586. USB_DWC3_DEPCMDPAR125 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3213. USB_DWC3_DEPCMDPAR125 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.369 USB_DWC3_DEPCMDPAR025 Register

5.27.2.369.1 USB_DWC3_DEPCMDPAR025 Register (Offset = C998h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3214. Instance Table

Instance Name	Physical Address
USB0	5391 C998h

Figure 5-1587. USB_DWC3_DEPCMDPAR025 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3215. USB_DWC3_DEPCMDPAR025 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.370 USB_DWC3_DEPCMD25 Register

5.27.2.370.1 USB_DWC3_DEPCMD25 Register (Offset = C99Ch) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3216. Instance Table

Instance Name	Physical Address
USB0	5391 C99Ch

Figure 5-1588. USB_DWC3_DEPCMD25 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3217. USB_DWC3_DEPCMD25 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3217. USB_DWC3_DEPCMD25 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.371 USB_DWC3_DEPCMDPAR226 Register

5.27.2.371.1 USB_DWC3_DEPCMDPAR226 Register (Offset = C9A0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3218. Instance Table

Instance Name	Physical Address
USB0	5391 C9A0h

Figure 5-1589. USB_DWC3_DEPCMDPAR226 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3219. USB_DWC3_DEPCMDPAR226 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.372 USB_DWC3_DEPCMDPAR126 Register
5.27.2.372.1 USB_DWC3_DEPCMDPAR126 Register (Offset = C9A4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3220. Instance Table

Instance Name	Physical Address
USB0	5391 C9A4h

Figure 5-1590. USB_DWC3_DEPCMDPAR126 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3221. USB_DWC3_DEPCMDPAR126 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.373 USB_DWC3_DEPCMDPAR026 Register

5.27.2.373.1 USB_DWC3_DEPCMDPAR026 Register (Offset = C9A8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3222. Instance Table

Instance Name	Physical Address
USB0	5391 C9A8h

Figure 5-1591. USB_DWC3_DEPCMDPAR026 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3223. USB_DWC3_DEPCMDPAR026 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.374 USB_DWC3_DEPCMD26 Register
5.27.2.374.1 USB_DWC3_DEPCMD26 Register (Offset = C9ACh) [reset = 0h]

Device Physical Endpoint-n Command.

 Return to [Summary Table](#)
Table 5-3224. Instance Table

Instance Name	Physical Address
USB0	5391 C9ACh

Figure 5-1592. USB_DWC3_DEPCMD26 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3225. USB_DWC3_DEPCMD26 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3225. USB_DWC3_DEPCMD26 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.375 USB_DWC3_DEPCMDPAR227 Register
5.27.2.375.1 USB_DWC3_DEPCMDPAR227 Register (Offset = C9B0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3226. Instance Table

Instance Name	Physical Address
USB0	5391 C9B0h

Figure 5-1593. USB_DWC3_DEPCMDPAR227 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3227. USB_DWC3_DEPCMDPAR227 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.376 USB_DWC3_DEPCMDPAR127 Register

5.27.2.376.1 USB_DWC3_DEPCMDPAR127 Register (Offset = C9B4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3228. Instance Table

Instance Name	Physical Address
USB0	5391 C9B4h

Figure 5-1594. USB_DWC3_DEPCMDPAR127 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3229. USB_DWC3_DEPCMDPAR127 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.377 USB_DWC3_DEPCMDPAR027 Register
5.27.2.377.1 USB_DWC3_DEPCMDPAR027 Register (Offset = C9B8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3230. Instance Table

Instance Name	Physical Address
USB0	5391 C9B8h

Figure 5-1595. USB_DWC3_DEPCMDPAR027 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3231. USB_DWC3_DEPCMDPAR027 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.378 USB_DWC3_DEPCMD27 Register

5.27.2.378.1 USB_DWC3_DEPCMD27 Register (Offset = C9BCh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3232. Instance Table

Instance Name	Physical Address
USB0	5391 C9BCh

Figure 5-1596. USB_DWC3_DEPCMD27 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3233. USB_DWC3_DEPCMD27 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3233. USB_DWC3_DEPCMD27 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.379 USB_DWC3_DEPCMDPAR228 Register

5.27.2.379.1 USB_DWC3_DEPCMDPAR228 Register (Offset = C9C0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3234. Instance Table

Instance Name	Physical Address
USB0	5391 C9C0h

Figure 5-1597. USB_DWC3_DEPCMDPAR228 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3235. USB_DWC3_DEPCMDPAR228 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.380 USB_DWC3_DEPCMDPAR128 Register
5.27.2.380.1 USB_DWC3_DEPCMDPAR128 Register (Offset = C9C4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3236. Instance Table

Instance Name	Physical Address
USB0	5391 C9C4h

Figure 5-1598. USB_DWC3_DEPCMDPAR128 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3237. USB_DWC3_DEPCMDPAR128 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.381 USB_DWC3_DEPCMDPAR028 Register

5.27.2.381.1 USB_DWC3_DEPCMDPAR028 Register (Offset = C9C8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3238. Instance Table

Instance Name	Physical Address
USB0	5391 C9C8h

Figure 5-1599. USB_DWC3_DEPCMDPAR028 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3239. USB_DWC3_DEPCMDPAR028 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.382 USB_DWC3_DEPCMD28 Register
5.27.2.382.1 USB_DWC3_DEPCMD28 Register (Offset = C9CCh) [reset = 0h]

Device Physical Endpoint-n Command.

 Return to [Summary Table](#)
Table 5-3240. Instance Table

Instance Name	Physical Address
USB0	5391 C9CCh

Figure 5-1600. USB_DWC3_DEPCMD28 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3241. USB_DWC3_DEPCMD28 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3241. USB_DWC3_DEPCMD28 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.383 USB_DWC3_DEPCMDPAR229 Register
5.27.2.383.1 USB_DWC3_DEPCMDPAR229 Register (Offset = C9D0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3242. Instance Table

Instance Name	Physical Address
USB0	5391 C9D0h

Figure 5-1601. USB_DWC3_DEPCMDPAR229 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3243. USB_DWC3_DEPCMDPAR229 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.384 USB_DWC3_DEPCMDPAR129 Register

5.27.2.384.1 USB_DWC3_DEPCMDPAR129 Register (Offset = C9D4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3244. Instance Table

Instance Name	Physical Address
USB0	5391 C9D4h

Figure 5-1602. USB_DWC3_DEPCMDPAR129 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3245. USB_DWC3_DEPCMDPAR129 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.385 USB_DWC3_DEPCMDPAR029 Register

5.27.2.385.1 USB_DWC3_DEPCMDPAR029 Register (Offset = C9D8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3246. Instance Table

Instance Name	Physical Address
USB0	5391 C9D8h

Figure 5-1603. USB_DWC3_DEPCMDPAR029 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3247. USB_DWC3_DEPCMDPAR029 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.386 USB_DWC3_DEPCMD29 Register

5.27.2.386.1 USB_DWC3_DEPCMD29 Register (Offset = C9DCh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3248. Instance Table

Instance Name	Physical Address
USB0	5391 C9DCh

Figure 5-1604. USB_DWC3_DEPCMD29 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3249. USB_DWC3_DEPCMD29 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3249. USB_DWC3_DEPCMD29 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.387 USB_DWC3_DEPCMDPAR230 Register

5.27.2.387.1 USB_DWC3_DEPCMDPAR230 Register (Offset = C9E0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3250. Instance Table

Instance Name	Physical Address
USB0	5391 C9E0h

Figure 5-1605. USB_DWC3_DEPCMDPAR230 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3251. USB_DWC3_DEPCMDPAR230 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.388 USB_DWC3_DEPCMDPAR130 Register
5.27.2.388.1 USB_DWC3_DEPCMDPAR130 Register (Offset = C9E4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3252. Instance Table

Instance Name	Physical Address
USB0	5391 C9E4h

Figure 5-1606. USB_DWC3_DEPCMDPAR130 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3253. USB_DWC3_DEPCMDPAR130 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.389 USB_DWC3_DEPCMDPAR030 Register

5.27.2.389.1 USB_DWC3_DEPCMDPAR030 Register (Offset = C9E8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3254. Instance Table

Instance Name	Physical Address
USB0	5391 C9E8h

Figure 5-1607. USB_DWC3_DEPCMDPAR030 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3255. USB_DWC3_DEPCMDPAR030 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.390 USB_DWC3_DEPCMD30 Register

5.27.2.390.1 USB_DWC3_DEPCMD30 Register (Offset = C9ECh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3256. Instance Table

Instance Name	Physical Address
USB0	5391 C9ECh

Figure 5-1608. USB_DWC3_DEPCMD30 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3257. USB_DWC3_DEPCMD30 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3257. USB_DWC3_DEPCMD30 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.391 USB_DWC3_DEPCMDPAR231 Register
5.27.2.391.1 USB_DWC3_DEPCMDPAR231 Register (Offset = C9F0h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 2.

Must be programmed before issuing the command, if required by the command.

 Return to [Summary Table](#)
Table 5-3258. Instance Table

Instance Name	Physical Address
USB0	5391 C9F0h

Figure 5-1609. USB_DWC3_DEPCMDPAR231 Name Register

31	30	29	28	27	26	25	24
PARAMETER2							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER2							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER2							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER2							
R/W							
0h							

Table 5-3259. USB_DWC3_DEPCMDPAR231 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER2	R/W	0h	Command-dependent

5.27.2.392 USB_DWC3_DEPCMDPAR131 Register

5.27.2.392.1 USB_DWC3_DEPCMDPAR131 Register (Offset = C9F4h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 1

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3260. Instance Table

Instance Name	Physical Address
USB0	5391 C9F4h

Figure 5-1610. USB_DWC3_DEPCMDPAR131 Name Register

31	30	29	28	27	26	25	24
PARAMETER1							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER1							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER1							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER1							
R/W							
0h							

Table 5-3261. USB_DWC3_DEPCMDPAR131 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER1	R/W	0h	Command-dependent

5.27.2.393 USB_DWC3_DEPCMDPAR031 Register

5.27.2.393.1 USB_DWC3_DEPCMDPAR031 Register (Offset = C9F8h) [reset = 0h]

Device Physical Endpoint-n Command Parameter 0

Must be programmed before issuing the command, if required by the command.

Return to [Summary Table](#)

Table 5-3262. Instance Table

Instance Name	Physical Address
USB0	5391 C9F8h

Figure 5-1611. USB_DWC3_DEPCMDPAR031 Name Register

31	30	29	28	27	26	25	24
PARAMETER0							
R/W							
0h							
23	22	21	20	19	18	17	16
PARAMETER0							
R/W							
0h							
15	14	13	12	11	10	9	8
PARAMETER0							
R/W							
0h							
7	6	5	4	3	2	1	0
PARAMETER0							
R/W							
0h							

Table 5-3263. USB_DWC3_DEPCMDPAR031 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	PARAMETER0	R/W	0h	Command-dependent

5.27.2.394 USB_DWC3_DEPCMD31 Register

5.27.2.394.1 USB_DWC3_DEPCMD31 Register (Offset = C9FCh) [reset = 0h]

Device Physical Endpoint-n Command.

Return to [Summary Table](#)

Table 5-3264. Instance Table

Instance Name	Physical Address
USB0	5391 C9FCh

Figure 5-1612. USB_DWC3_DEPCMD31 Name Register

31	30	29	28	27	26	25	24
CMDPARAM_EVTPARAM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMDPARAM_EVTPARAM							
R/W							
0h							
15	14	13	12	11	10	9	8
CMDSTATUS				HIPRI_FORCE RM	CMDACT	RESERVED1	CMDIOC
R/W				R/W	R/W	R	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				CMDTYP			
R				R/W			
0h				0h			

Table 5-3265. USB_DWC3_DEPCMD31 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:16	CMDPARAM_EVTPARAM	R/W	0h	Read: Event Parameters, see Device-mode Endpoint Events [DEPEVT]. Write: Command Parameters, command-dependent: DEPSTRXFER on isoc EP: [31:16] microframe number for the first TRB [StartMicroFramNum] DEPSTRXFER on stream-capable EP: [31:16] USB stream ID for the transfer [StreamID] DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start [XferRscldx] DEPSTARTCFG: [22:16] Transfer resource index assigned by SW upon new configuration start [XferRscldx]
15:12	CMDSTATUS	R/W	0h	Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event.
11	HIPRI_FORCERM	R/W	0h	HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value Write 0 WR0 HighPriority/ForceRM=0 Write 1 WR1 HighPriority/ForceRM=1

Table 5-3265. USB_DWC3_DEPCMD31 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10	CMDACT	R/W	0h	Command Active. Auto-cleared. Read 0 DONE Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet. Read 1 ACTIVE Command execution is being started. Write 1 EXE Execute the generic command.
9	RESERVED1	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
8	CMDIOC	R/W	0h	Command Interrupt On Complete. Event mapped to interrupt # DEPCFG.IntNum [command]. Reads return 0. Write 0 NO No interrupt on complete Write 1 IRQ generic Endpoint Command Complete event issued after executing the command.
7:4	RESERVED	R	0h	Register is stored in RAM, so that the field is actually writable [value is still don't care].
3:0	CMDTYP	R/W	0h	Command Type. Write 0x1 DEPCFG DEPCFG: Set Endpoint Configuration [64-bit parameter] Write 0x2 DEPXFERCFG DEPXFERCFG: Set Endpoint Transfer Resource Configuration [32-bit parameter] Write 0x3 DEPGETDSEQ DEPGETDSEQ: Get Data Sequence Number [No Parameter] Write 0x4 DEPSSTALL DEPSETSTALL: Set Stall [No Parameter] Write 0x5 DEPCSTALL DEPCSTALL: Clear Stall [No Parameter] Write 0x6 DEPSTRXFER DEPSTRXFER: Start Transfer [64-bit parameter] Write 0x7 DEPUPDXFER DEPUPDXFER: Update Transfer [No Parameter] Write 0x8 DEPENDXFER DEPENDXFER: End Transfer [No Parameter] Write 0x9 DEPSTARTCFG DEPSTARTCFG: Start New Configuration [No Parameter]

5.27.2.395 USB_DWC3_OCFG Register

5.27.2.395.1 USB_DWC3_OCFG Register (Offset = CC00h) [reset = 0h]

OTG configuration.

Return to [Summary Table](#)

Table 5-3266. Instance Table

Instance Name	Physical Address
USB0	5391 CC00h

Figure 5-1613. USB_DWC3_OCFG Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED				OTGSFTRSTM SK	OTGVERSION	HNPCAP	SRPCAP
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h

Table 5-3267. USB_DWC3_OCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:4	RESERVED	R	0h	Reserved
3	OTGSFTRSTM SK	R/W	0h	Protects OTG, PHY and VBUS filters from the following SW resets: xHCI USB_CMD.HCRST [host], DCTL.CSfRst [device]. Note: In OTG2 applications, it is not recommended to program USB_CMD.HCRST during role switch.
2	OTGVERSION	R/W	0h	Debug, always write 0.
1	HNPCAP	R/W	0h	HNP Capability Enable.
0	SRPCAP	R/W	0h	SRP Capability enable. For A-device, SRP detection. For B-device, SRP generation.

5.27.2.396 USB_DWC3_OCTL Register

5.27.2.396.1 USB_DWC3_OCTL Register (Offset = CC04h) [reset = 40h]

OTG control. IMPORTANT NOTE: register is reinitialized upon ID change, but is not affected by a software reset.

Return to [Summary Table](#)

Table 5-3268. Instance Table

Instance Name	Physical Address
USB0	5391 CC04h

Figure 5-1614. USB_DWC3_OCTL Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
OTG3_GOERR	PERIMODE	PRTPWCTL	HNPREQ	SESREQ	TERMSELDLP ULSE	DEVSETHNPE N	HSTSETHNPE N
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	1h	0h	0h	0h	0h	0h	0h

Table 5-3269. USB_DWC3_OCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:8	RESERVED	R	0h	Reserved
7	OTG3_GOERR	R/W	0h	To be set upon TRSP_ACK_ERR, TRSP_CNF_ERR, or TRSP_WRST_ERR timeout. Auto-cleared. OTG3: NOT IMPLEMENTED, DO NOT SET.
6	PERIMODE	R/W	1h	Peripheral Mode. Program the core to work as a peripheral or as a host.
5	PRTPWCTL	R/W	0h	Port Power Control. Set or cleared by SW. Self-cleared in any of the following conditions: 1] transition to a_idle OTG state 2] aidl_bdis_tout event when in a_suspend OTG state 3] a_wait_bcon_tout event when in a_wait_bcon OTG state 4] transition to any b_* OTG state
4	HNPREQ	R/W	0h	HNP Request. Set [1] by SW to initiate HNP request to the connected USB host. Clear [0] by SW upon either OEVT.OTGBDevBHostEndEvt or OEVT.OTGBDevVBusChngEvt.
3	SESREQ	R/W	0h	Session Request. In the absence of OEVT.OTGBDevSessVldDetEvt after a request, the application must wait for at least TB_SRP_FAIL [6 secs] before another request.
2	TERMSELDLPULSE	R/W	0h	TermSelect Data Line Pulse. Alternate SRP data line pulsing method on UTMI interface.
1	DEVSETHNPEN	R/W	0h	Device Set HNP Enable. To be set when HNP has been successfully enabled by the connected host, using the SetFeature.SetHNPEnable command.

Table 5-3269. USB_DWC3_OCTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	HSTSETHNPEN	R/W	0h	Host Set HNP Enable. To be set when HNP has been successfully enabled on the connected device, using the SetFeature.SetHNPEnable command.

5.27.2.397 USB_DWC3_OEVT Register

5.27.2.397.1 USB_DWC3_OEVT Register (Offset = CC08h) [reset = 8000000h]

OTG Event: OTG interrupt status. All writable bits are cleared by writing a 1.

Return to [Summary Table](#)

Table 5-3270. Instance Table

Instance Name	Physical Address
USB0	5391 CC08h

Figure 5-1615. USB_DWC3_OEVT Name Register

31	30	29	28	27	26	25	24
DEVICEMODE	RESERVED2						OTGCONIDST SCHNGEVNT
R	R						R/W0TC
1h	0h						0h
23	22	21	20	19	18	17	16
HRRCONFNOT IFEVNT	HRRINITNOTIF EVNT	OTGADEVIDLE EVNT	OTGADEVBHO STENDEVNT	OTGADEVHOS TEVNT	OTGADEVHNP CHNGDETEVN T	OTGADEVSRP DETEVNT	OTGADEVSES SENDDETEVN T
R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC	R/W0TC
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED1				OTGBDEVHOS TENDEVNT	OTGBDEVHNP CHNGEVNT	OTGBDEVSES SVLDDETEVN T	OTGBDEVVBU SCHNGEVNT
R				R/W0TC	R/W0TC	R/W0TC	R/W0TC
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED				BSESVLD	HSTNEGSTS	SESREQSTS	OEVERTORR
R				R	R	R	R/W0TC
0h				0h	0h	0h	0h

Table 5-3271. USB_DWC3_OEVT Register Field Descriptions

Bit	Field	Type	Reset	Description
31	DEVICEMODE	R	1h	Dual-role device's mode, based on iddig input.
30:25	RESERVED2	R	0h	Reserved
24	OTGCONIDSTSCHNGEVNT	R/W0TC	0h	Connector ID status change event. Set in both A-device and B-device mode.
23	HRRCONFNOTIFEVNT	R/W0TC	0h	Host Role Request Confirm Notifier Event. Set upon reception of HRR Device Notification TP with Confirm field set. Set in OTG3, SS, A-host or B-host mode only. OTG3: NOT IMPLEMENTED
22	HRRINITNOTIFEVNT	R/W0TC	0h	Host Role Request Initiate Notifier Event. Set upon reception of HRR Device Notification TP with Initiate field set. Set in OTG3, SS, A-host or B-host mode only. OTG3: NOT IMPLEMENTED
21	OTGADEVIDLEEVNT	R/W0TC	0h	A-device A-IDLE Event. Set when OTG FSM enters A-IDLE state from any other state. Set in A-device mode only. OTG3: NOT IMPLEMENTED
20	OTGADEVBHOSTENDEVNT	R/W0TC	0h	A-device B-host End Event. Set when connected B-device has completed its B-host role and returns to B-peripheral. Set in A-device mode only.
19	OTGADEVHOSTEVNT	R/W0TC	0h	A-device Host Event. Set when device enters host role, upon initial connect to B-device as well as upon HNP from A-peripheral to A-host. Set in A-device mode only.

Table 5-3271. USB_DWC3_OEVT Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18	OTGADEVHNPCHNGDETEVNT	R/W0TC	0h	A-device HNP change Detected Event. Set when there is an HNP event. Set in A-device mode only.
17	OTGADEVSRPDETEVNT	R/W0TC	0h	A-device SRP Detected Event. Set when SRP request from B-device is detected. Set in A-device mode only.
16	OTGADEVSESENDDDET EVNT	R/W0TC	0h	A-device Session End Detected Event. Set when UTMI input "a-vbus-valid" is deasserted [0]. Set in A-device mode only.
15:12	RESERVED1	R	0h	Reserved
11	OTGBDEVHOSTENDEVENT	R/W0TC	0h	B-device Host End Event. Set completing B-host role and returning to default B-peripheral role. Set in B-device mode only.
10	OTGBDEVHNPCHNGEVNT	R/W0TC	0h	B-device HNP Change Event. Set upon [success of failure of an] HNP attempt. Set in B-device mode only.
9	OTGBDEVSESSVLDDDET EVNT	R/W0TC	0h	B-device Session Valid Detected Event. Set when B-device succeeds in starting a session. Set in B-device mode only.
8	OTGBDEVVBUSCHNGEVNT	R/W0TC	0h	B-device VBUS Change Event. Set when UTMI input "b-session-valid" transitions [to 0 or 1]. Set in B-device mode only.
7:4	RESERVED	R	0h	Reserved
3	BSESVLD	R	0h	B-Session Valid. Updated when OTGBDevVBUSChngEvt is set.
2	HSTNEGSTS	R	0h	Host Negotiation Status. Updated when OTGADevHNPChngEvt or OTGBDevHNPChngEvt is set.
1	SESREQSTS	R	0h	Session Request Status. Updated when OTGBDevSessVldDetEvt is set.
0	OEVTERROR	R/W0TC	0h	No errors currently defined.

5.27.2.398 USB_DWC3_OEVTEN Register

5.27.2.398.1 USB_DWC3_OEVTEN Register (Offset = CC0Ch) [reset = 0h]

OTG Event Enable: OTG interrupt event enable.

Return to [Summary Table](#)

Table 5-3272. Instance Table

Instance Name	Physical Address
USB0	5391 CC0Ch

Figure 5-1616. USB_DWC3_OEVTEN Name Register

31	30	29	28	27	26	25	24
RESERVED2							OTGCONIDST SCHNGEVNTE N
R							R/W
0h							0h
23	22	21	20	19	18	17	16
HRRCONFNOT IFEVNTEN	HRRINITNOTIF EVNTEN	OTGADEVIDLE EVNTEN	OTGADEVBHO STENDEVNTE N	OTGADEVHOS TEVNTEN	OTGADEVHNP CHNGDETEVN TEN	OTGADEVSRP DETEVNTEN	OTGADEVSES SENDETEVN TEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
RESERVED1				OTGBDEVHOS TENDEVNTEN	OTGBDEVHNP CHNGEVNTEN	OTGBDEVSES SVLDDETEVN TEN	OTGBDEVVBU SCHNGEVNTE N
R				R/W	R/W	R/W	R/W
0h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-3273. USB_DWC3_OEVTEN Register Field Descriptions

Bit	Field	Type	Reset	Description
31:25	RESERVED2	R	0h	Reserved
24	OTGCONIDSTSCHNGEVNTEN	R/W	0h	Connector ID Status Change Event Enable.
23	HRRCONFNOTIFEVNTEN	R/W	0h	Host Role Request Confirm Notifier Event Enable. OTG3: NOT IMPLEMENTED
22	HRRINITNOTIFEVNTEN	R/W	0h	Host Role Request Initiate Notifier Event Enable. OTG3: NOT IMPLEMENTED
21	OTGADEVIDLEEVNTEN	R/W	0h	A-device A-IDLE Event Enable.
20	OTGADEVBHOSTENDEVNTEN	R/W	0h	A-device B-host End Event Enable.
19	OTGADEVHOSHOSTEVNTEN	R/W	0h	A-device Host Event Enable.
18	OTGADEVHNPCHNGDETEVNTEN	R/W	0h	A-device HNP change Detected Event Enable.
17	OTGADEVSRPDETEVNTEN	R/W	0h	A-device SRP Detected Event Enable.
16	OTGADEVSESENDDETEVTEN	R/W	0h	A-device Session End Detected Event Enable.
15:12	RESERVED1	R	0h	Reserved

Table 5-3273. USB_DWC3_OEVTEN Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11	OTGBDEVHOSTENDEVENTEN	R/W	0h	B-device Host End Event Enable.
10	OTGBDEVHNPCHNGEVNTEN	R/W	0h	B-device HNP Change Event Enable.
9	OTGBDEVSESSVLDDDET EVNTEN	R/W	0h	B-device Session Valid Detected Event Enable.
8	OTGBDEVVBUSCHNGEVNTEN	R/W	0h	B-device VBUS Change Event Enable.
7:0	RESERVED	R	0h	Reserved

5.27.2.399 USB_DWC3_OSTS Register

5.27.2.399.1 USB_DWC3_OSTS Register (Offset = CC10h) [reset = 819h]

OTG status.

Return to [Summary Table](#)

Table 5-3274. Instance Table

Instance Name	Physical Address
USB0	5391 CC10h

Figure 5-1617. USB_DWC3_OSTS Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1				OTGSTATE			
R				R			
0h				8h			
7	6	5	4	3	2	1	0
RESERVED			PERIPHERALS TATE	XHCIPRTPOW ER	BSESVLD	VBUSVLD	CONIDSTS
R			R	R	R	R	R
0h			1h	1h	0h	0h	1h

Table 5-3275. USB_DWC3_OSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:12	RESERVED1	R	0h	Reserved
11:8	OTGSTATE	R	8h	OTG state machine state, for debug. Default value may vary depending on integration.
7:5	RESERVED	R	0h	Reserved
4	PERIPHERALSTATE	R	1h	Current role of the controller
3	XHCIPRTPOWER	R	1h	xHCI host Port Power. Reflects host bitfiled PORTSC.PP
2	BSESVLD	R	0h	VBUS B-Session Valid status
1	VBUSVLD	R	0h	VBUS Valid status
0	CONIDSTS	R	1h	Connector ID Status. Default value may vary depending on integration.

5.27.2.400 USB_OCP2SCP_REVISION Register

5.27.2.400.1 USB_OCP2SCP_REVISION Register (Offset = 0h) [reset = 50060007h]

IP Revision Identifier (X.Y.R).

Return to [Summary Table](#)

Table 5-3276. Instance Table

Instance Name	Physical Address
USB0	5394 0000h

Figure 5-1618. USB_OCP2SCP_REVISION Name Register

31	30	29	28	27	26	25	24
SCHEME		RESERVED		FUNC			
R		R		R			
1h		1h		6h			
23	22	21	20	19	18	17	16
FUNC							
R							
6h							
15	14	13	12	11	10	9	8
RTL				MAJOR			
R				R			
0h				0h			
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R		R					
0h		7h					

Table 5-3277. USB_OCP2SCP_REVISION Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	SCHEME	R	1h	Used to distinguish between old Scheme and current. Spare bit to encode future schemes.
29:28	RESERVED	R	1h	Reads return 0x1
27:16	FUNC	R	6h	Function: Indicates a software compatible module family
15:11	RTL	R	0h	RTL version This field changes on bug fix, and resets to
10:8	MAJOR	R	0h	Major Revision This field changes when there is a major feature change. This field does not change due to bug fix, or minor feature change.
7:6	CUSTOM	R	0h	Indicates a special version for a particular device. Consequence of use may avoid use of standard Chip Support Library [CSL] / Drivers. 0 if non-custom.
5:0	MINOR	R	7h	Minor Revision This field changes when features are scaled up or down. This field does not change due to bug fix, or major feature change.

5.27.2.401 USB_OCP2SCP_SYSCONFIG Register

5.27.2.401.1 USB_OCP2SCP_SYSCONFIG Register (Offset = 10h) [reset = 11h]

SYSTEM CONFIGURATION REGISTER.

Return to [Summary Table](#)**Table 5-3278. Instance Table**

Instance Name	Physical Address
USB0	5394 0010h

Figure 5-1619. USB_OCP2SCP_SYSCONFIG Name Register

31	30	29	28	27	26	25	24
RESERVED1							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED1							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED1							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED1		IDLEMODE		RESERVED	SOFTRESET	AUTOIDLE	
R		R/W		R	R/W	R/W	
0h		2h		0h	0h	1h	

Table 5-3279. USB_OCP2SCP_SYSCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:5	RESERVED1	R	0h	Reserved
4:3	IDLEMODE	R/W	2h	00 = Force Idle. An idle request is acknowledged unconditionally. 01 = No Idle. An idle request is never acknowledged. 10 = Smart Idle. The acknowledgement to an idle request is given based on the internal activity [see 4.1.2]. 11 = Smart Idle Wakeup.
2	RESERVED	R	0h	Reserved
1	SOFTRESET	R/W	0h	Software Reset. Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware. During reads, it always returns 0. 0=Normal Mode 1=The module is reset.
0	AUTOIDLE	R/W	1h	OCP clock gating control. 0=Internal Interface OCP clock is free-running 1=Automatic internal OCP clock gating, based on the OCP interface activity

5.27.2.402 USB_OCP2SCP_SYSSTATUS Register

5.27.2.402.1 USB_OCP2SCP_SYSSTATUS Register (Offset = 14h) [reset = 1h]

System Status register.

Return to [Summary Table](#)

Table 5-3280. Instance Table

Instance Name	Physical Address
USB0	5394 0014h

Figure 5-1620. USB_OCP2SCP_SYSSTATUS Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							RESETDONE
R							R
0h							1h

Table 5-3281. USB_OCP2SCP_SYSSTATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:1	RESERVED	R	0h	Reserved
0	RESETDONE	R	1h	0 = Internal Reset is on-going 1 = Reset completed

5.27.2.403 USB_OCP2SCP_TIMING Register

5.27.2.403.1 USB_OCP2SCP_TIMING Register (Offset = 18h) [reset = 1h]

Interrupt Status Register (legacy) for first line of interrupt.

Return to [Summary Table](#)

Table 5-3282. Instance Table

Instance Name	Physical Address
USB0	5394 0018h

Figure 5-1621. USB_OCP2SCP_TIMING Name Register

31	30	29	28	27	26	25	24
RESERVED							
R							
0h							
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED						DIVISIONRATIO	
R						R/W	
0h						0h	
7	6	5	4	3	2	1	0
DIVISIONRATIO	SYNC1			SYNC2			
R/W	R/W			R/W			
0h	0h			1h			

Table 5-3283. USB_OCP2SCP_TIMING Register Field Descriptions

Bit	Field	Type	Reset	Description
31:10	RESERVED	R	0h	Reserved
9:7	DIVISIONRATIO	R/W	0h	Division Ratio of the SCP clock in relation to OCP input clock.
6:4	SYNC1	R/W	0h	Number of SCPclock cycles defining SYNC1
3:0	SYNC2	R/W	1h	Number of SCPclock cycles defining SYNC2

5.27.2.404 USB_USB2PHY_TERMINATION_CONTROL Register

5.27.2.404.1 USB_USB2PHY_TERMINATION_CONTROL Register (Offset = 0h) [reset = 1000800h]

Contains bits related to control of terminations in USB2PHY.

Return to [Summary Table](#)

Table 5-3284. Instance Table

Instance Name	Physical Address
USB0	5394 4000h

Figure 5-1622. USB_USB2PHY_TERMINATION_CONTROL Name Register

31	30	29	28	27	26	25	24
RESERVED1		ALWAYS_UPDATE	RTERM_CAL_DONE	FS_CODE_SEL			
R		R/W	R	R/W			
0h		0h	0h	1h			
23	22	21	20	19	18	17	16
RESERVED		USE_RTERM_RMX_REG	RTERM_RMX				
R		R/W	R/W				
0h		0h	0h				
15	14	13	12	11	10	9	8
RTERM_RMX		HS_CODE_SEL			RTERM_COMP_OUT	RESTART_RTERM_CAL	DISABLE_TEMP_TRACK
R/W		R/W			R	R/W	R/W
0h		1h			0h	0h	0h
7	6	5	4	3	2	1	0
USE_RTERM_CAL_REG	RTERM_CAL						
R/W	R/W						
0h	0h						

Table 5-3285. USB_USB2PHY_TERMINATION_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED1	R	0h	Reserved
29	ALWAYS_UPDATE	R/W	0h	When set to 1, the calibration code is updated immediately after a code computation without waiting for idle periods.
28	RTERM_CAL_DONE	R	0h	Rterm calibration is done. 1st time cal is done this bit gets set and gets reset at a restart cal. Read value is valid only if VDDLDO is on.
27:24	FS_CODE_SEL	R/W	1h	FS Code selection control
23:22	RESERVED	R	0h	Reserved
21	USE_RTERM_RMX_REG	R/W	0h	Override termination resistor trim code with RTERM_RMX from this register
20:14	RTERM_RMX	R/W	0h	When read, this field returns the current Termination resistor trim code. Read value is valid only if VDDLDO is on. The value written to this field is used as Termination resistor trim code if bit 21 is set to 1
13:11	HS_CODE_SEL	R/W	1h	HS Code selection control
10	RTERM_COMP_OUT	R	0h	Master loop comparator output. Read value is valid only if VDDLDO is on
9	RESTART_RTERM_CAL	R/W	0h	Restart the rterm calibration. the calibration restarts on any toggle 0->1 or 1->0 on this bit.
8	DISABLE_TEMP_TRACK	R/W	0h	Disables the temperature tracking function of the termination calibration

Table 5-3285. USB_USB2PHY_TERMINATION_CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7	USE_RTERM_CAL_REG	R/W	0h	when '1' the rterm cal code is overridden by values in RTERM_CAL
6:0	RTERM_CAL	R/W	0h	When read this field returns the current rterm calibration code. Read value is valid only if VDDLDO is on. The value written to this field is used as rterm calibration code if the bit USE_RTERM_CAL_REG is 1.

5.27.2.405 USB_USB2PHY_RX_CALIB Register

5.27.2.405.1 USB_USB2PHY_RX_CALIB Register (Offset = 4h) [reset = 0h]

Contains bits related to RX calibration.

Return to [Summary Table](#)

Table 5-3286. Instance Table

Instance Name	Physical Address
USB0	5394 4004h

Figure 5-1623. USB_USB2PHY_RX_CALIB Name Register

31	30	29	28	27	26	25	24
RESTART_HSRX_CAL	USE_HS_OFF_REG	HS_OFF_CODE					
R/W	R/W	R/W					
0h	0h	0h					
23	22	21	20	19	18	17	16
HSRX_COMP_OUT	HSRX_CAL_DONE	USE_SQ_OFF_DAC1	SQ_OFF_CODE_DAC1				
R	R	R/W	R/W				
0h	0h	0h	0h				
15	14	13	12	11	10	9	8
SQ_OFF_CODE_DAC1	USE_SQ_OFF_DAC2	SQ_OFF_CODE_DAC2					USE_SQ_OFF_DAC3
R/W	R/W	R/W					R/W
0h	0h	0h					0h
7	6	5	4	3	2	1	0
SQ_OFF_CODE_DAC3					SQ_COMP_OUT	SQ_CAL_DONE	RESTART_SQ_CAL
R/W					R	R	R/W
0h					0h	0h	0h

Table 5-3287. USB_USB2PHY_RX_CALIB Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESTART_HSRX_CAL	R/W	0h	Restart the HSRX calibration state machine when this bit goes from 0 to 1.
30	USE_HS_OFF_REG	R/W	0h	Override HS offset correction with HS_OFF_CODE when set to '1'
29:24	HS_OFF_CODE	R/W	0h	HS offset code, this code is forced when bit 30 is 1. Code is updated from calibration logic when bit 30 = 0.
23	HSRX_COMP_OUT	R	0h	The output of the HSRX comparator. Read value is valid only if VDDLDO is on.
22	HSRX_CAL_DONE	R	0h	Signal that indicates that the HSRX calibration is done. This gets reset at every restart. Read value is valid only if VDDLDO is on.
21	USE_SQ_OFF_DAC1	R/W	0h	Override Squelch offset DAC1 code when '1'
20:15	SQ_OFF_CODE_DAC1	R/W	0h	When read returns current Sq offset code for DAC1, if VDDLDO is on. When written this is used as Sq offset code for DAC1 when USE_SQ_OFF_DAC2 = '1'
14	USE_SQ_OFF_DAC2	R/W	0h	Override Squelch offset DAC2 code when '1'
13:9	SQ_OFF_CODE_DAC2	R/W	0h	When read returns current Sq offset code for DAC2, if VDDLDO is on. When written this is used as Sq offset code for DAC2 when USE_SQ_OFF_DAC2 = '1'
8	USE_SQ_OFF_DAC3	R/W	0h	Override Squelch offset DAC3 code when '1'

Table 5-3287. USB_USB2PHY_RX_CALIB Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
7:3	SQ_OFF_CODE_DAC3	R/W	0h	When read returns current Sq offset code for DAC3, if VDDLDO is on. When written this is used as Sq offset code for DAC3 when USE_SQ_OFF_DAC3 = '1'
2	SQ_COMP_OUT	R	0h	Sq comp output. Read value is valid only if VDDLDO is on.
1	SQ_CAL_DONE	R	0h	Sq calibration is done when this bit = 1. see RESTART_SQ_CAL for more description. Read value is valid only if VDDLDO is on.
0	RESTART_SQ_CAL	R/W	0h	the squelch calibration continuously goes through restart cycles when this bit is 1. i.e. restarts waits for done then restarts again etc

5.27.2.406 USB_USB2PHY_DLLHS_2 Register

5.27.2.406.1 USB_USB2PHY_DLLHS_2 Register (Offset = 8h) [reset = 1Fh]

The 2nd DLLHS control register. Bits 4:0 are unrelated to the DLLHS and are linestate filter settings.

Return to [Summary Table](#)

Table 5-3288. Instance Table

Instance Name	Physical Address
USB0	5394 4008h

Figure 5-1624. USB_USB2PHY_DLLHS_2 Name Register

31	30	29	28	27	26	25	24
DLLHS_CNTRL_LDO							
R/W							
0h							
23	22	21	20	19	18	17	16
DLLHS_STATUS_LDO							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED			LINESTATE_DEBOUNCE_EN	LINESTATE_DEBOUNCE_CNTL			
R			R/W	R/W			
0h			1h	Fh			

Table 5-3289. USB_USB2PHY_DLLHS_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	DLLHS_CNTRL_LDO	R/W	0h	See DFT spec for details
23:16	DLLHS_STATUS_LDO	R	0h	See DFT spec for details
15:5	RESERVED	R	0h	Reserved
4	LINESTATE_DEBOUNCE_EN	R/W	1h	Enables the linestate debounce filter
3:0	LINESTATE_DEBOUNCE_CNTL	R/W	Fh	Used for control of the linestate debounce filter when going from synchronous to async linestate.

5.27.2.407 USB_USB2PHY_RX_TEST_2 Register

5.27.2.407.1 USB_USB2PHY_RX_TEST_2 Register (Offset = Ch) [reset = 0h]

The 2nd receiver test register.

Return to [Summary Table](#)

Table 5-3290. Instance Table

Instance Name	Physical Address
USB0	5394 400Ch

Figure 5-1625. USB_USB2PHY_RX_TEST_2 Name Register

31	30	29	28	27	26	25	24
HSOSREVERS AL	HSOSBITINVE RSION	PHYCLKOUTIN VERSION	RXPIDERR	USEINTDATAO UT	INDATAOUTREG		
R/W	R/W	R/W	R	R/W	R/W		
0h	0h	0h	0h	0h	0h		
23	22	21	20	19	18	17	16
INDATAOUTREG							
R/W							
0h							
15	14	13	12	11	10	9	8
INDATAOUTREG					RESERVED		
R/W					R		
0h					0h		
7	6	5	4	3	2	1	0
CDR_TESTOUT							
R							
0h							

Table 5-3291. USB_USB2PHY_RX_TEST_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	HSOSREVERSAL	R/W	0h	Swaps the dataout from HSOS
30	HSOSBITINVERSION	R/W	0h	Inverts the HSOS bits
29	PHYCLKOUTINVERSION	R/W	0h	This inverts the phase for the PHYCLKOUT
28	RXPIDERR	R	0h	Flags if the RX data packet has PID error. NOT IMPLEMENTED YET
27	USEINTDATAOUT	R/W	0h	This will bypass the analog and will send data packet to controller incase of receiver [Faking the receive data]. data used will be INTDATAOUTREG
26:11	INDATAOUTREG	R/W	0h	This register will be loaded through OCP and this data will be given to the controller if USEINTDATAOUT is set to 1
10:8	RESERVED	R	0h	Reserved
7:0	CDR_TESTOUT	R	0h	CDR debug bits. Read value is valid only if VDDLDO is on. see DFT spec for details

5.27.2.408 USB_USB2PHY_TX_TEST_CHRG_DET Register

5.27.2.408.1 USB_USB2PHY_TX_TEST_CHRG_DET Register (Offset = 10h) [reset = 0h]

TX test register and also charger detect register.

Return to [Summary Table](#)

Table 5-3292. Instance Table

Instance Name	Physical Address
USB0	5394 4010h

Figure 5-1626. USB_USB2PHY_TX_TEST_CHRG_DET Name Register

31	30	29	28	27	26	25	24
TXSYNCERR		UTMIDATATX					
R		R					
0h		0h					
23	22	21	20	19	18	17	16
UTMIDATATX							
R							
0h							
15	14	13	12	11	10	9	8
UTMIDATATX	RESERVED_3	TXPIDERR	USE_CHGDET_DPDMSW	CHGDET_DPSW0EN	CHGDET_DPSW1EN	CHGDET_DMSW0EN	CHGDET_DMSW1EN
R	R	R	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_2	RDPPDCHGDETEN	RDMPDCHGDETEN	RDPPUCHGDETEN	RDMPUCHGDETEN	USE_CHG_DET_PU_REG	USE_CHG_DET_PD_REG	RESERVED
R	R/W	R/W	R/W	R/W	R/W	R/W	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-3293. USB_USB2PHY_TX_TEST_CHRG_DET Register Field Descriptions

Bit	Field	Type	Reset	Description
31	TXSYNCERR	R	0h	Sync error on TX data. NOT IMPLEMENTED YET
30:15	UTMIDATATX	R	0h	Stores Last 2 byte of transmit data coming from the controller. NOT IMPLEMENTED .
14	RESERVED_3	R	0h	Reserved
13	TXPIDERR	R	0h	Flags if the TX packet has PID error. NOT IMPLEMENTED.
12	USE_CHGDET_DPDMSW	R/W	0h	use bits 11-8 as override bits
11	CHGDET_DPSW0EN	R/W	0h	Overrides the same named A/D interface signal for the charger detect block..Read value is valid only if VCHGLDO is on.
10	CHGDET_DPSW1EN	R/W	0h	Overrides the same named A/D interface signal for the charger detect block..Read value is valid only if VCHGLDO is on.
9	CHGDET_DMSW0EN	R/W	0h	Overrides the same named A/D interface signal for the charger detect block..Read value is valid only if VCHGLDO is on.
8	CHGDET_DMSW1EN	R/W	0h	Overrides the same named A/D interface signal for the charger detect block..Read value is valid only if VCHGLDO is on.
7	RESERVED_2	R	0h	Reserved
6	RDPPDCHGDETEN	R/W	0h	When set to 1 connects a 150K [+/- 30%] pulldown resistor on DP.Read value is valid only if VCHGLDO is on.
5	RDMPDCHGDETEN	R/W	0h	When set to 1 connects a 150K [+/- 30%] pulldown resistor on DM.Read value is valid only if VCHGLDO is on.

Table 5-3293. USB_USB2PHY_TX_TEST_CHRG_DET Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	RDPPUCHGDETEN	R/W	0h	When set to 1 connects a 150K [+/- 30%] pullup resistor on DP. Read value is valid only if VCHGLDO is on.
3	RDMPUCHGDETEN	R/W	0h	When set to 1 connects a 150K [+/- 30%] pullup resistor on DM. Read value is valid only if VCHGLDO is on.
2	USE_CHG_DET_PU_RE G	R/W	0h	Use bits 31-30 from this register.
1	USE_CHG_DET_PD_RE G	R/W	0h	Use bits 6-5 from this register.
0	RESERVED	R	0h	Reserved

5.27.2.409 USB_USB2PHY_CHRG_DET Register

5.27.2.409.1 USB_USB2PHY_CHRG_DET Register (Offset = 14h) [reset = 1000000h]

This is the charger detect register. this register is not used in the dead battery case.

Return to [Summary Table](#)

Table 5-3294. Instance Table

Instance Name	Physical Address
USB0	5394 4014h

Figure 5-1627. USB_USB2PHY_CHRG_DET Name Register

31	30	29	28	27	26	25	24
RESERVED_3		USE_CHG_DET_REG	DIS_CHG_DET	SRC_ON_DM	SINK_ON_DP	CHG_DET_EXT_CTL	RESTART_CHG_DET
R		R/W	R/W	R/W	R/W	R/W	R/W
0h		0h	1h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
CHG_DET_DONE	CHG_DETECTED	DATA_DET	RESERVED_2		CHG_ISINK_EN	CHG_VSRC_EN	COMP_DP
R	R	R	R/W		R/W	R/W	R
0h	0h	0h	0h		0h	0h	0h
15	14	13	12	11	10	9	8
COMP_DM	CHG_DET_OSC_CNTRL		CHG_DET_TIMER				
R	R/W		R/W				
0h	0h		0h				
7	6	5	4	3	2	1	0
CHG_DET_TIMER	RESERVED		CHG_DET_ICTRL		CHR_DET_VCTRL		FOR_CE
R/W	R/W		R/W		R/W		R/W
0h	0h		0h		0h		0h

Table 5-3295. USB_USB2PHY_CHRG_DET Register Field Descriptions

Bit	Field	Type	Reset	Description
31:30	RESERVED_3	R	0h	Reserved
29	USE_CHG_DET_REG	R/W	0h	Use bits 28-24 and 18-17 from this register
28	DIS_CHG_DET	R/W	1h	When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input.
27	SRC_ON_DM	R/W	0h	When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input.
26	SINK_ON_DP	R/W	0h	When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input.
25	CHG_DET_EXT_CTL	R/W	0h	When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input.
24	RESTART_CHG_DET	R/W	0h	Restart the charger detection protocol when this goes from 0 to 1
23	CHG_DET_DONE	R	0h	Charger detect protocol has completed
22	CHG_DETECTED	R	0h	Same signal as CE
21	DATA_DET	R	0h	Output of the data det comparator
20:19	RESERVED_2	R/W	0h	Reserved

Table 5-3295. USB_USB2PHY_CHRG_DET Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18	CHG_ISINK_EN	R/W	0h	When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input.
17	CHG_VSRC_EN	R/W	0h	When read, returns current value of charger detect input. When USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input.
16	COMP_DP	R	0h	Comparator on the DP line value
15	COMP_DM	R	0h	Comparator on the DM line value
14:13	CHG_DET_OSC_CNTRL	R/W	0h	Charger detect osc control
12:7	CHG_DET_TIMER	R/W	0h	Charger detect timer control. See charger detect section for details
6:5	RESERVED	R/W	0h	Reserved
4:3	CHG_DET_ICTRL	R/W	0h	Charger detect current control
2:1	CHR_DET_VCTRL	R/W	0h	Charger detect voltage buffer control
0	FOR_CE	R/W	0h	Force CE = 1 when this bit is set

5.27.2.410 USB_USB2PHY_PWR_CNTL Register

5.27.2.410.1 USB_USB2PHY_PWR_CNTL Register (Offset = 18h) [reset = 40000h]

Has all the power control bits.

Return to [Summary Table](#)

Table 5-3296. Instance Table

Instance Name	Physical Address
USB0	5394 4018h

Figure 5-1628. USB_USB2PHY_PWR_CNTL Name Register

31	30	29	28	27	26	25	24
RESETDONET CLK	RESET_DONE _VMMAIN	VMAIN_GLOBA L_RESET_DON E	RESETDONEM CLK	RESETDONE_ CHGDET	LDOPWRCOUNTER		
R	R	R	R	R	R/W		
0h	0h	0h	0h	0h	400h		
23	22	21	20	19	18	17	16
LDOPWRCOUNTER							
R/W							
400h							
15	14	13	12	11	10	9	8
LDOPWRCOUNTER				FORCEPLLSL OWCLK	FORCELDOON	FORCEPLLON	RESERVED_2
R/W				R/W	R/W	R/W	R
400h				0h	0h	0h	0h
7	6	5	4	3	2	1	0
RESERVED_2	PLLLOCK	USEPLLLOCK	USE_DATAPOL ARITYN_REG	DATAPOLARIT YN	USE_PD_REG	PD	RESERVED
R	R	R/W	R/W	R/W	R/W	R/W	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-3297. USB_USB2PHY_PWR_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESETDONETCLK	R	0h	Goes high when the RESET is synchronized to TCLK
30	RESET_DONE_VMMAIN	R	0h	Goes high when LDO domain is up and PLL LOCK is available and utmi_reset is de-asserted.
29	VMAIN_GLOBAL_RESET_DONE	R	0h	Goes high when LDO domain is up and PLL LOCK is available.
28	RESETDONEMCLK	R	0h	Goes high when the RESET is synchronized to MCLK
27	RESETDONE_CHGDET	R	0h	Goes high when the RESET is synchronized to charger detect oscillator clock domain
26:12	LDOPWRCOUNTER	R/W	400h	This is the value of the counter used for LDO power up. RESET to default.
11	FORCEPLLSLOWCLK	R/W	0h	Forces the PLL to the slow clk mode
10	FORCELDOON	R/W	0h	Forces the LDO to be ON.
9	FORCEPLLON	R/W	0h	Forces the PLL to be ON.
8:7	RESERVED_2	R	0h	Reserved
6	PLLLOCK	R	0h	Lock signal from the PLL
5	USEPLLLOCK	R/W	0h	This signal is used to indicate to the Phy, not to do any clock related activity until PLLLOCK = 1. This is not the default option. 0 do not use PLLLOCK. 1 use PLLLOCK as a clock gate.

Table 5-3297. USB_USB2PHY_PWR_CNTL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	USE_DATAPOLARITYN_REG	R/W	0h	1 -> use bit 3 as override for the DATAPOLARITYN signal.
3	DATAPOLARITYN	R/W	0h	Override value of datapolarityn
2	USE_PD_REG	R/W	0h	Use bit 1 from this register as PD override when set to '1'
1	PD	R/W	0h	Override value for PD
0	RESERVED	R	0h	Reserved

5.27.2.411 USB_USB2PHY_UTMI_INTERFACE_CNTL_1 Register

5.27.2.411.1 USB_USB2PHY_UTMI_INTERFACE_CNTL_1 Register (Offset = 1Ch) [reset = 0h]

Register to override UTMI interface control pins.

Return to [Summary Table](#)

Table 5-3298. Instance Table

Instance Name	Physical Address
USB0	5394 401Ch

Figure 5-1629. USB_USB2PHY_UTMI_INTERFACE_CNTL_1 Name Register

31	30	29	28	27	26	25	24
USEUTMIDATA REG		UTMIDATAIN					
R/W		R/W					
0h		0h					
23	22	21	20	19	18	17	16
UTMIDATAIN							
R/W							
0h							
15	14	13	12	11	10	9	8
UTMIDATAIN	RESERVED	USEDATABUS REG	DATABUS16OR8	USEOPMODEREG	OPMODE		OVERRIDESUSRESET
R/W	R	R/W	R/W	R/W	R/W		R/W
0h	0h	0h	0h	0h	0h		0h
7	6	5	4	3	2	1	0
SUSPENDM	UTMIRESET	OVERRIDEXCVRSEL	XCVRSEL		USETXVALIDREG	TXVALID	TXVALIDH
R/W	R/W	R/W	R/W		R/W	R/W	R/W
0h	0h	0h	0h		0h	0h	0h

Table 5-3299. USB_USB2PHY_UTMI_INTERFACE_CNTL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	USEUTMIDATAREG	R/W	0h	Use datain from UTMI interface register
30:15	UTMIDATAIN	R/W	0h	Override value for the UTMIDATAIN
14	RESERVED	R	0h	Reserved
13	USEDATABUSREG	R/W	0h	When set to 1 use bit 12 from register instead of interface
12	DATABUS16OR8	R/W	0h	Override value for UTMI signal DATABUS16OR8
11	USEOPMODEREG	R/W	0h	When set to 1 use bit 10-9 from register instead of interface
10:9	OPMODE	R/W	0h	Override value for UTMI signal OPMODE[1:0]
8	OVERRIDESUSRESET	R/W	0h	Override the suspend and reset values. Use bits 6 and 7
7	SUSPENDM	R/W	0h	Override value for UTMI signal SUSPENDM
6	UTMIRESET	R/W	0h	Override value for UTMI signal UTMIRESET
5	OVERRIDEXCVRSEL	R/W	0h	When set to 1 use bit 4-3 from register instead of interface
4:3	XCVRSEL	R/W	0h	Override value for UTMI signal XCVRSEL[1:0]
2	USETXVALIDREG	R/W	0h	When set to 1 use bit 1-0 from register instead of interface
1	TXVALID	R/W	0h	Override value for UTMI signal TXVALID
0	TXVALIDH	R/W	0h	Override value for UTMI signal TXVALIDH

5.27.2.412 USB_USB2PHY_UTMI_INTERFACE_CNTL_2 Register

5.27.2.412.1 USB_USB2PHY_UTMI_INTERFACE_CNTL_2 Register (Offset = 20h) [reset = 0h]

UTMI interface override and observe register 2

Return to [Summary Table](#)

Table 5-3300. Instance Table

Instance Name	Physical Address
USB0	5394 4020h

Figure 5-1630. USB_USB2PHY_UTMI_INTERFACE_CNTL_2 Name Register

31	30	29	28	27	26	25	24	
RXRCV	RXDP	RXDM	HOSTDISCONNECT	LINESTATE		RXVALID	RXVALIDH	
R	R	R	R	R		R	R	
0h	0h	0h	0h	0h		0h	0h	
23	22	21	20	19	18	17	16	
RXACTIVE	RXERROR	TXREADY	UTMIRESETDONE	USEBITSTUFFREG	TXBITSTUFFENABLE	TXBITSTUFFENABLEH	USETERMCONTROLREG	
R	R	R	R	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	0h	
15	14	13	12	11	10	9	8	
TERMSEL	DPPULLDOWN	DMPULLDOWN	RESERVED_2			USEREGSERIALMODE	TXSE0	
R/W	R/W	R/W	R			R/W	R/W	
0h	0h	0h	0h			0h	0h	
7	6	5	4	3	2	1	0	
TXDAT	FSLSSERIALMODE	TXENABLEN	RESERVED				SIG_BYPASS_SUSPENDMPULSE_INCR	
R/W	R/W	R/W	R				R/W	
0h	0h	0h	0h				0h	

Table 5-3301. USB_USB2PHY_UTMI_INTERFACE_CNTL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RXRCV	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
30	RXDP	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
29	RXDM	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
28	HOSTDISCONNECT	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
27:26	LINESTATE	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
25	RXVALID	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
24	RXVALIDH	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
23	RXACTIVE	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
22	RXERROR	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
21	TXREADY	R	0h	Read for UTMI signal. Read value is valid only if VDDLDO is on.
20	UTMIRESETDONE	R	0h	Read for UTMIRESETDONE signal
19	USEBITSTUFFREG	R/W	0h	When set to 1 use bits 18-17 from register instead of interface
18	TXBITSTUFFENABLE	R/W	0h	Override value for pin TXBITSTUFFENABLE
17	TXBITSTUFFENABLEH	R/W	0h	Override value for pin TXBITSTUFFENABLEH
16	USETERMCONTROLREG	R/W	0h	When set to 1 use bits 15-13 from register instead of interface

Table 5-3301. USB_USB2PHY_UTMI_INTERFACE_CNTL_2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
15	TERMSEL	R/W	0h	Override value for signal TERMSEL
14	DPPULLDOWN	R/W	0h	Override value for signal DPPULLDOWN
13	DMPULLDOWN	R/W	0h	Override value for signal DMPULLDOWN
12:10	RESERVED_2	R	0h	Reserved
9	USEREGSERIALMODE	R/W	0h	When set to 1 use bits 8-5 from register instead of interface
8	TXSE0	R/W	0h	Override value for signal TXSE0
7	TXDAT	R/W	0h	Override value for signal TXDAT
6	FSLSSERIALMODE	R/W	0h	Override value for signal FSLSSERIALMODE
5	TXENABLEN	R/W	0h	Override value for signal TXENABLEN
4:1	RESERVED	R	0h	Reserved
0	SIG_BYPASS_SUSPEND MPULSE_INCR	R/W	0h	If the suspend signal is asserted for very short-time, it is pulse extended so that all the sampling logic samples it reliably. This pulse extension can be bypassed by writin a '1' to this bit [so that IP's behaviour is similar to previous versions]

5.27.2.413 USB_USB2PHY_BIST Register

5.27.2.413.1 USB_USB2PHY_BIST Register (Offset = 24h) [reset = 0h]

Contains bits related to the built in self test of the phy.

Return to [Summary Table](#)

Table 5-3302. Instance Table

Instance Name	Physical Address
USB0	5394 4024h

Figure 5-1631. USB_USB2PHY_BIST Name Register

31	30	29	28	27	26	25	24
BIST_START	REDUCED_SWING	BIST_CRC_CALC_EN	BIST_PKT_LENGTH				
R/W	R/W	R/W	R/W				
0h	0h	0h	0h				
23	22	21	20	19	18	17	16
BIST_PKT_LENGTH				LOOPBACK_EN	BIST_OP_PHASE_SEL		
R/W				R/W	R/W		
0h				0h	0h		
15	14	13	12	11	10	9	8
SWEEP_EN	SWEEP_MODE			BIST_PASS	BIST_BUSY	RESERVED_2	
R/W	R/W			R	R	R	
0h	0h			0h	0h	0h	
7	6	5	4	3	2	1	0
RESERVED_2	OP_CODE		RX_TEST_MODE	RESERVED	INTER_PKT_DELAY_TEST	HS_ALL_ONES_TEST	USE_BIST_TX_PHASES
R	R/W		R/W	R	R/W	R/W	R/W
0h	0h		0h	0h	0h	0h	0h

Table 5-3303. USB_USB2PHY_BIST Register Field Descriptions

Bit	Field	Type	Reset	Description
31	BIST_START	R/W	0h	When set to 1 the BIST mode is started.
30	REDUCED_SWING	R/W	0h	When 1 the TX swing is reduced in BIST mode
29	BIST_CRC_CALC_EN	R/W	0h	Enables CRC calculation during BIST when set to 1
28:20	BIST_PKT_LENGTH	R/W	0h	Address for which BIST to select
19	LOOPBACK_EN	R/W	0h	Enables freq sweep on CDR
18:16	BIST_OP_PHASE_SEL	R/W	0h	Selects the freq sweep mode. Details in DFT spec.
15	SWEEP_EN	R/W	0h	Enables freq sweep on CDR
14:12	SWEEP_MODE	R/W	0h	Selects the freq sweep mode. Details in DFT spec.
11	BIST_PASS	R	0h	Indicates that BIST is running. Read value is valid only if VDDLDO is on.
10	BIST_BUSY	R	0h	Indicates that BIST is running. Read value is valid only if VDDLDO is on.
9:7	RESERVED_2	R	0h	Reserved
6:5	OP_CODE	R/W	0h	Defined in DFT spec
4	RX_TEST_MODE	R/W	0h	Defined in DFT spec
3	RESERVED	R	0h	Reserved
2	INTER_PKT_DELAY_TEST	R/W	0h	defined in DFT spec

Table 5-3303. USB_USB2PHY_BIST Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1	HS_ALL_ONES_TEST	R/W	0h	defined in DFT spec
0	USE_BIST_TX_PHASES	R/W	0h	When set to 1 bits 18-16 are activated for choosing the transmitting phase.

5.27.2.414 USB_USB2PHY_BIST_CRC Register
5.27.2.414.1 USB_USB2PHY_BIST_CRC Register (Offset = 28h) [reset = 0h]

The CRC code for BIST test.

Return to [Summary Table](#)

Table 5-3304. Instance Table

Instance Name	Physical Address
USB0	5394 4028h

Figure 5-1632. USB_USB2PHY_BIST_CRC Name Register

31	30	29	28	27	26	25	24
BIST_CRC							
R/W							
0h							
23	22	21	20	19	18	17	16
BIST_CRC							
R/W							
0h							
15	14	13	12	11	10	9	8
BIST_CRC							
R/W							
0h							
7	6	5	4	3	2	1	0
BIST_CRC							
R/W							
0h							

Table 5-3305. USB_USB2PHY_BIST_CRC Register Field Descriptions

Bit	Field	Type	Reset	Description
31:0	BIST_CRC	R/W	0h	The CRC value from the BIST

5.27.2.415 USB_USB2PHY_CDR_BIST2 Register

5.27.2.415.1 USB_USB2PHY_CDR_BIST2 Register (Offset = 2Ch) [reset = 0h]

Clock data recovery register and BIST register 2

Return to [Summary Table](#)

Table 5-3306. Instance Table

Instance Name	Physical Address
USB0	5394 402Ch

Figure 5-1633. USB_USB2PHY_CDR_BIST2 Name Register

31	30	29	28	27	26	25	24
CDR_EXE_EN	CDR_EXE_MODE			NUM_DECISIONS			RESERVED
R/W	R/W			R/W			R
0h	0h			0h			0h
23	22	21	20	19	18	17	16
RESERVED							
R							
0h							
15	14	13	12	11	10	9	8
RESERVED				BIST_START_ADDR			
R				R/W			
0h				0h			
7	6	5	4	3	2	1	0
BIST_START_ADDR		BIST_END_ADDR					
R/W		R/W					
0h		0h					

Table 5-3307. USB_USB2PHY_CDR_BIST2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	CDR_EXE_EN	R/W	0h	CDR debug bits
30:28	CDR_EXE_MODE	R/W	0h	CDR debug bits
27:25	NUM_DECISIONS	R/W	0h	CDR debug bits
24:12	RESERVED	R	0h	Reserved
11:6	BIST_START_ADDR	R/W	0h	See DFT spec for details
5:0	BIST_END_ADDR	R/W	0h	See DFT spec for details

5.27.2.416 USB_USB2PHY_GPIO Register

5.27.2.416.1 USB_USB2PHY_GPIO Register (Offset = 30h) [reset = C0000h]

GPIO mode configurations and reads.

Return to [Summary Table](#)

Table 5-3308. Instance Table

Instance Name	Physical Address
USB0	5394 4030h

Figure 5-1634. USB_USB2PHY_GPIO Name Register

31	30	29	28	27	26	25	24
USEGPIOMOD EREG	GPIOMODE	DPGPIOGZ	DMGPIOGZ	DPGPIOA	DMGPIOA	DPGPIOY	DMGPIOY
R/W	R/W	R/W	R/W	R/W	R/W	R	R
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
GPIO1P8VCON FIG	GPIOCONFIG			DMGPIOIPD	DPGPIOIPD	RESERVED	
R/W	R/W			R/W	R/W	R	
0h	0h			1h	1h	0h	
15	14	13	12	11	10	9	8
RESERVED							
R							
0h							
7	6	5	4	3	2	1	0
RESERVED							
R							
0h							

Table 5-3309. USB_USB2PHY_GPIO Register Field Descriptions

Bit	Field	Type	Reset	Description
31	USEGPIOMODEREG	R/W	0h	When set to 1 use bits 31:24 from this register instead of primary inputs
30	GPIOMODE	R/W	0h	Overrides the corresponding primary input
29	DPGPIOGZ	R/W	0h	Overrides the corresponding primary input
28	DMGPIOGZ	R/W	0h	Overrides the corresponding primary input
27	DPGPIOA	R/W	0h	Overrides the corresponding primary input
26	DMGPIOA	R/W	0h	Overrides the corresponding primary input
25	DPGPIOY	R	0h	The GPIO Y output is stored here
24	DMGPIOY	R	0h	The GPIO Y output is stored here
23	GPIO1P8VCONFIG	R/W	0h	Overrides the corresponding primary input
22:20	GPIOCONFIG	R/W	0h	Used for configuring the GPIOs. Details to be updated
19	DMGPIOIPD	R/W	1h	GPIO mode DM pull-down enabled. Overrides the corresponding primary input.
18	DPGPIOIPD	R/W	1h	GPIO mode DP pull-down enabled. Overrides the corresponding primary input.
17:0	RESERVED	R	0h	Reserved

5.27.2.417 USB_USB2PHY_DLLHS Register

5.27.2.417.1 USB_USB2PHY_DLLHS Register (Offset = 34h) [reset = 8000h]

Bits for control and debug of the DLL inside the phy.

Return to [Summary Table](#)

Table 5-3310. Instance Table

Instance Name	Physical Address
USB0	5394 4034h

Figure 5-1635. USB_USB2PHY_DLLHS Name Register

31	30	29	28	27	26	25	24
RESERVED_2			DLLHS_LOCK	DLLHS_GENRATED_CODE			
R			R	R			
0h			0h	0h			
23	22	21	20	19	18	17	16
DLLHS_GENRATED_CODE		DLL_SEL_CODE_PHS	DLL_LOCKCHK		DLL_SEL_COD		
R		R/W	R/W		R/W		
0h		0h	0h		0h		
15	14	13	12	11	10	9	8
DLL_PHS0_8		DLL_FORCED_CODE					FORCE_DLL_CODE
R/W		R/W					R/W
1h		0h					0h
7	6	5	4	3	2	1	0
DLL_RATE		DLL_FILT		DLL_CDR_MODE	DLL_IDLE	DLL_FREEZE	RESERVED
R/W		R/W		R/W	R/W	R/W	R
0h		0h		0h	0h	0h	0h

Table 5-3311. USB_USB2PHY_DLLHS Register Field Descriptions

Bit	Field	Type	Reset	Description
31:29	RESERVED_2	R	0h	Reserved
28	DLLHS_LOCK	R	0h	Read the AFE output by this name
27:22	DLLHS_GENRATED_CODE	R	0h	Read the AFE output by this name. Read value is valid only if VDDLDO is on.
21	DLL_SEL_CODE_PHS	R/W	0h	Connect to DLLHS_TEST_LDO[0] on AFE interface. see DFT spec for details.
20:19	DLL_LOCKCHK	R/W	0h	Connect to DLLHS_TEST_LDO[2:1] on AFE interface. see DFT spec for details.
18:16	DLL_SEL_COD	R/W	0h	Connect to DLLHS_TEST_LDO[5:3] on AFE interface. see DFT spec for details.
15	DLL_PHS0_8	R/W	1h	Connect to DLLHS_TEST_LDO[6] on AFE interface. see DFT spec for details.
14:9	DLL_FORCED_CODE	R/W	0h	Connect to the pin of this name on AFE interface. see DFT spec for details.
8	FORCE_DLL_CODE	R/W	0h	Connect to DLLHS_TEST_LDO[11] on AFE interface. see DFT spec for details.
7:6	DLL_RATE	R/W	0h	Connect to DLLHS_TEST_LDO[8:7] on AFE interface. see DFT spec for details.
5:4	DLL_FILT	R/W	0h	Connect to DLLHS_TEST_LDO[10:9] on AFE interface. see DFT spec for details.

Table 5-3311. USB_USB2PHY_DLLHS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3	DLL_CDR_MODE	R/W	0h	Connect to the pin of this name on AFE interface. see DFT spec for details.
2	DLL_IDLE	R/W	0h	Connect to DLLHS_TEST_LDO[12] on AFE interface. see DFT spec for details.
1	DLL_FREEZE	R/W	0h	Connect to DLLHS_TEST_LDO[13] on AFE interface. see DFT spec for details.
0	RESERVED	R	0h	Reserved

5.27.2.418 USB_USB2PHY_USB2PHYCM_TRIM Register

5.27.2.418.1 USB_USB2PHY_USB2PHYCM_TRIM Register (Offset = 38h) [reset = 419F3F40h]

Contains trim bit overrides for the USB2PHYCM.

Return to [Summary Table](#)

Table 5-3312. Instance Table

Instance Name	Physical Address
USB0	5394 4038h

Figure 5-1636. USB_USB2PHY_USB2PHYCM_TRIM Name Register

31	30	29	28	27	26	25	24
USEBGTRIM	BGTRIM						
R/W	R/W						
0h	419Fh						
23	22	21	20	19	18	17	16
BGTRIM							
R/W							
419Fh							
15	14	13	12	11	10	9	8
USE_SW_TRIM	SWTRIM						
R/W	R/W						
0h	3Fh						
7	6	5	4	3	2	1	0
USE_NWELLTRIM_REG	NWELLTRIM_CODE			RESERVED			
R/W	R/W			R			
0h	4h			0h			

Table 5-3313. USB_USB2PHY_USB2PHYCM_TRIM Register Field Descriptions

Bit	Field	Type	Reset	Description
31	USEBGTRIM	R/W	0h	When set to 1 bits 30 to 16 are used as the trim value for the USB2PHYCM bandgap
30:16	BGTRIM	R/W	419Fh	Override value for the BGTRIM value
15	USE_SW_TRIM	R/W	0h	Use bits 14-9 to override the switch cap trim value.
14:8	SWTRIM	R/W	3Fh	Override value for the switch cap trim value.
7	USE_NWELLTRIM_REG	R/W	0h	Override NWELL resistor trim using NWELLTRIM_CODE
6:4	NWELLTRIM_CODE	R/W	4h	NWELL resistor trim code. This code is used if bit 21 is set to 1
3:0	RESERVED	R	0h	Reserved

5.27.2.419 USB_USB2PHY_USB2PHYCM_CONFIG Register

5.27.2.419.1 USB_USB2PHY_USB2PHYCM_CONFIG Register (Offset = 3Ch) [reset = 3h]

Config and status register for the USB2PHYCM and LDO.

Return to [Summary Table](#)

Table 5-3314. Instance Table

Instance Name	Physical Address
USB0	5394 403Ch

Figure 5-1637. USB_USB2PHY_USB2PHYCM_CONFIG Name Register

31	30	29	28	27	26	25	24
CONFIGURECM							
R/W							
0h							
23	22	21	20	19	18	17	16
CMSTATUS						LDOCONFIG	
R						R/W	
0h						0h	
15	14	13	12	11	10	9	8
LDOCONFIG							
R/W							
0h							
7	6	5	4	3	2	1	0
LDOCONFIG						LDOSTATUS	
R/W						R	
0h						3h	

Table 5-3315. USB_USB2PHY_USB2PHYCM_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31:24	CONFIGURECM	R/W	0h	Connects to the CONFIGURECM pins. see DFT spec for details.
23:18	CMSTATUS	R	0h	Reads the CMSTATUS bits. see DFT spec for details.
17:2	LDOCONFIG	R/W	0h	The LDOCONFIG bit settings. See DFT spec for details.
1:0	LDOSTATUS	R	3h	Reads the LDOSTATUS bits. see DFT spec for details

5.27.2.420 USB_USB2PHY_AD_INTERFACE_REG1 Register

5.27.2.420.1 USB_USB2PHY_AD_INTERFACE_REG1 Register (Offset = 44h) [reset = 0h]

All bits (unless defined) are bypass bits for internal analog to digital interface pins with the same name. All the bits of this register, except the over-ride bits return a '0' on read, if VDDLDO is off.

Return to [Summary Table](#)

Table 5-3316. Instance Table

Instance Name	Physical Address
USB0	5394 4044h

Figure 5-1638. USB_USB2PHY_AD_INTERFACE_REG1 Name Register

31	30	29	28	27	26	25	24
USE_AD_DATA_REG	HS_TX_DATA	FS_TX_DATA	TEST_PRE_EN_CNTRL	SQ_PRE_EN	HS_TX_PRE_EN	HS_RX_PRE_EN	TEST_EN_CNTRL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
23	22	21	20	19	18	17	16
HS_TX_EN	FS_RX_EN	RESERVED_2	SQ_EN	HS_RX_EN	TEST_HS_MODE	HS_HV_SW	HS_CHIRP
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
15	14	13	12	11	10	9	8
TEST_FS_MODE	FSTX_GZ	FSTX_PRE_EN	RESERVED	TEST_SQ_CAL_CONTROL	SQ_CAL_EN3	SQ_CAL_EN1	SQ_CAL_EN2
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W
0h	0h	0h	0h	0h	0h	0h	0h
7	6	5	4	3	2	1	0
TEST_RTERM_CAL_CONTROL	RTERM_CAL_EN	DLL_RX_DATA	DISCON_DETECT	USE_LSHOST_REG	LSHOSTMODE	LSFS_RX_DATA	SQUELCH
R/W	R/W	R	R	R/W	R/W	R	R
0h	0h	0h	0h	0h	0h	0h	0h

Table 5-3317. USB_USB2PHY_AD_INTERFACE_REG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	USE_AD_DATA_REG	R/W	0h	Override for bits 30:29
30	HS_TX_DATA	R/W	0h	
29	FS_TX_DATA	R/W	0h	
28	TEST_PRE_EN_CNTRL	R/W	0h	Override for bits 27:25
27	SQ_PRE_EN	R/W	0h	
26	HS_TX_PRE_EN	R/W	0h	
25	HS_RX_PRE_EN	R/W	0h	
24	TEST_EN_CNTRL	R/W	0h	Override for bits 23:19
23	HS_TX_EN	R/W	0h	
22	FS_RX_EN	R/W	0h	
21	RESERVED_2	R	0h	Reserved
20	SQ_EN	R/W	0h	
19	HS_RX_EN	R/W	0h	
18	TEST_HS_MODE	R/W	0h	Override for bits 17:16
17	HS_HV_SW	R/W	0h	

Table 5-3317. USB_USB2PHY_AD_INTERFACE_REG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	HS_CHIRP	R/W	0h	
15	TEST_FS_MODE	R/W	0h	Override for bits 14:12
14	FSTX_GZ	R/W	0h	
13	FSTX_PRE_EN	R/W	0h	
12	RESERVED	R	0h	Reserved
11	TEST_SQ_CAL_CONTR OL	R/W	0h	Override for bits 10:8
10	SQ_CAL_EN3	R/W	0h	
9	SQ_CAL_EN1	R/W	0h	
8	SQ_CAL_EN2	R/W	0h	
7	TEST_RTERM_CAL_CO NTROL	R/W	0h	Override for bit 6
6	RTERM_CAL_EN	R/W	0h	
5	DLL_RX_DATA	R	0h	
4	DISCON_DETECT	R	0h	
3	USE_LSHOST_REG	R/W	0h	Use bit 2 for this reg
2	LSHOSTMODE	R/W	0h	
1	LSFS_RX_DATA	R	0h	
0	SQUELCH	R	0h	

5.27.2.421 USB_USB2PHY_AD_INTERFACE_REG2 Register

5.27.2.421.1 USB_USB2PHY_AD_INTERFACE_REG2 Register (Offset = 48h) [reset = 0h]

All bits (unless defined) are bypass bits for internal analog to digital interface pins with the same name. All the bits of this register, except the over-ride bits return a '0' on read, if VDDLDO is off.

Return to [Summary Table](#)

Table 5-3318. Instance Table

Instance Name	Physical Address
USB0	5394 4048h

Figure 5-1639. USB_USB2PHY_AD_INTERFACE_REG2 Name Register

31	30	29	28	27	26	25	24	
USE_SUSP_D RV_REG	SUS_DRV_DP_ DATA	SUS_DRV_DP_ EN	SUS_DRV_DM_ DATA	SUS_DRV_DM_ EN	USE_DISCON_ REG	DISCON_EN	DISCON_PRE_ EN	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	0h	
23	22	21	20	19	18	17	16	
RESERVED	SPARE_OUT_CORE					SERX_DP_CO RE	SERX_DM_CO RE	
R	R					R	R	
0h	0h					0h	0h	
15	14	13	12	11	10	9	8	
USE_HSRX_C AL_EN_REG	HSRX_CAL_EN	USE_RPU_RP D_REG	RPU_DP_SW1 _EN_CORE	RPU_DP_SW2 _EN_CORE	RPU_DM_SW1 _EN_CORE	RPU_DM_SW2 _EN_CORE	DP_PULLDOW N_EN_CORE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	0h	
7	6	5	4	3	2	1	0	
DM_PULLDOW N_EN_CORE	DP_DM_5V_SH ORT	SPARE_IN_CORE					PORZ	
R/W	R	R/W					R	
0h	0h	0h					0h	

Table 5-3319. USB_USB2PHY_AD_INTERFACE_REG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	USE_SUSP_DRV_REG	R/W	0h	Use override from bits 27-30
30	SUS_DRV_DP_DATA	R/W	0h	
29	SUS_DRV_DP_EN	R/W	0h	
28	SUS_DRV_DM_DATA	R/W	0h	
27	SUS_DRV_DM_EN	R/W	0h	
26	USE_DISCON_REG	R/W	0h	Use override from bits 24-25
25	DISCON_EN	R/W	0h	
24	DISCON_PRE_EN	R/W	0h	
23	RESERVED	R	0h	Reserved
22:18	SPARE_OUT_CORE	R	0h	
17	SERX_DP_CORE	R	0h	
16	SERX_DM_CORE	R	0h	
15	USE_HSRX_CAL_EN_REG	R/W	0h	Use override from bit 14
14	HSRX_CAL_EN	R/W	0h	
13	USE_RPU_RPD_REG	R/W	0h	Use override from bits 7-12

Table 5-3319. USB_USB2PHY_AD_INTERFACE_REG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12	RPU_DP_SW1_EN_COR E	R/W	0h	
11	RPU_DP_SW2_EN_COR E	R/W	0h	
10	RPU_DM_SW1_EN_COR E	R/W	0h	
9	RPU_DM_SW2_EN_COR E	R/W	0h	
8	DP_PULLDOWN_EN_CO RE	R/W	0h	
7	DM_PULLDOWN_EN_CO RE	R/W	0h	
6	DP_DM_5V_SHORT	R	0h	
5:1	SPARE_IN_CORE	R/W	0h	
0	PORZ	R	0h	Read only bit -> the PORZ generated from the digital registered on the A-D interface.

5.27.2.422 USB_USB2PHY_AD_INTERFACE_REG3 Register

5.27.2.422.1 USB_USB2PHY_AD_INTERFACE_REG3 Register (Offset = 4Ch) [reset = 0h]

All bits (unless defined) are bypass bits for internal analog to digital interface pins with the same name. All the bits of this register, except the over-ride bits return a '0' on read, if VDDLDO is off.

Return to [Summary Table](#)

Table 5-3320. Instance Table

Instance Name	Physical Address
USB0	5394 404Ch

Figure 5-1640. USB_USB2PHY_AD_INTERFACE_REG3 Name Register

31	30	29	28	27	26	25	24
USE_HSOS_D ATA_REG	HSOS_DATA						
R/W	R/W						
0h	0h						
23	22	21	20	19	18	17	16
HSOS_DATA	USE_FS_REG3	FSTX_MODE	FSTX_SE0	USE_HS_TER M_RES_REG	HS_TERM_RE S	SPARE_IN_LDO	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0h	0h	0h	0h	0h	0h	0h	
15	14	13	12	11	10	9	8
SPARE_IN_LDO						SPARE_OUT_LDO	
R/W						R	
0h						0h	
7	6	5	4	3	2	1	0
SPARE_OUT_LDO						USE_FARCOD E_REG	FARCODE
R						R/W	R/W
0h						0h	0h

Table 5-3321. USB_USB2PHY_AD_INTERFACE_REG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	USE_HSOS_DATA_REG	R/W	0h	Use bits 30-23 as override bits
30:23	HSOS_DATA	R/W	0h	
22	USE_FS_REG3	R/W	0h	Use bits 20-21 as override bits
21	FSTX_MODE	R/W	0h	
20	FSTX_SE0	R/W	0h	
19	USE_HS_TERM_RES_REG	R/W	0h	Use bit 18 as override bit
18	HS_TERM_RES	R/W	0h	
17:10	SPARE_IN_LDO	R/W	0h	
9:2	SPARE_OUT_LDO	R	0h	
1	USE_FARCODE_REG	R/W	0h	Use bit 0 from this register as bypass
0	FARCODE	R/W	0h	

5.27.2.423 USB_USB2PHY_ANA_CONFIG1 Register

5.27.2.423.1 USB_USB2PHY_ANA_CONFIG1 Register (Offset = 50h) [reset = 0h]

Used to configure and debug the analog blocks. definitions are in DFT spec (if applicable).

Return to [Summary Table](#)

Table 5-3322. Instance Table

Instance Name	Physical Address
USB0	5394 4050h

Figure 5-1641. USB_USB2PHY_ANA_CONFIG1 Name Register

31	30	29	28	27	26	25	24
SQ_CTRL_REG							
R/W							
0h							
23	22	21	20	19	18	17	16
SQ_CTRL_REG							FS_SLEW
R/W							R/W
0h							0h
15	14	13	12	11	10	9	8
FS_SLEW		HS_PRE_EMP_CNTRL			HSFSTX_TEST		
R/W		R/W			R/W		
0h		0h			0h		
7	6	5	4	3	2	1	0
HSFSTX_TEST				PROTECT_TEST			
R/W				R/W			
0h				0h			

Table 5-3323. USB_USB2PHY_ANA_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:17	SQ_CTRL_REG	R/W	0h	
16:14	FS_SLEW	R/W	0h	
13:12	HS_PRE_EMP_CNTRL	R/W	0h	
11:5	HSFSTX_TEST	R/W	0h	
4:0	PROTECT_TEST	R/W	0h	

5.27.2.424 USB_USB2PHY_ANA_CONFIG2 Register

5.27.2.424.1 USB_USB2PHY_ANA_CONFIG2 Register (Offset = 54h) [reset = 0h]

Used to configure and debug the analog blocks. definitions are in DFT spec (if applicable).

Return to [Summary Table](#)

Table 5-3324. Instance Table

Instance Name	Physical Address
USB0	5394 4054h

Figure 5-1642. USB_USB2PHY_ANA_CONFIG2 Name Register

31	30	29	28	27	26	25	24
RTERM_CAL_TEST				REF_GEN_TEST			
R/W				R/W			
0h				0h			
23	22	21	20	19	18	17	16
REF_GEN_TEST			FSRX_TEST		RTERM_TEST		
R/W			R/W		R/W		
0h			0h		0h		
15	14	13	12	11	10	9	8
RTERM_TEST	DISCON_TEST				HSRX_TEST		
R/W	R/W				R/W		
0h	0h				0h		
7	6	5	4	3	2	1	0
HSRX_TEST		SERX_TEST			SERX_HYST_CTRL		SQ_LPMODEZ
R/W		R/W			R/W		R/W
0h		0h			0h		0h

Table 5-3325. USB_USB2PHY_ANA_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31:27	RTERM_CAL_TEST	R/W	0h	
26:20	REF_GEN_TEST	R/W	0h	REF_GEN_TEST[26:24] = 000 is the default. REF_GEN_TEST[26:24] = 110 for increasing the vertical eye opening by 15mV. REF_GEN_TEST[26:24] = 101 for decreasing the vertical eye opening by 15mV. Please note that this is valid only for Phy versions : CML V1.0-08 [ACESTAMP 1.05] and beyond
19:18	FSRX_TEST	R/W	0h	
17:15	RTERM_TEST	R/W	0h	RTERM_TEST[17:15] = 000 is default. RTERM_TEST[17:15] = 011 will decrease the termination impedance by 2-3% [can be used to get 1-1.50etter eye vertical opening].
14:11	DISCON_TEST	R/W	0h	
10:6	HSRX_TEST	R/W	0h	
5:3	SERX_TEST	R/W	0h	
2:1	SERX_HYST_CTRL	R/W	0h	
0	SQ_LPMODEZ	R/W	0h	

Revision History

Changes from November 1, 2024 to April 30, 2025 (from Revision * (November 2024) to Revision A (April 2025))

	Page
• Updated general register nomenclature to match with SW header file definitions	0
• Updated memory addresses for Lockstep and Dual-core modes.....	5
• Updated memory map for Lockstep and Dual core modes.....	11
• Removed reserved registers from MSS_RCM, TOP_RCM, TOP_CTRL and other registers.....	13
• Updated ADC register descriptions.....	1238
• Updated SDFMx_CLKy_OUT_SEL registers to reflect connectivity.....	1709
• Updated FSS and OSPI1 register description.....	4263
• Updated INTR_MUXCNTL to MUXCNTL.....	5208
• Updated UART register descriptions and added SYSC register.....	5974

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated