

## Single-ended-to-differential circuit using an op amp and fully-differential amplifier (FDA) for bipolar signals


Evan Sawyer

Input	ADC Input	Digital Output ADS7057
$V_{in} \text{ Min} = -3.3\text{V}$	AINP = 0V AINM = 3.3V	2000 <sub>H</sub> 8192 <sub>10</sub>
$V_{in} \text{ Max} = 3.3\text{V}$	AINP = 3.3V AINM = 0V	1FFF <sub>H</sub> 8191 <sub>10</sub>

Power Supplies		
AVDD	GND	DVDD
3.3V	0V	1.8V

### Design Description

This design is intended to demonstrate how to convert a bipolar, single-ended signal into a unipolar, fully-differential signal and drive a differential ADC (for more information on these and other signal types, please refer to the *TI Precision Labs* training titled [SAR ADC Input Types](#)). Compared to a single-ended device, a fully-differential ADC has twice the dynamic range which improves the AC performance of the converter. Many common systems, for example [Sonar Receivers](#), [Flow Meters](#), and [Motor Controls](#), benefit from the higher performance of a differential ADC. The equations and explanation of component selection in this design can be customized based on system specifications and needs. For more information on a similar design using a unipolar input signal, see the cookbook circuit titled [Single-Ended to Differential Signal Conversion for Bipolar Inputs](#).



Copyright © 2018, Texas Instruments Incorporated

## Specifications

Specification	Calculated	Simulated
Transient ADC Input Settling (at 250ksps)	$< 0.5 \cdot \text{LSB} = 201\mu\text{V}$	134.7 $\mu\text{V}$
Conditioned Signal Range (at 250ksps)	$> 99\% \text{ ADC FSR} = > 6.53\text{V}$	6.60V
Noise	43.8 $\mu\text{V} / \sqrt{\text{Hz}}$	44.3 $\mu\text{V} / \sqrt{\text{Hz}}$

## Design Notes

1. The ADS7057 was selected because of its throughput (2.5Msps), size (2.25mm<sup>2</sup>) and low-latency (successive approximation register, or SAR, architecture).
2. Determine the linear range of the fully-differential amplifier (ADC driver) based on common mode, output swing, and linear open-loop gain specification. This is covered in the component selection section.
3. Determine the linear range of the op amp (signal conditioning) based on common mode, output swing, and linear open-loop gain specification. This is covered in the component selection section.
4. Select COG (NPO) capacitors for  $C_{\text{filt}}$ , to minimize distortion.
5. For best performance, consider using a 0.1% 20ppm/°C film resistor, or better, to minimize distortion.
6. The [TI Precision Labs - ADCs](#) training video series covers methods for selecting the charge bucket circuit  $R_{\text{filt}}$  and  $C_{\text{filt}}$ . These component values are dependent on the amplifier bandwidth, data converter sampling rate, and data converter design. The values shown here will give good settling and AC performance for the amplifier and data converter in this example. If the design is modified, a different RC filter must be selected. Refer to [Introduction to SAR ADC Front-end Component Selection](#) (a *TI Precision Labs* training video) for an explanation of how to select the RC filter for best settling and AC performance.

### Component Selection

1. Select a fully-differential amplifier capable of driving the ADC:

**THS4551** – Low noise, precision, 150MHz, fully-differential amplifier

- Wide input common-mode voltage:

$$V_{s-} - 0.1V < V_{cm} < V_{s+} - 1.3V$$

- Linear output (requirement: 0V to 3.3V at each output):

$$V_{s-} + 0.22V < V_{out} < V_{s+} - 0.22V$$

2. Select a wide bandwidth operational amplifier:

**OPA320** – Precision, zero-crossover, 20MHz, RRIO, operational amplifier

- Gain bandwidth product > 12.5MHz (> 5 times the sampling rate)

- Input common-mode voltage (requirement:  $\pm 1.65V$ ):

$$V_{-} - 0.1V < V_{cm} < V_{+} + 0.1V$$

- Linear output:

$$V_{-} + 0.03V < V_{out} < V_{+} - 0.03V$$

$$V_{-} + 0.2V < V_{out} < V_{+} - 0.2V$$

- Combined worst-case linear range (calculated from supplies used with OPA320):

$$-2.3V < V_{out} < 2.3V$$

---

**NOTE:** The operational amplifier is used to protect the sensor from any charge kickbacks that occur when the ADC connects or disconnects the sampling capacitor. This amplifier may not be needed if the sensor has a high output impedance. A negative rail is used for both the OPA320 and THS4551 based on the assumption that the sensor is operating with a negative rail. This also ensures the highest performance from the ADC by providing the full scale input range.

---

3. Select  $R_{fx}$  and  $R_{gx}$

- The combination of  $R_{fx}$  and  $R_{gx}$  sets the gain of the system. With an input range of  $\pm 1.65V$  and an ADC full scale of  $\pm 3.3V$ , a gain of 2 was selected for this system.
- The values of  $R_{fx} = 2k$  and  $R_{gx} = 1k$  were selected to both provide the desired gain as well as limit the current through the feedback network, thus minimizing power consumption of the system.

4. Select  $R_{sx}$


- It is important to connect small resistors at the output of the amplifier, in this case  $10\Omega$ , to flatten the output impedance and improve stability of the system.

5. Select  $R_{filtx}$  and  $C_{filt}$  values for settling of 250-kHz input signal and sample rate of 2.5Msps:

- [Refine the  \$R\_{filt}\$  and  \$C\_{filt}\$  Values](#) is a *TI Precision Labs* video showing the methodology for selecting  $R_{filtx}$  and  $C_{filt}$ . The final value of  $18.2\Omega$  and  $330pF$  proved to settle to well below  $\frac{1}{2}$  of a least significant bit (LSB) within the acquisition window.


### DC Transfer Characteristics

The following graph shows the simulated output for a  $\pm 1.65\text{-V}$  input. The analog front end has a linear output of  $\pm 3.3\text{V}$  which matches the full-scale range (FSR) of the ADC (with  $\text{AVDD} = 3.3\text{V}$ ).




### AC Transfer Characteristics

The bandwidth of the analog front end is simulated to be 4.12MHz at the gain of 0dB which is a linear gain of 1. This bandwidth will allow the inputs of the ADC to adequately settle for a 250-ksps input signal.



### Transient ADC Input Settling Simulation

The following simulation shows the ADC sample and hold capacitor settling for a 3.3-V DC input signal. This simulation shows that the analog front end is able to drive the ADC with a large step input (from 0V to 3.3V) so it settles to within ½ of an LSB (approximately 200µV) in the allotted acquisition time (95ns). Refer to [Introduction to SAR ADC Front-End Component Selection](#) for detailed theory on this subject, and follow the link at the end of this design to download these simulation files.



## Noise Simulation

This section walks through a simplified noise calculation, providing a rough estimate to compare with the simulated result. The resistor noise is included in this calculation as it is a significant portion of the overall noise of the system. Note that the resistor noise can be reduced by using smaller value resistors, but at the expense of increased power consumption through the feedback network.

$$f_c = \frac{1}{2 \times \pi \times R_{filt} \times C_{filt}} = \frac{1}{2 \times \pi \times 2k\Omega \times 30pF} = 2.65MHz$$

$$E_n = e_{OPA320} \times \sqrt{2 \times K_n \times f_c} = (7nV / \sqrt{Hz}) \times \sqrt{2 \times 1.57 \times 2.65MHz} = 20.2\mu V / \sqrt{Hz}$$

$$E_{n\_OPA320} = E_n \times Gain = 20.2\mu V / \sqrt{Hz} \times 2 = 40.4\mu V / \sqrt{Hz}$$

$$E_{n\_THS4551} = e_{nTHS4551} \times \sqrt{2 \times K_n \times f_c} = (3.3nV / \sqrt{Hz}) \times \sqrt{2 \times 1.57 \times 2.65MHz} = 9.52\mu V / \sqrt{Hz}$$


$$E_{Rg} = \frac{\sqrt{4 \times k \times T \times R_g}}{1 \times 10^{-9}} \times \frac{R_f}{R_g} \times \sqrt{2} = \frac{\sqrt{4 \times 1.38 \times 10^{-23} \times (273.15 + 25) \times 1000}}{1 \times 10^{-9}} \times \frac{2000}{1000} \times \sqrt{2} = 11.47\mu V / \sqrt{Hz}$$

$$E_{Rf} = \frac{\sqrt{4 \times k \times T \times R_f}}{1 \times 10^{-9}} \times \sqrt{2} = \frac{\sqrt{4 \times 1.38 \times 10^{-23} \times (273.15 + 25) \times 2000}}{1 \times 10^{-9}} \times \sqrt{2} = 8.11\mu V / \sqrt{Hz}$$

Total noise at output equation:

$$E_n = \sqrt{E_{n\_OPA320}^2 + E_{n\_THS4551}^2 + E_{Rg}^2 + E_{Rf}^2} = \sqrt{40.4^2 + 9.52^2 + 11.47^2 + 8.11^2} = 43.8\mu V / \sqrt{Hz}$$

Note that calculated and simulated match well. Refer to the [TI Precision Labs - ADCs](#) training video series for detailed theory on this subject.



## Design Featured Devices

Device	Key Features	Link	Similar Devices
<a href="#">ADS7057</a>	14 bit, 2.5 Msps, fully-differential input, SPI, 2.25mm <sup>2</sup> package	<a href="http://www.ti.com/product/ADS7057">www.ti.com/product/ADS7057</a>	<a href="http://www.ti.com/adcs">www.ti.com/adcs</a>
<a href="#">THS4551</a>	150-MHz, 3.3-nV/√Hz input voltage noise, fully-differential amplifier	<a href="http://www.ti.com/product/THS4551">www.ti.com/product/THS4551</a>	<a href="http://www.ti.com/opamp">www.ti.com/opamp</a>
<a href="#">OPA320</a>	Precision, zero-crossover, 20-MHz, 0.9-pA Ib, RRIO, operational amplifier	<a href="http://www.ti.com/product/OPA320">www.ti.com/product/OPA320</a>	<a href="http://www.ti.com/opamp">www.ti.com/opamp</a>

---

**NOTE:** The ADS7057 uses the AVDD as the reference input. Use a high-PSRR LDO, such as the [TPS7A47](#), as the power supply.

---

### Design References

See [Analog Engineer's Circuit Cookbooks](#) for TI's comprehensive circuit library.

#### Link to key files (TINA):

Design files for this circuit – <http://www.ti.com/lit/zip/sbac181>.

#### Link to Related Cookbooks

[Single-Ended to Differential Signal Conversion for Unipolar Input](#)

### Revision History

Revision	Date	Change
A	March 2019	Downstyle the title and changed title role to 'Data Converters'. Added link to circuit cookbook landing page.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated