

TLV320ADCx120 Sampling Rates and Programmable Processing Blocks Supported



Pedro Gelabert

ABSTRACT

This application report describes the available processing blocks in the decimation filter chain of the TLV320ADCx120 family of devices. The document also explains the supported configurations of the various processing blocks as a function of the sample rate and number of channels.

Table of Contents

1 Introduction	2
2 Processing Blocks of TLV320ADCx120	3
2.1 Decimation Filter Response.....	3
2.2 AGC, DRE, or DRC.....	4
2.3 Channel Summer, Digital Mixer, and Bi-quads.....	5
3 Processing Blocks Supported for Different Sample Rates	6
3.1 8 kHz Sample Rate.....	6
3.2 16 kHz-48 kHz Sample Rate.....	6
3.3 96 kHz Sample Rate.....	6
3.4 192 kHz Sample Rate.....	7
3.5 384 kHz Sample Rate.....	8
3.6 768 kHz Sample Rate.....	8
4 Example Configurations	9
5 Related Documentation	11

List of Figures

Figure 1-1. TLV320ADCx120 Channel Signal Chain Processing Flow Chart.....	2
Figure 3-1. Supported Channel Combinations for 8 kHz to 48 kHz Sample Rates.....	6
Figure 3-2. Channel Combinations for 96 kHz with AGC/DRE/DRC Enabled.....	7
Figure 3-3. Channel Combinations for 96 kHz with AGC/DRE/DRC Disabled.....	7
Figure 3-4. Channel Combinations for 192 kHz Linear Phase Filter with AGC/DRE/DRC Enabled.....	7
Figure 3-5. Channel Combinations for 192 kHz Linear Phase Filter with AGC/DRE/DRC Disabled.....	8

List of Tables

Table 2-1. Decimation Filter Mode Selection for the Record Channel.....	3
Table 2-2. Maximum Channel Count for Decimation Filters.....	3
Table 2-3. AGC, DRE, or DRC Selection Register Field Description.....	4
Table 2-4. Number of Analog Channels Supported with AGC/DRE/DRC Enabled.....	4
Table 2-5. Channel Summing Mode and Digital Mixer Programmable Settings.....	5
Table 2-6. Bi-quad Configuration Settings.....	5
Table 2-7. Processing Block Assignments Across Input Channels.....	5

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TLV320ADCx120 is a family of dual-channel, audio analog-to-digital converters that includes a highly flexible signal chain with programmable digital processing blocks, making it suitable for a wide variety of applications. The data sheet provides the overview for all of the device features. [Figure 1-1](#) shows the signal processing chain. The device can support two analog microphone channels, 4 digital PDM microphone channels, or a combination of analog and digital microphones channels. The decimation filters, digital summer and mixer block, and bi-quad filters shown in [Figure 1-1](#) are highly configurable, so it can suit different application scenarios. In addition, the device also supports an Automatic Gain Controller (AGC) block, Dynamic Range Enhancer (DRE), or Dynamic Range Compression (DRC) block on the analog microphone channels. These digital features all share the same fixed processing resources. Therefore, the number of channels enabled, the nature of each channel (analog or digital), and the sample-rate determine the configuration possibilities for the processing blocks and filters.




Figure 1-1. TLV320ADCx120 Channel Signal Chain Processing Flow Chart

The TLV320ADCx120 device family supports two sets of sample rates. One set of sample rates cover the nine sub-multiples and multiples of 48 kHz, from 8 kHz to 768 kHz. The other set of sample rates cover the sample rates from 7.35 kHz to 705.6 kHz, which are sub-multiples and multiples of 44.1 kHz. This application note only refers to the set of 48 kHz sample rates, but they are applicable to the corresponding sample rate from the set of 44.1 kHz sample rates. For example, features supported for the 8 kHz sample rate are also supported for 7.35 kHz.

The next section reviews the processing blocks, configuration options and input channels they are supported on, and the supported sample rates. The subsequent section reviews the channel combinations that are supported for different sample rates, and the processing blocks that are supported for the given channel combination.

2 Processing Blocks of TLV320ADCx120

The following sections describe the device configurations required to use:

- Decimation filters
- AGC, DRE, or DRC
- Programmable biquads
- Summers
- Digital mixers

2.1 Decimation Filter Response

The decimation filter processes the oversampled data from either the multi-bit delta-sigma modulator of the analog channels or the oversampled PDM stream from the digital microphones, and generates the output PCM samples at the output sample rate or frame synchronization (FSYNC) rate. The decimation filter option is selected by configuring the DECI_FILT, P0_R107_D[5:4] register bits. [Table 2-1](#) shows the configuration register setting for the decimation filter mode selection for the record channel. It supports three options: linear phase, low latency, or ultra-low latency decimation filters.

Table 2-1. Decimation Filter Mode Selection for the Record Channel

P0_R107_D[5:4] : DECI_FILT[1:0]	DECIMATION FILTER MODE SELECTION
00 (default)	Linear phase decimation filters
01	Low-latency approximately linear phase decimation filters
10	Ultra-low latency decimation filters
11	Reserved

2.1.1 Supported Sample Rates

The default response for the decimation filter is linear phase and is supported for all sample rates from 8 kHz to 768 kHz. The low latency and ultra-low latency decimation filters are supported for a subset of the sample rates as shown in [Table 2-2](#). Unsupported decimation filters are marked as 'NA'. For supported decimation filters, [Table 2-2](#) lists the maximum channel count. Note that to support the channel count shown in [Table 2-2](#), certain processing blocks may have to be disabled, as shown in [Section 3](#).

Table 2-2. Maximum Channel Count for Decimation Filters

SAMPLE RATE (kHz)	LINEAR PHASE	LOW LATENCY	ULTRA-LOW LATENCY
8 or 7.35	4	4	NA
16 or 14.7	4	4	4
24 or 22.05	4	4	4
32 or 29.4	4	4	4
48 or 44.1	4	4	4
96 or 88.2	4	4	4
192 or 176.4	4	3	3
384 or 352.8	2	NA	2
768 or 705.6	1	NA	NA

2.2 AGC, DRE, or DRC

Analog channels include a processing block that supports one of the following options:

- Automatic Gain Control (AGC) is an algorithm that dynamically controls the gain of the ADC channel to maintain a nominally constant output level. AGC is available on all TLV320ADCx120 device variants.
- Dynamic Range Enhancer (DRE) is an algorithm that dynamically adjusts the PGA gain of the ADC channel to enhance the dynamic range. DRE is available on the TLV320ADC5120 and TLV320AD6120 devices.
- Dynamic Range Compression (DRC) is an algorithm that dynamically adjusts the PGA gain of the ADC channel to expand the signal level over an region of the audio range. DRC is available on the TLV320ADC5120 and TLV320AD6120 devices.

Only one of these blocks can be enabled at a time. These blocks are enabled by setting the appropriate DRE_AGC_SEL and DRC_EN bit fields in DSP_CFG1 (P0_R108) as shown in [Table 2-3](#).

Table 2-3. AGC, DRE, or DRC Selection Register Field Description

Processing Block	P0_R108_D[3] : AGC_SEL[0]	P0_R108_D[1] : DRC_EN[0]
AGC	1	0
DRE	0 (default)	0 (default)
DRC	0	1

TLV320ADC5120 and TLV320AD6120 devices also support enhanced version of the AGC, DRE, or DRC algorithms by setting the ENH_DRE_AGC_DRC bit field in the DSP_CFG0 (Po_R107[6])

2.2.1 Supported Sample Rates

AGC, DRE, or DRC is supported from 16 kHz to 192 kHz sample rates. AGC, DRE, or DRC is not supported for 8 kHz, 384 kHz, and 768 kHz sample rates. Do not change the default value of the DRE_AGC_SEL and DRC_EN bit fields in DSP_CFG1 (P0_R108) for unsupported sample rates.

2.2.2 Channel Assignment

AGC, DRE, or DRC is only available for analog channels. Analog channels are assigned to input channels 1 and 2. [Table 2-4](#) shows the maximum number of analog channels supported by the device when AGC, DRE, or DRC processing block is enabled.

Table 2-4. Number of Analog Channels Supported with AGC/DRE/DRC Enabled

SAMPLE RATE (kHz)	NUMBER OF CHANNELS SUPPORTED WITH AGC/DRE/DRC ENABLED
8 or 7.35	None
16 or 14.7	2
24 or 22.05	2
32 or 29.4	2
48 or 44.1	2
96 or 88.2	2
192 or 176.4	1
384 or 352.8	None
768 or 705.6	None

2.3 Channel Summer, Digital Mixer, and Bi-quads

The device supports a four-channel mixer, a two channel-summer, and up to three bi-quads per channel. These features are supported for all sample rates from 8 kHz to 192 kHz. See [Table 2-5](#) for configuration details of the summer and mixer modes. The programmable mixer feature is available only if CH_SUM[2:0] is set to 2'b00. The mixer function is only supported for input channel 1 to channel 4.

The number of bi-quad filters per channel can be set using the P0_R108:BIQUAD_CFG bit field, as shown in [Table 2-6](#). For additional information on bi-quad filter configuration, refer to the [TLV320ADCx120 Programmable Bi-quad Filter Configuration and Applications Application Report](#).

Table 2-5. Channel Summing Mode and Digital Mixer Programmable Settings

P0_R107_D[3:2] : CH_SUM[1:0]	CHANNEL SUMMING MODE FOR INPUT CHANNELS
00 (Default)	Channel summing mode is disabled (Digital Mixer is enabled).
01	Output channel 1 = (input channel 1 + input channel 2) / 2
	Output channel 2 = (input channel 1 + input channel 2) / 2
10	Reserved
11	Reserved

Table 2-6. Bi-quad Configuration Settings

P0_R108_D[6:5] : BIQUAD_CFG[1:0]	BI-QUAD CONFIGURATION
00 (Default)	No bi-quads per channel; bi-quads are all disabled.
01	1 bi-quad per channel
10	2 bi-quads per channel
11	3 bi-quads per channel

[Table 2-7](#) lists the processing blocks that are available for a given input channel. These assignments are fixed and cannot be changed. The two-channel summer mode is available for the first two channels, and cannot be assigned to channels 3 and 4, even if some of the other channels are disabled. The four-channel mixer and three bi-quads per channel are available for all the channels. Input channels 1 to 2 support the most features, while channels 3 and 4 support the least number of features.

Table 2-7. Processing Block Assignments Across Input Channels

POST-PROCESSING BLOCK	1	2	3	4
Two-channel Summer	√	√	x	x
Four-channel Mixer	√	√	√	√
Bi-quads Available	3	3	3	3

3 Processing Blocks Supported for Different Sample Rates

This section describes the specific processing blocks available for different sample rates.

3.1 8 kHz Sample Rate

Only the linear phase (default) decimation filter response is supported for the 8 kHz sample rate. Supported processing blocks include bi-quads, digital mixer, and channel summer. The AGC, DRE, or DRC processing block is not supported for the 8 kHz sample rate. Bi-quads, channel summers, and digital mixer blocks are supported on the respective input channels (Table 2-7).

Figure 3-1 shows the analog-channel and digital-channel combinations that can be supported for an 8 kHz sample rate. For example, it can be seen that with two analog channels (third column), up to two digital channels can be supported, whereas with one analog channel also, up to 2 digital channels can be supported. The cell entry indicates the number of bi-quads available for that channel combination. For example, with the combination of two analog and two digital microphones and three bi-quads per channel can be supported.

Number of Digital Channels	4	3BQ		
	3	3BQ	NA	
	2	3BQ	3BQ	3BQ
	1	3BQ	3BQ	3BQ
	0	NA	3BQ	3BQ
		0	1	2
		Number of Analog Channels		

Figure 3-1. Supported Channel Combinations for 8 kHz to 48 kHz Sample Rates

3.2 16 kHz-48 kHz Sample Rate

All processing blocks and digital filter options are supported for the 16 kHz to 48 kHz sample rates.

The decimation filter can be configured to linear phase, low latency, or ultra-low latency. The AGC, DRE, or DRC processing blocks are supported for all analog channels. Bi-quads, channel summers, and digital mixer blocks are supported on their respective input channels (Table 2-7). Figure 3-1 shows the channel combinations supported for an 8 kHz operation. For 16 - 48 kHz the channel combinations remain the same. For a supported channel combination, the cell entry in Figure 3-1 indicates the number of bi-quads available for that channel combination.

3.3 96 kHz Sample Rate

All three decimation filter options are supported for 96 kHz operation. 96 kHz mode supports AGC, DRE, or DRC processing blocks, but not for all channel combinations. Figure 3-2 shows the channel combinations supported when AGC, DRE, or DRC is enabled. Figure 3-3 shows the channel combinations support when AGC, DRE, or DRC is disabled.




Figure 3-2. Channel Combinations for 96 kHz with AGC/DRE/DRC Enabled




Figure 3-3. Channel Combinations for 96 kHz with AGC/DRE/DRC Disabled

3.4 192 kHz Sample Rate

All three decimation filter options are supported for 192 kHz operation.

Figure 3-4 shows the channel combinations supported for 192 kHz sample rate with linear phase decimation filter response when AGC, DRE, or DRC is enabled. Figure 3-5 shows the combinations supported without AGC, DRE, or DRC. Bi-quads, channel summers, and digital mixer are supported with the linear phase decimation filter option.




Figure 3-4. Channel Combinations for 192 kHz Linear Phase Filter with AGC/DRE/DRC Enabled




Figure 3-5. Channel Combinations for 192 kHz Linear Phase Filter with AGC/DRE/DRC Disabled

For the low latency (and ultra-low latency) decimation filter response option, a maximum of three channels are supported when AGC, DRE, or DRC is disabled. Only one channel is supported when AGC, DRE, or DRC is enabled. Bi-quads, channel summers, and digital mixer are not supported for this mode.

3.5 384 kHz Sample Rate

Linear phase (DECI_FILT = 00) and ultra-low latency (DECI_FILT = 10) decimation filter responses are supported for the 384 kHz sample rate. AGC, DRE, DRC, bi-quads, channel summers, and digital mixer processing blocks are not supported for 384 kHz operation. A maximum of two channels are supported for 384 kHz and they can be analog, digital, or a combination of both.

3.6 768 kHz Sample Rate

Only linear phase (DECI_FILT = 00) decimation filter response is supported for 768 kHz sample rate. AGC, DRE, DRC, bi-quads, channel summers, and digital mixer processing blocks are not supported. Only one channel is supported. It can be an analog channel or a digital PDM microphone.

4 Example Configurations

A few example device configuration scripts for different combinations include the following:

Example 1: Two input channels with four output channels using digital mixer.

1. Differential 2-channel input
2. Linear phase decimation filter
3. 24-bit TDM mode
4. Enable digital mixer mode
5. Digital Mixer 3: Ch3 Out = $0.5 \times \text{Ch1} + 0.5 \times \text{Ch2}$
6. Digital Mixer 4: Ch4 Out = $0.5 \times \text{Ch1} - 0.5 \times \text{Ch2}$

```
# Key: w 9c XX YY ==> write to I2C address 0x9c, to register 0xXX, data 0xYY
#           # ==> comment delimiter
#
# Differential 2-channel 24-bit TDM mode : INP1/INM1 - Ch1, INP2/INM2 - Ch2
# FSYNC = 48 kHz (Output Data Sample Rate), BCLK = 11.2896 MHz (BCLK/FSYNC = 256)
#####
#
#
# Power up IOVDD and AVDD power supplies
# Wait for IOVDD and AVDD power supplies to settle to steady state operating voltage range.
# Wait for 1ms.
#
w 9c 00 00 # Goto Page 0
w 9c 02 81 # Wake-up device by I2C write into P0_R2 using internal AREG
w 9c 6B 01 # Linear Phase Decimation Filter with digital mixer
# Digital Mixer 3 Configuration
w 9c 00 04 # Goto Page 4
w 9c 28 40 00 00 00 # Digital Mixer 3: Channel 1 Coefficient (MIX3_CH1) = 0.5
w 9c 2C 40 00 00 00 # Digital Mixer 3: Channel 2 Coefficient (MIX3_CH2) = 0.5
w 9c 30 00 00 00 00 # Digital Mixer 3: Channel 3 Coefficient (MIX3_CH3) = 0.0
w 9c 34 00 00 00 00 # Digital Mixer 3: Channel 4 Coefficient (MIX3_CH4) = 0.0
# Digital Mixer 4 Configuration
w 9c 00 04 # Goto Page 4
w 9c 38 40 00 00 00 # Digital Mixer 4: Channel 1 Coefficient (MIX4_CH1) = 0.5
w 9c 3C C0 00 00 00 # Digital Mixer 4: Channel 2 Coefficient (MIX4_CH2) = -0.5
w 9c 40 00 00 00 00 # Digital Mixer 4: Channel 3 Coefficient (MIX4_CH3) = 0.0
w 9c 44 00 00 00 00 # Digital Mixer 4: Channel 4 Coefficient (MIX4_CH4) = 0.0

w 9c 00 00 # Goto Page 0
w 9c 07 20 # TDM Mode with 24 Bits/Channel
w 9c 73 f0 # Enable Ch.1 - Ch.4 to get output on all 4 channels
w 9c 74 f0 # Enable Ch.1 - Ch.4 ASI Output channels
w 9c 75 e0 # Power up ADC
```

Example 2: Two input channels with channel summer.

1. Differential 2-channel input
2. Linear phase decimation filter
3. 32-bit TDM mode
4. Two-channel summer mode

```

# Key: w 9c XX YY ==> write to I2C address 0x9c, to register 0xXX, data 0xYY
#           # ==> comment delimiter
#
# The following list gives an example sequence of items that must be executed in the time
# between powering the device up and reading data from the device. Note that there are
# other valid sequences depending on which features are used.
#
# See the corresponding EVM user guide for jumper settings and audio connections.
#
# Differential 2-channel : INP1/INM1 - Ch1 and INP2/INM2 - Ch2
# FSYNC = 48 kHz (Output Data Sample Rate), BCLK = 11.2896 MHz (BCLK/FSYNC = 256)
#####
#
# Power up IOVDD and AVDD power supplies
# Wait for IOVDD and AVDD power supplies to settle to steady state operating voltage range.
# Wait for 1ms.
#
w 9c 00 00 # Goto Page 0
w 9c 02 81 # Wake-up device by I2C write into P0_R2 using internal AREG
w 9c 6B 05 # Linear Phase Filter with 2 channel summer mode (DSP_CFG0)

w 9c 07 30 # TDM Mode with 32 Bits/Channel
w 9c 73 c0 # Enable Ch.1 - Ch.2
w 9c 74 c0 # Enable Ch.1 - Ch.2 ASI Output channels
w 9c 75 e0 # Power up ADC

```

5 Related Documentation

For related documentation see the following:

- TLV320ADC6120
 - Texas Instruments, [TLV320ADC6120 2-Channel, 768-kHz, Burr-Brown™ Audio ADC data sheet](#).
 - Texas Instruments, [TLV320ADC6120 stereo-channel, 768-kHz, Burr-Brown™ audio ADC with 106-dB SNR evaluation module](#).
- TLV320ADC5120
 - Texas Instruments, [TLV320ADC5120 2-Channel, 768-kHz, Burr-Brown™ Audio ADC data sheet](#).
 - Texas Instruments, [TLV320ADC5120 stereo-channel, 768-kHz, Burr-Brown™ audio ADC with 106-dB SNR evaluation module](#).
- TLV320ADC3120
 - Texas Instruments, [TLV320ADC3120 2-Channel, 768-kHz, Burr-Brown™ Audio ADC data sheet](#).
 - Texas Instruments, [TLV320ADC3120 stereo-channel, 768-kHz, Burr-Brown™ audio ADC with 106-dB SNR evaluation module](#).
- Texas Instruments, [ADCx120EVM-PDK User's Guide](#).
- Texas Instruments, [PurePath™ Console](#).

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated