ABSTRACT
This application note describes low flicker noise (0.1 Hz to 10 Hz band) measurement methodology and test setup recommendations for precision series references. Low noise measurement requires ultra-low setup noise, which can be achieved by selecting low-noise BOM for the band pass filter and proper design or layout techniques. The lowest noise reference REF54250CDR (flicker noise = 275 nV pk-pk with 100 μF capacitor on NR pin) is used to illustrate the component selection and board design to measure the noise floor with < 1.5% error from the measurement setup.

Table of Contents
1 Introduction ................................................................................................................................. 2
2 Flicker Noise Measurement Method .......................................................................................... 2
3 0.1 Hz to 10 Hz Band Pass Filter Design for Reference Noise Measurement .......................... 3
   3.1 Filter Schematic .................................................................................................................. 4
   3.2 TINA - TI simulations ......................................................................................................... 5
   3.3 Component Selection .......................................................................................................... 5
4 Measurement Setup ...................................................................................................................... 6
   4.1 REF54250CDR Noise Measurement Setup ...................................................................... 6
5 Filter Board Design .................................................................................................................... 8
   5.1 Schematic .......................................................................................................................... 8
   5.2 Layout .................................................................................................................................. 11
   5.3 Bill of Materials ................................................................................................................. 12
6 References .................................................................................................................................. 15

List of Figures
Figure 3-1. Flicker Noise Test Setup Block Diagram .................................................................... 3
Figure 3-2. Filter Schematic in TINA- TI .................................................................................... 4
Figure 3-3. Frequency response of band pass filter .................................................................... 5
Figure 4-1. Metal Box for Noise Filter to Avoid External Interference .................................... 6
Figure 4-2. Typical Noise Floor of the Filter Board .................................................................... 6
Figure 4-3. REF54250 Noise Measurement Setup .................................................................... 7
Figure 4-4. REF54250 Noise Plot With 100 μF Capacitor on NR Pin ........................................ 7
Figure 4-5. 0.1-Hz to 10-Hz Voltage Noise (C_{NR} = Open ) ....................................................... 8
Figure 4-6. 0.1-Hz to 10-Hz Voltage Noise (C_{NR} = 100 μF) ...................................................... 8
Figure 5-1. Power Stage for the Filter ........................................................................................ 9
Figure 5-2. 0.1 Hz to 10 Hz Band Pass Filter Implementation ...................................................... 10
Figure 5-3. Top Layer - Critical Signals ................................................................................... 11
Figure 5-4. Second Layer - GND ............................................................................................ 11
Figure 5-5. Third Layer - Power Plane ...................................................................................... 11
Figure 5-6. Bottom Layer .......................................................................................................... 11

List of Tables
Table 5-1. Bill of Materials .......................................................................................................... 12

Trademarks
All trademarks are the property of their respective owners.
1 Introduction

Noise of the reference couples with the data converter’s quantization error and impacts the resolution of the overall signal chain. Designers must keep the reference noise sufficiently small so that the reference noise does not affect the resolution of the signal chain. This becomes very critical for high-precision systems such as medical imaging, precision weigh scales for chemical and pharmaceutical labs, seismic measurement equipment, and high precision test and measurement equipment where the ENOB of the system is greater than or equal to 20 bits. These systems typically use an active filter for high-frequency thermal noise; however, designing a low pass filter with less than 10 Hz cut-off frequency is impractical due to high capacitor requirement and slow response. Therefore these applications choose the reference with the best possible flicker noise for signal chain requirement. The accurate measurement is critical so that the designer is not constrained to over design the precision signal chain part and achieve faster system response.

2 Flicker Noise Measurement Method

A voltage reference data sheet specifies flicker noise from 0.1 Hz to 10 Hz frequency band in the units of peak to peak variation over 10 seconds. A simple method is to measure this noise on DMM for 10 seconds with an averaging time of 100 ms (1/10 Hz) to capture peak to peak response. The peak to peak noise from the reference signal gets coupled with the DMM signal chain noise (around 0.5 μV measured at TI lab for HP3458A at 10 V range). SNR of this method is not good enough for ultra-low noise high precision references, such as REF7012, which has flicker noise = 312 nV pk-pk over 10 seconds, or REF54250CDR has 275 nV pk-pk (0.11 ppm_{pp}) noise with 100 uF capacitor on NR pin as the DMM’s signal chain noise is more than the device noise.

Pre-amplify the reference noise to improve SNR of the measurement setup. This requires eliminating the DC and providing sufficient gain to noise signal as shown in Figure 3-1. Section 3 discusses the filter design to measure flicker noise with high SNR.
Minimum noise specification of REF54250 is 400 nVpk-pk. To have the measurement error be less than 1.5%, calculate the maximum allowed setup noise as follows:

\[
\text{Setup Noise} < = 275 \times \left(1.015^2 - 1^2\right) < = 47 \text{ nVpk-pk}
\]  

(1)

The first stage high pass filter’s resistor and first stage pre-amplifier noise (referred to as setup noise) gets directly coupled to the reference noise signal. Consequently, these two elements are the major error contributors to the total setup noise budget. Reference noise is amplified 1000 times in the first stage so the impact from subsequent stages setup noises are minimal. Hence, we assign greater than 98% of the budget to this stage. The high pass filter is designed with a 50 Ω resistor so that KT noise contribution of the resistor is minimal.

\[
\text{Flicker noise of 50 } \Omega \text{ high pass resistor (} n_{50 } \Omega \text{)} = 18.92 \text{ nVpk-pk}
\]  

(2)

The next step is to design a low noise pre-amp with a gain of 1000 which can meet the target spec of noise from first stage op-amp. OPA189 is an excellent choice in TI’s portfolio of ultra-low noise and offset op-amps. We need to connect 8 op-amps in parallel to comfortably achieve the target spec of << 56nVpk-pk.

\[
\text{Opamp Flicker Noise (} n_{\text{opa}} \text{)} = \frac{100 \text{ nVpk-pk}}{\sqrt{8}} = 35.35 \text{ nVpk-pk}
\]  

(3)

The gain of 1000 is realized by 10 Ω and 10 KΩ resistors. This equals to 10 Ω in noise contribution. The noise contribution by the 10 Ω resistor gets divided by \(\sqrt{8}\) times.

\[
\text{Flicker noise of 10 } \Omega \text{ gain resistor (} n_{10 } \Omega \text{)} = 3 \text{ nVpk-pk}
\]  

(4)

Total noise contributed by first stage is RMS sum of equation 1, 2 and 3.

\[
\text{Noise floor of first stage (} n_{\text{First}} \text{)} = \sqrt{(n_{\text{opa}}^2 + n_{50 } \Omega^2 + n_{10 } \Omega^2)} = 40.3 \text{ nVpk-pk}
\]  

(5)

Current noise of the op-amp is ignored in this calculation as the impact is insignificant (current noise density = 165 fA/√Hz). Impact of later stage noise gets divided by greater than or equal to 1000 times. Therefore, the impact is not significant. This circuit contributes less than 1.5 % error in REF54250CDR noise measurement.

The second stage is a Sallen-Key high-pass filter of 0.1 Hz with a gain of 10 and damping ratio of 1 which provides 60 dB over all roll-off at 0.1 Hz high-pass. The next two stages are a multi-feedback 10-Hz low pass filter with an overall gain of 10 to provide roll-off of 80 dB at 10 Hz as shown in Figure 3-3. The noise is gained \(10^5\) times and captured on the scope over a 10 second window with sampling frequency >> 20 samples a second to avoid aliasing.
3.1 Filter Schematic

This band pass filter has been simulated with TI-TINA to verify the frequency response.

Figure 3-2. Filter Schematic in TINA- TI
3.2 TINA - TI simulations

The filter has been designed with a damping factor of 1, lower cutoff frequency of 0.1 Hz with roll off of 60 dB, and higher cutoff frequency is 10 Hz with 80 dB decade roll off. The pass band gain is 100 dB.

![Frequency response of band pass filter](image)

**Figure 3-3. Frequency response of band pass filter**

3.3 Component Selection

- **First Stage High Pass Filter:** Noise of resistor at first stage high pass filter is critical as this noise directly couples with the reference noise. A small value resistor (50 ohms) and a bulk capacitor (32 mF) was chosen to design the first stage high pass filter to minimize the thermal noise from the resistor. A Vishay bulk metal foil resistor was chosen for first stage 0.1-Hz high-pass filter as the resistor has the best noise figure by construction. Two 100-Ω bulk metal foil resistors (0.25 W) are kept in parallel to reduce the impact of current (excess, flicker) noise as this noise can be reduced by reducing the current and increasing the volume of resistive material. Four low-leakage electrolyte capacitors are used to realize 32 mF capacitance with a stable capacitance over an entire frequency range. These bulk capacitors need a minimum of 12 hours dielectric soaking time to provide stable measurement. First stage gain resistors are metal foil resistors as these resistors are good in terms of noise performance. Eight OPA189s have been connected in parallel through 50-ohm metal film resistors to reduce the noise by sqrt(8) times.

- **Later Stages:** The first stage high pass filter is followed by one Sallen-Key 0.1 Hz HPF with gain 10 and 2 stages of multi-feedback low-pass filter with over all gain 10 and 10 Hz cutoff frequency. The signal is already amplified by 1000 times, which allows relaxation in component selection for later stages. The resistance is higher and capacitance is lower in later stages as thermal noise of the resistors is suppressed by greater than or equal to 100 times. Please refer to Table 5-1 for the exact values. All the capacitors are film capacitors as the aging spec is tight and property of filter does not change over time. All the resistors are metal film in this stage as this type exhibits excellent thermal noise property. OPA189 has been used in all the stages due to the ultra-low noise and offset stability.

- **Power Stage:** DC power supply E3631 is used for this measurement. This is fed to low noise LDO through an LC filter to get a stable power supply with very good PSRR measurement. This topology makes sure that there is minimum impact of supply in the measured noise of the reference.
4 Measurement Setup

The filter board is kept in a metal box to avoid any EMI. All the cables that carry VREF or noise are shielded cables.

![Figure 4-1. Metal Box for Noise Filter to Avoid External Interference](image)

The output was terminated with 50 Ω, and we kept the setup on for 12 hours to measure the noise floor. The typical noise floor of the board is 40 nV pk-pk which introduces <1.5 % error in the lowest noise measurement.

![Figure 4-2. Typical Noise Floor of the Filter Board](image)

4.1 REF54250CDR Noise Measurement Setup

The output of REF54250CDR is connected to the filter board and both are kept in a Faraday cage inside RF chamber as shown in figure Figure 4-3. RF chamber cancels the echo, which avoids the coupling of any surrounding disturbance. Low PSRR power supply E3631 is used to power up the REF54250CDR and the noise board. Noise measurement has been done with a 100 μF capacitor connected on the NR pin and no capacitor connected to the NR pin. Time domain plot is captured on the scope with sampling frequency = 100 k samples a second (>>20 samples a second) for 10 seconds to capture the impact of 0.1 Hz to 10 Hz on peak to peak noise.
An oscilloscope is used to analyze the time domain plot with high density. If the user wants to measure peak to peak noise, then 8.5 digit DMM is a better alternate as DMM has better ADC resolution and has options for differential probing to avoid any possibility of scope ground noise injection. Users can record the value with 100 samples a second for a period of 10 seconds and get peak to peak variation.

Figure 4-3. REF54250 Noise Measurement Setup

Figure 4-4 shows a typical measurement plot of REF54250CDR with a 100 μF capacitor on NR pin.

Figure 4-4. REF54250 Noise Plot With 100 μF Capacitor on NR Pin
Typical flicker noise for REF54250CDR with 100 μF NR pin capacitor is measured as 275 nV pk-pk (0.11 ppm pk-pk). 40 nV pk-pk noise from the filter board contributes 1.5% error in the noise measurement. REF54250CDR has 1.125 μV pk-pk (0.45 ppm pk-pk) flicker noise with open NR pin condition, which has less than 0.1% error from setup noise.

![Figure 4-5. 0.1-Hz to 10-Hz Voltage Noise (C_{NR} = Open)](image)

![Figure 4-6. 0.1-Hz to 10-Hz Voltage Noise (C_{NR} = 100 μF)](image)

5 Filter Board Design

5.1 Schematic

VCC (+ve supply) and VEE (-ve supply) required for op-amps are connected at banana jack J2, J3 and J4. This is passed through pi filter and low noise LDO TPS7A47 (+12 V) and TPS7A3301RGWT (-12 V) as shown in Figure 5-1 to get noise free power for the op-amps used for the filter.

TPS7A47 and TPS7A33 are designed for high-accuracy and high-precision instrumentation applications where clean voltage rails are critical to maximize system performance. For applications where positive and negative high-performance rails are required, consider using these high voltage, ultra low noise, and low dropout linear regulators.
Figure 5-1. Power Stage for the Filter

Figure 5-2 shows the schematic for the 0.1 Hz to 10 Hz band pass filter as discussed in Section 3.2.
Figure 5-2. 0.1 Hz to 10 Hz Band Pass Filter Implementation
5.2 Layout

This is a four layer board. All the critical signals are routed in the top layer as shown in Figure 5-3. The power stage and 0.1 Hz to 10 Hz band pass filter are EMI shielded separately. The grounds for the band pass filter and the power stage are connected only at one place to verify that any power supply noise (ground return path) does not couple with critical signal in filter stage. Critical signals are ground shielded. Input and output are SMA connectors to avoid impact of EMI. All the signals for parallel op-amps in the first stage are routed with symmetry to avoid any mismatch between them. Second layer (Figure 5-4) is complete GND layer for decoupling. Power signal is routed in the third layer (Figure 5-5) for all the op-amps. Two of the four big electrolyte capacitors in first stage 0.1 Hz high pass filter are placed in the bottom layer (Figure 5-6) to save space. The bottom layer has low frequency bypass capacitors at all the corners of the shielded region.
### Table 5-1. Bill of Materials

<table>
<thead>
<tr>
<th>Designator</th>
<th>Quantity</th>
<th>Value</th>
<th>Description</th>
<th>Package Reference</th>
<th>Part Number</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCB1</td>
<td>1</td>
<td></td>
<td>Printed Circuit Board</td>
<td>XXX###</td>
<td>Any</td>
<td></td>
</tr>
<tr>
<td>C1, C2, C3, C4</td>
<td>4</td>
<td>8200 µF</td>
<td>CAP, AL, 8200 µF, 16 V, ± 20%, TH</td>
<td>D16 x L35.5 mm</td>
<td>EKY160ELRB22MM P1S</td>
<td>Chemi-Con</td>
</tr>
<tr>
<td>C5, C8, C11, C12, C13, C14, C62, C67</td>
<td>8</td>
<td>0.022 µF</td>
<td>CAP FILM 0.022 µF 5% 50 VDC</td>
<td>1210</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6, C7</td>
<td>2</td>
<td>10 µF</td>
<td>10 µF Film Capacitor 30 V, 50 V Polyester, Polyethylene Terephthalate (PET), Metallized Radial</td>
<td>RADIAL</td>
<td>MKS2B051001N00J SSD</td>
<td>WIMA</td>
</tr>
<tr>
<td>C9, C10</td>
<td>2</td>
<td>1 µF</td>
<td>CAP FILM 1 µF 5% 63 VDC</td>
<td>2220</td>
<td>LDED4100JA0N00</td>
<td></td>
</tr>
<tr>
<td>C15, C18, C52, C53, C54, C55, C56, C57, C58, C59</td>
<td>10</td>
<td>22µF</td>
<td>CAP, TA, 22 µF, 35 V, ± 10%, 0.275 Ω, SMD</td>
<td>7343-43</td>
<td>T495X226K035ATE</td>
<td>Kemet</td>
</tr>
<tr>
<td>C16, C19, C23, C25, C26, C27, C66</td>
<td>7</td>
<td>1µF</td>
<td>CAP, CERM, 1 µF, 35 V, ± 10%, X7R, 0603</td>
<td>0603</td>
<td>C16087R1V105K0</td>
<td>TDK</td>
</tr>
<tr>
<td>C17, C20, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51</td>
<td>36</td>
<td>0.1µF</td>
<td>CAP, CERM, 0.1 µF, 50 V, ± 10%, X7R, 0603</td>
<td>0603</td>
<td>GRM188R71H104K A93D</td>
<td>MuRata</td>
</tr>
<tr>
<td>C21</td>
<td>1</td>
<td>10µF</td>
<td>CAP, CERM, 10 µF, 35 V, ± 10%, X7R, 1206_190</td>
<td>1206_190</td>
<td>GMK316AB7106K1L TR</td>
<td>Taiyo Yuden</td>
</tr>
<tr>
<td>C22</td>
<td>1</td>
<td>0.01µF</td>
<td>CAP, CERM, 0.01 µF, 25 V, ± 10%, X7R, 0402</td>
<td>0402</td>
<td>CL05B103KA5NNN C</td>
<td>Samsung Electro-Mechanics</td>
</tr>
<tr>
<td>C24, C65</td>
<td>2</td>
<td>10µF</td>
<td>10 µF ±10% 50 V Ceramic Capacitor X7R 1210 (3225 Metric)</td>
<td>1210</td>
<td>UMK325AB7106KM HP</td>
<td>Taiyo Yuden</td>
</tr>
<tr>
<td>C60, C61, C63, C64</td>
<td>4</td>
<td>47µF</td>
<td>CAP, Tantalum Polymer, 47 µF, 20 V, ± 20%, 0.055 Ω, 7343-20 SMD</td>
<td>7343-20</td>
<td>20TQC47MYF</td>
<td>Panasonic</td>
</tr>
<tr>
<td>EN_LDO1</td>
<td>1</td>
<td></td>
<td>Shunt, 2.54 mm, Gold, Blue</td>
<td>Shunt, 2.54 mm, Blue</td>
<td>60900213621</td>
<td>Wurth Elektronik</td>
</tr>
<tr>
<td>FID1, FID2, FID3</td>
<td>4</td>
<td></td>
<td>Fiducial mark. There is nothing to buy or mount.</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>Filter_IN, Flicker_Out</td>
<td>2</td>
<td></td>
<td>Connector, End Launch SMA, 50 Ω, SMT</td>
<td>SMA End Launch</td>
<td>142-0701-851</td>
<td>Cinch Connectivity</td>
</tr>
<tr>
<td>FL1, FL2</td>
<td>2</td>
<td>4700 pF</td>
<td>Filter LC High freq 4700 PF, 2706</td>
<td>6.8 x 1.6 mm</td>
<td>NFE61PT472C1H9L</td>
<td>MuRata</td>
</tr>
</tbody>
</table>

---

Techniques for Noise Measurements in Precision Series References

SBAA591 – DECEMBER 2023

Copyright © 2023 Texas Instruments Incorporated
<table>
<thead>
<tr>
<th>Designator</th>
<th>Quantity</th>
<th>Value</th>
<th>Description</th>
<th>Package Reference</th>
<th>Part Number</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>H1, H2, H3, H4, H5, H6</td>
<td>6</td>
<td></td>
<td>Machine Screw, Round, #4-40 x 1/4, Nylon, Philips panhead</td>
<td>Screw</td>
<td>NY PMS 440 0025 PH</td>
<td>B&amp;F Fastener Supply</td>
</tr>
<tr>
<td>H7, H8, H9, H10, H11, H12</td>
<td>6</td>
<td></td>
<td>Standoff, Threaded, 1.5&quot;, 4-40, Aluminum</td>
<td>1/4 Round Female Standoff</td>
<td>3483</td>
<td>Keystone</td>
</tr>
<tr>
<td>J2, J3, J4</td>
<td>3</td>
<td></td>
<td>Standard Banana Jack, Uninsulated, 8.9 mm</td>
<td></td>
<td>Keystone575-8</td>
<td>575-8 Keystone</td>
</tr>
<tr>
<td>R1, R2,</td>
<td>2</td>
<td>100</td>
<td>Ultra-High Precision Resistor Metal Foil 100 Ω 0.01% Bulk</td>
<td>RADIAL</td>
<td>Y1073100R000T9L</td>
<td>Vishay Precision Group</td>
</tr>
<tr>
<td>R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18</td>
<td>8</td>
<td>10</td>
<td>10 Ω ±0.5% 0.1 W, 1/10 W 0603 Metal Film</td>
<td></td>
<td>0603 RN73H1JTTD10R0</td>
<td>KOA Speer Electronics, Inc.</td>
</tr>
<tr>
<td>R19, R20, R21, R22, R23, R24, R25, R26</td>
<td>8</td>
<td>49.9</td>
<td>49.9 Ω ±0.5%, 0.1W, 1/10W Chip Resistor 0603 Metal Film</td>
<td></td>
<td>0603 RN73H1JTTD49R9</td>
<td>KOA Speer Electronics, Inc.</td>
</tr>
<tr>
<td>R27</td>
<td>1</td>
<td>63.4 k</td>
<td>63.4 kΩ ±0.5% 0.1 W, 0603 Metal Film</td>
<td></td>
<td>0603 RN73H1JTTD6342D</td>
<td>KOA Speer Electronics, Inc.</td>
</tr>
<tr>
<td>R28</td>
<td>1</td>
<td>370 k</td>
<td>370 kΩ ±1% 0603 Metal Film</td>
<td></td>
<td>0603 RN73H1JTTD3703F</td>
<td>KOA Speer Electronics, Inc.</td>
</tr>
<tr>
<td>R29</td>
<td>1</td>
<td>100</td>
<td>RES 100 Ω 0.1% 1/10 W 0603</td>
<td></td>
<td>0603 RN73H1JTTD1000B</td>
<td>KOA Speer Electronics, Inc.</td>
</tr>
<tr>
<td>R30</td>
<td>1</td>
<td>910</td>
<td>RES SMD 910 OHM 0.1% 1/10 W 0603</td>
<td></td>
<td>0603 ERA-3YEB911V</td>
<td>Panasonic Electronic Components</td>
</tr>
<tr>
<td>R31</td>
<td>1</td>
<td>16.2 k</td>
<td>16.2 kΩ ±0.1% 0.125 W, 1/8 W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200, Moisture Resistant Thin Film</td>
<td></td>
<td>0805 RN73R2ATT50R002B</td>
<td>KOA Speer Electronics, Inc.</td>
</tr>
<tr>
<td>R32</td>
<td>1</td>
<td>162k</td>
<td>162 kΩ ±0.1% 0.125 W, 1/8 W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thin Film</td>
<td></td>
<td>0805 ERA-6AEB1623V</td>
<td>Panasonic Electronic Components</td>
</tr>
<tr>
<td>R33</td>
<td>1</td>
<td>21 kΩ</td>
<td>21 kΩ ±0.1% 0.125 W, 1/8 W Chip Resistor 0805 (2012 Metric) Thin Film</td>
<td></td>
<td>0805 RT0805BRD0271KL</td>
<td>YAGEO</td>
</tr>
<tr>
<td>R34, R38</td>
<td>2</td>
<td>0</td>
<td>0 Ω Jumper Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thick Film</td>
<td></td>
<td>0805 RMCF0805ZT0R00</td>
<td>Stackpole Electronics Inc</td>
</tr>
<tr>
<td>Designator</td>
<td>Quantity</td>
<td>Value</td>
<td>Description</td>
<td>Package Reference</td>
<td>Part Number</td>
<td>Manufacturer</td>
</tr>
<tr>
<td>------------</td>
<td>----------</td>
<td>-------</td>
<td>-------------</td>
<td>-------------------</td>
<td>-------------</td>
<td>--------------</td>
</tr>
<tr>
<td>R35, R36</td>
<td>2</td>
<td>82.5 kΩ</td>
<td>82.5 Ω ±0.1% 0.125W, 1/8 W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thin Film</td>
<td>0805</td>
<td>ERA-6AEB8252V</td>
<td>Panasonic Electronic Components</td>
</tr>
<tr>
<td>R37</td>
<td>1</td>
<td>41.2 kΩ</td>
<td>41.2 kΩ ±0.1% 0.125 W, 1/8 W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thin Film</td>
<td>0805</td>
<td>ERA-6AEB4122V</td>
<td>Panasonic Electronic Components</td>
</tr>
<tr>
<td>R39</td>
<td>1</td>
<td>92.0 kΩ</td>
<td>RES, 92.0 k, 0.1%, 0.125 W, 0805</td>
<td>0805</td>
<td>RT0805BRD0792KL</td>
<td>Yageo America</td>
</tr>
<tr>
<td>R40</td>
<td>1</td>
<td>1.00 kΩ</td>
<td>RES, 1.00 k, 0.1%, 0.1 W, 0603</td>
<td>0603</td>
<td>RT0603BRD071KL</td>
<td>Yageo America</td>
</tr>
<tr>
<td>R41</td>
<td>1</td>
<td>10 kΩ</td>
<td>10 k Ω ±0.1% 0.1 W, 1/10 W Chip Resistor 0603 (1608 Metric) Automotive AEC-Q200 Thin Film</td>
<td>0603</td>
<td>ERA-3AEB103V</td>
<td>Panasonic</td>
</tr>
<tr>
<td>R42</td>
<td>1</td>
<td>0</td>
<td>RES, 0, 5%, 0.1 W, 0603</td>
<td>0603</td>
<td>RC0603JR-070RL</td>
<td>Yageo</td>
</tr>
<tr>
<td>R43, R44, R45, R46, R47, R48</td>
<td>6</td>
<td>0</td>
<td>RES, 0, 5%, 0.063 W, AEC-Q200 Grade 0, 0402</td>
<td>0402</td>
<td>CRCW04020000Z0ED</td>
<td>Vishay-Dale</td>
</tr>
<tr>
<td>TP1, TP3</td>
<td>2</td>
<td></td>
<td>Test Point, Multipurpose, Red, TH</td>
<td>Testpoint_Multipurpose Testpoint</td>
<td>5010</td>
<td>Keystone</td>
</tr>
<tr>
<td>TP2, TP4</td>
<td>2</td>
<td></td>
<td>Test Point, Compact, SMT</td>
<td>Testpoint_Keysto ne_Compact</td>
<td>5016</td>
<td>Keystone</td>
</tr>
<tr>
<td>U1, U2, U3, U4, U5, U6, U7, U8, U9, U10, U11 11</td>
<td>14 MHz, MUX-friendly, low-noise, zero-drift, RRO, CMOS precision operational amplifier, DBV0005A (SOT-23-5)</td>
<td>DBV0005A</td>
<td>Texas Instruments</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U12</td>
<td>1</td>
<td>Vin -3 V to -36 V, -1 A, Ultra-Low-Noise, High-PSRR, Low-Dropout Linear Regulator, RGW0020A (VQFN-20)</td>
<td>RGW0020A</td>
<td>TPS7A3301RGWT</td>
<td>Texas Instruments</td>
<td></td>
</tr>
<tr>
<td>U13</td>
<td>1</td>
<td>36 V, 1 A, 4.17 μVRMS, RF Low-Dropout (LDO) Voltage Regulator, RGW0020A (VQFN-20)</td>
<td>RGW0020A</td>
<td>TPS7A4701RGWR</td>
<td>Texas Instruments</td>
<td></td>
</tr>
<tr>
<td>VCC_ENABLE1, VEE_ENABLE1 2</td>
<td>Header, 100 mil, 2x1, Tin, TH</td>
<td>Header, 2 PIN, 100 mil, Tin</td>
<td>PEC02SAAN</td>
<td>Sullins Connector Solutions</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R49</td>
<td>0</td>
<td>0</td>
<td>RES, 0, 5%, 0.063 W, AEC-Q200 Grade 0, 0402</td>
<td>0402</td>
<td>CRCW04020000Z0ED</td>
<td>Vishay-Dale</td>
</tr>
</tbody>
</table>
6 References

- Texas Instruments, TI Precision Designs: Verified Design 0.1Hz to 10Hz Noise Filter verified design.
- Vishay Precision Group, Ultra High Precision, Z-Foil Audio Resistor Minimizes Noise and Distortion in the Signal Path with TCR of ± 0.05 ppm/°C, Tolerance to ± 0.005 % and High Linearity or Low Voltage Coefficient of Resistance (VCR) of 0.1 ppm/V document.
- Texas Instruments, TPS7A4701RGWR product.
- Texas Instruments, OPAx189 Precision, Lowest-Noise, 36-V, Zero-Drift, 14-MHz, MUX-Friendly, Rail-to-Rail Output Operational Amplifiers
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated