ABSTRACT
Amplifying a voltage signal by more than 100 V/V using a single operational amplifier while maintaining several MHz, or even tens of MHz of bandwidth, can prove difficult to both design and to implement. This application report discusses the noise, bandwidth, and stability requirements prior to developing physical implementation.

Contents
1 Signal-Chain Considerations ................................................................. 2
2 Implementation and Stability Considerations ........................................ 4
3 Circuit Implementation ................................................................. 6

List of Figures
1 Simplified Noise Model .................................................................... 2
2 Operational Amplifier Emitter Output Stage ........................................... 4
3 Final Simulation Schematic .............................................................. 5
4 Simulated Frequency Response ............................................................ 5
5 Simulated SNR ........................................................................... 5
6 Implemented High-Gain, High-Bandwidth Circuit ................................ 6
7 Top Layer .................................................................................. 7
8 Middle Layer ............................................................................. 8
9 Bottom Layer (Inverted) ................................................................. 9
10 1-MHz Output for a 20-µV_{pp} Input Signal ......................................... 10
11 5-MHz Output for a 20-µV_{pp} Input Signal ......................................... 10
1 Signal-Chain Considerations

1.1 Input Noise

Starting with the traditional gain-bandwidth product (GBWP), where the product of the gain and the bandwidth is constant for a voltage-feedback amplifier (as shown in Equation 1), a quick survey of nonunity gain stable amplifiers that achieve the highest possible GBWP and low noise yields the results shown in Table 1.

\[ \text{Gain} \times \text{Bandwidth} = \text{GBWP} \]  

(1)

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Input Voltage Noise Density (nV/√Hz)</th>
<th>GBWP (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA847</td>
<td>0.85</td>
<td>3900</td>
</tr>
<tr>
<td>OPA846</td>
<td>1.1</td>
<td>1800</td>
</tr>
<tr>
<td>LMH6629</td>
<td>0.69</td>
<td>3900</td>
</tr>
</tbody>
</table>

Note that FET input devices have not been considered here because the input voltage noise tends to be high, while input current noise is low. Because low value resistors are used to minimize noise contribution, the low input bias current of a FET amplifier is not needed here; only relatively low input impedance voltage sources are considered.

1.2 Noise Considerations

Consider using a noninverting amplifier architecture, allowing its input impedance to be matched to any source impedance as well as minimizing system noise. Also at high-gain, the output voltage noise density can be approximated as shown in Equation 2:

\[ e_o \approx \left( e_n + \sqrt{4kTR_S} \right) \times \left( 1 + \frac{R_F}{R_G} \right) \]

where

- \( k = 1.380658 \times 10^{-23} \)
- \( T = \text{temperature in kelvins} \)

Note that in this model, both the current noise and the resistor noise are considered negligible.

\[ e_n \]

\[ e_o \]

\[ R_S \]

\[ R_F \]

\[ R_G \]

Figure 1. Simplified Noise Model
The SNR for such a configuration is shown in Equation 3

$$SNR_{(dB)} = 20 \times \log \left( \frac{V_{oms}}{e_o \times \sqrt{NPBW}} \right)$$

where NPBW = the noise power bandwidth of the stage.  \hfill (3)

Each stage amplifies the noise from the previous stage and adds its own noise. For two stages, the result is shown in Equation 4 or Equation 5:

$$e^{o_{2 \text{- stage}}(nV/\text{radHz})^2} = e^{o_{\text{stage}}(nV/\text{radHz})^2} + \left( e^{o_{\text{stage}}(nV/\text{radHz})^2} \times G_{\text{Stage}^2} \right) + e^{o_{\text{stage}}(nV/\text{radHz})^2}$$ \hfill (4)

$$e^{o_{2 \text{- stage}}(nV/\text{radHz})^2} = e^{o_{\text{stage}}(nV/\text{radHz})^2} \times \left( 1 + G_{\text{Stage}^2} \right) + e^{o_{\text{stage}}(nV/\text{radHz})^2}$$ \hfill (5)

The gain combines as the sum (in dB) of the gain of each stage as shown in Equation 6:

$$G_{\text{Multi-Stage(db)}} = G_{\text{Stage \_ 1(V/V)}} \times G_{\text{Stage \_ 2(V/V)}} \times \ldots \times G_{\text{Stage \_ n(V/V)}}$$ \hfill (6)

1.3 Other Stages

Because the noise of the first stage is the limiting factor from a noise perspective, any stage other than the first stage does not require very low noise. The entire current-feedback amplifier portfolio is now available for selection. Table 2 provides a selection of amplifiers suited to both high-gain and high-bandwidth applications.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Gain at BW (V/V)</th>
<th>BW (MHz)</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA683</td>
<td>100</td>
<td>35</td>
<td>Lowest power solution</td>
</tr>
<tr>
<td>OPA684</td>
<td>100</td>
<td>70</td>
<td>Highest equivalent GBWP</td>
</tr>
<tr>
<td>OPA695</td>
<td>16</td>
<td>350</td>
<td>Highest BW solution</td>
</tr>
</tbody>
</table>

Note either inverting or noninverting gain circuits can be considered, depending on the amplifier and the desired bandwidth. The OPA695 achieves lower noise in an inverting configuration; whereas, the OPA683 and OPA684 achieve lower noise in the noninverting configuration.

Because we are set to achieve high gain on a single stage (100 V/V), the gain resistor can be as low as 10 Ω. In an inverting topology, this setting can place an additional constraint on the driving stage. In practice, keep the gain resistor between 10 Ω and 50 Ω, and do not exceed 1.5 kΩ for the feedback resistor. Remember that the frequency response is limited by the feedback resistor (R_f) and the feedback capacitor (C_f) pole; you will always have a parasitic feedback capacitor as a result of the component, layout, and so forth.

In the second section of this application report, the focus is on output offset voltage and stability issues and implementation.
2 Implementation and Stability Considerations

In the first section, this application report discussed signal-chain considerations to match required gain and bandwidth while maintaining sufficient SNR. Two issues remain to make this circuit easily implementable: the dc accuracy requirements and amplifier power-supply rejection ratio (PSRR).

2.1 Output Offset Voltage

The gain can be very large; therefore, any dc error in the first or even the second stage can prove fatal to any implementation. Care must be taken to make sure that the output offset voltage of the multistage amplifier is sufficient. AC-coupling, or making sure that the dc gain is in unity, is the simplest approach. (Implementing a dc-feedback loop is another option, but is beyond the scope of this discussion.)

2.2 Power-Supply Rejection Ratio (PSRR)

As a result of the high gain, the signal in the load creates some disturbance in the power supply, as shown in Figure 2. However, this disturbance does not appear in the simulation unless the line regulation of a nonideal power supply is implemented.

![Figure 2. Operational Amplifier Emitter Output Stage](image)

Such disturbance is seen by the first stage, and if the PSRR of the first amplifier is insufficient at the frequency of interest, the disturbance finds its way into the signal path, resulting in oscillations.

Preventing these oscillations requires careful planning in regards to the power supply. The power supply is connected directly to the last amplifier of the high-gain signal chain. From this last amplifier to the previous one, an inductor is placed in series in the power supply path. This inductor combined with the local bypass capacitor forms a low-pass filter and attenuates the disturbance. In the implementation shown, inductors are placed only in the positive supply.

A positive feedback loop created in the supply can happen on both positive and negative supplies; therefore, it may be necessary to implement this scheme on both supplies.

Additionally, a single operational amplifier must be used; oscillation occurs when using dual, triple, or quad amplifiers because they share the power supplies internally.
The schematic shown in Figure 3 reflects all the items discussed here, and shows a possible implementation for a +5-V single supply, providing 100,000-V/V amplification for a 10-µV source signal. Additional RC filters were added between stages to maximize SNR.

Figure 3. Final Simulation Schematic

Figure 4. Simulated Frequency Response

Figure 5. Simulated SNR
3 Circuit Implementation

Simulations are only proof of concepts and should be considered with caution. Therefore, a dedicated board for this circuit was designed to verify functionality.

The circuit is shown in Figure 6. Note there are two principal distinctions between the schematic simulated and its implementation:

1. The power supplies are bipolar.
2. The inductors on the negative supply are explicitly shown here.

The layout has three layers. The top layer has most of the circuitry, as shown in Figure 7. The middle layer contains the power supplies, as shown in Figure 8. The bottom layer is used for the ground plane, as well as component placement and is shown in Figure 9.

![Figure 6. Implemented High-Gain, High-Bandwidth Circuit](image-url)
Figure 7. Top Layer
Figure 8. Middle Layer
In order to minimize stray capacitance in this layout, no plane was present on the inverting input pins of any amplifier, or at the output. The OPA684, a current feedback amplifier with very low output impedance on its inverting input pin, is very sensitive to stray capacitance on that node.

The evaluation was a slightly difficult because it required finding an arbitrary waveform generator (ARB) with sufficiently-low signal amplitude control and noise. A suitable ARB could not be found in the lab; therefore, a steep band-pass filter (eighth order) was connected on the ARB output followed by two 40-dB attenuation pads to achieve the desired 20-µV<sub>pp</sub> signal generator.

To look at the signal, use a simple oscilloscope. Results are shown in Figure 10 and Figure 11 for 1-MHz and 5-MHz signals with a 512x averaging to extract the signal from the noise floor.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

**Products**

- Audio: www.ti.com/audio
- Amplifiers: amplifier.ti.com
- Data Converters: dataconverter.ti.com
- DLP® Products: www.dlp.com
- DSP: dsp.ti.com
- Clocks and Timers: www.ti.com/clocks
- Interface: interface.ti.com
- Logic: logic.ti.com
- Power Mgmt: power.ti.com
- Microcontrollers: microcontroller.ti.com
- RFID: www.ti-rfid.com
- OMAP Applications Processors: www.ti.com/omap
- Wireless Connectivity: www.ti.com/wirelessconnectivity

**Applications**

- Automotive and Transportation: www.ti.com/automotive
- Communications and Telecom: www.ti.com/communications
- Computers and Peripherals: www.ti.com/computers
- Consumer Electronics: www.ti.com/consumer-electronics
- Energy and Lighting: www.ti.com/energy
- Industrial: www.ti.com/industrial
- Medical: www.ti.com/medical
- Security: www.ti.com/security
- Space, Avionics and Defense: www.ti.com/space-avionics-defense
- Video and Imaging: www.ti.com/video

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated