# QML flow, its importance, and obtaining lot information



Qualifying and manufacturing a space or military part is an important step in verifying that the device will withstand the harsh environment and/or radiation in space, and will also operate as intended over the duration of a mission. Texas Instruments is a certified manufacturer on the Defense Logistics Agency Land and Maritime (DLA) list of Qualified Manufacturers List (QML) for QML Class V,P,Y (space) and QML Class Q (military) microcircuits. This QML manufacturing flow is a single controlled baseline that follows military standard MIL-PRF-38535 in accordance with MIL-STD-883 as a means to ensure product quality and reliability, from design to fabrication. QML lots ship with a Certificate of Conformance per MIL-PRF-38535, a Processing Conformance Report (PCR) summarizing traceability and testing performed, and with Quality Conformance Inspection (QCI) reports available (see <u>Appendix I</u>). For examples of various QCI reports, see <u>Appendix II</u>. (For more information regarding TI's optimization of certain QML processes per MIL-PRF-38535, refer to <u>QML Process</u> <u>Optimizations</u>.) With over 50% of Texas Instruments' fabs, assembly and test sites QML Class V certified, TI is a trusted partner to deliver high quality, reliable products for all space and military application needs.

The QML flow is outlined below for MIL-PRF-38535 Class V, P, Y, and Class Q. May include optimizations as approved by the Qualifying Activity. Refer to DLA website for optimizations.

#### Wafer Fabrication Wafer Level Reliability (WLR) Monitors 1 Wafer Lot Acceptance (WLA) with SEM Class V Class P Class Y Class Q Performed on all Performed on all Performed on all lots. N/A lots. lots. QCI Summary Report QCI Summary QCI Summary provided Report provided Report provided Ť Die Inspect, Mount and Cure Ť Wire Bond (WB) or Flip Chip (FC) Class V Class P Class Y Class Q (WB) Aluminum only N/A (WB) Aluminum (WB) Gold only Ŷ Bond Pull and Die Shear<sup>1, 15</sup> Class P Class Y Class V Class Q inline process monitor inline process monitor N/A inline process monitor

T

<sup>1</sup> Bond pull and die shear is an inline process monitor for both Class V, P and Class Q, not applicable for class Y

	Internal Visi	ual Inspection				
Class VClass PClass YClass QMethod 2010Method 2010Method 2010Method 20Condition A2Condition A2Condition A2Condition A2						
	Seal or Encapsulate	e or Mold or Underfill				
		ł				
	Temperat	ture Cycle				
Class V         Class P         Class Y         Class Q           10 cycles @ -65°C to 150°C         15 cycles @ -55°C to 125°C         15 cycles @ -55°C to 125°C         10 cycles @ -65°C to 125°C           0r         10 cycles @ -65°C to 150°C         10 cycles @ -65°C to 150°C         10 cycles @ -65°C to 150°C						
		,				
Constant A	cceleration (30 kG Y	1-plane) Class V, Q ar	nd WB only			

Class V	Class P	Class Y	Class Q
100% for WB	N/A	N/A	100% for WB
	Ň	ţ	

			Class Q
Class V	Class P	Class Y	Class Q
Topside symbol	Topside	Topside	Topside symbo
and serialization	symbol and	symbol and	. ,
	serialization	serialization	
	Conditzation	Sonalization	

	Particle Impact Noi	se Detection (PIND)	
Class V 100% for WB only	Class P N/A	Class Y N/A	Class Q N/A

<b>↓</b>	
•	

		Acoustic Microscopy Ceramic lid – monitor <sup>6</sup>	
Class V 100% x-ray for WB, sample CSAM for FC.	Class P 100% x-ray for WB, sample CSAM for FC.	Class Y 100% x-ray for WB, sample CSAM for FC.	Class Q N/A

125°C unless optimized.

	Ambient Pre-Burn-In	Electrical Test (25°C	)				
Class VClass PClass YClass QRequiredRequiredRequiredRequired							
	Ň	ł					
E	Burn-In (Method 1015	Static and/or Dynami	c) <sup>7</sup>				
Class V 240 hours @	Class V Class P Class Y Class Q						

Ť

Ambient Post-Burn-In Electrical Test (Method 1015 Paragraph 3.2)<sup>8</sup>

Ť

125°C

<sup>2</sup> Method 2010 Condition A is an internal visual test to check internal materials, construction, and workmanship of microcircuits per MIL-STD-883

<sup>3</sup> Method 2010 Condition B is an internal visual test to check internal materials, construction, and workmanship of microcircuits per MIL-STD-883

125°C

125°C

<sup>6</sup> X-ray for ceramic lids is an <u>optimization</u>; otherwise it is required at 100%

<sup>8</sup> Method 1015 paragraph 3.2 states post burn-in measurement must be completed within 96 hours after removal of the devices from the specified burnin test condition and must consist of all 25°C DC parameter measurements per MIL-STD-883

<sup>&</sup>lt;sup>4</sup> [45/0] means 45 samples tested with 0 fails

<sup>&</sup>lt;sup>5</sup> CSAM can be used as an alternative to X-ray on some devices

<sup>&</sup>lt;sup>7</sup> Method 1015 is a burn-in test performed to screen out marginal devices per MIL-STD-883, refer to PCR Burn-In elimination optimization. Alternate times and temperatures may be used as allowed by Method 1015.

I	Percent Defect Allowa	able (PDA) Calculation	n <sup>9</sup>
Class V 5% total and not to exceed 3% functional <sup>10</sup>	I and not5% total and5% total and5% total unlesseed 3%not to exceednot to exceedoptimized		Class Q 5% total unless Burn In optimized.
		(,)	
Cold & Hot To	emperature Post-Burr	n-In Electrical Test (-	55°C / 125°C)
	1	4	
QCI	Group A – Lot Accep Every Lo	t (Tri-Temp Electrical pt [116/0]	Test)
	1	4	
	Fine & Gross	_eak Detection	
Class V Method 1014 Condition B and C <sup>11</sup>	Class P N/A	Class Y N/A	Class Q Method 1014 Condition B and C <sup>11</sup>
	1	/	
	External Visual Inspe	ction (Method 2009) <sup>1</sup>	2
	1	1	
		Process Monitor <sup>15</sup> Family by Assembly Site	
Class V QCI Summary Report provided	Class P QCI Summary Report provided	Class Y QCI Summary Report provided	Class Q QCI Summary Report available upon request
		1	
QCI G	roup C – Life Test (M 1000 hour bur	ethod 1005 Paragrap n-in @ 125°C <sup>13</sup>	oh 3.3) <sup>13</sup>
Class V by Wafer Lot QCI Summary Report provided	Class P by Wafer Lot QCI Summary Report provided	Class Y by Wafer Lot QCI Summary Report provided	Class Q By Microcircuit Group by Wafer Fab <i>QCI Summary Report</i> <i>available upon request</i>
	QCI Group D – Pac	kage Construction Mo	onitor <sup>15</sup>

		amily by Assembly Site	
Class V	Class P	Class Y	Class Q
QCI Summary Report	QCI Summary Report	QCI Summary	QCI Summary Report available
provided	provided	Report provided	upon request

¥

		adiation Lot Accept <sup>14</sup> ss Assurance (RHA)	
Class V	Class P	Class Y	Class Q
By Lot (Wafer or	By Lot (Wafer	By Lot (Wafer	Not performed
Wafer Lot)	or Wafer Lot)	or Wafer Lot)	
Lot level radiation report available	Lot level radiation report available	Lot level radiation report available	

## **Termination Finishes Per Device Spec** For more information on RoHS compliance, click here.

### Ť

## Pack and Ship

<sup>9</sup> PDA includes both parametric and DC functional reject fails after burn-in; if there is >5% total reject fails, the entire lot is scrapped

<sup>10</sup> For Class V, P, Y the lot is scrapped if there is >5% total reject fails and/or if there is >3% functional reject fails; in addition, failure analysis will be performed on burn-in screen failures to a degree sufficient to establish failure mode <sup>11</sup> Method 1014 is a test designed to determine the hermeticity of the seal of the microelectronic device per MIL-STD-883

<sup>13</sup> Method 1005 paragraph 3.3 states the test must be completed with 96 hours of removal from burn-in oven; if measurements cannot be completed within 96 hours, devices must return to burn-in oven for 24 hours to establish a new 96 hour electrical test window per MIL-STD-883. Alternate times and temperatures may be used as allowed by Method 1005.

<sup>14</sup>Radiation Lot Acceptance Testing (RLAT) includes only subgroup E-2 Total Ionization Dose (TID). RLAT is only performed on Radiation Hardness Assurance (RHA) products as indicated in the SMD. Some non RHA products may have a one-time TID characterization performed.

<sup>15</sup> May include optimizations as approved by the Qualifying Activity. Refer to DLA website for optimizations.

t

<sup>&</sup>lt;sup>12</sup> Method 2009 is a test method to verify workmanship of packaged devices per MIL-STD-883

# Appendix I

Texas Instruments provides Certificate of Conformance documents for all QML lots. Additionally, TI automatically ships QCI Summary Reports with all Class V lots and may be ordered for Class Q lots. All PCR and QCI documents may be downloaded from the TI website, <u>https://qci.ext.ti.com/</u>.

Document	Class V, P, Y	Class Q
Certificate of Conformance per MIL-PRF-38535	Yes	Yes
Processing Conformance Report ( <u>example</u> ): a) Assembly lot traceability b) Wafer lot traceability c) 100% screen performed d) QCI Group A testing e) QCI Group B testing f) QCI Group C testing g) QCI Group E testing (QMLV RHA only) h) QCI WLA testing (QMLV only)	Yes	Yes
QCI Group B Summary Report ( <u>example</u> )	Yes	Upon request
QCI Group C Summary Report ( <u>example</u> )	Yes	Upon request
QCI Group D Summary Report ( <u>example</u> )	Yes	Upon request
QCI Group E Summary Report ( <u>example</u> )	RHA only	N/A
QCI WLA Summary Report ( <u>example</u> )	Yes	N/A

To obtain copies of QML lot specific documents, follow the instructions below.

- Log on to <u>https://qci.ext.ti.com/</u> using a MYTI account. For first time users, an additional twofactor authorization is required. (For any difficulties in logging on, please contact <u>qci\_2fa@list.ti.com</u>.)
- 2. To download a QCI Summary Report (Groups B, C, D, E, or WLA):
  - a. Under 'Reports' tab, highlight 'Lot Test Summary,' and click on desired report
  - b. Enter either the 'PCR Lot Number' (listed as Q.C. Reference number in PCR report) or the 'Group Lot Number' (listed as QA Lot Number in Certificate of Conformance) into the corresponding box
  - c. Click 'Show Report'
- 3. There is an additional Radiation Hardness Assured (RHA) Lot Acceptance Report option for RHA lots.
  - a. At bottom of screen, scroll to 'File Attachment' to access the report
- 4. To download the PCR:
  - a. Under 'Reports' tab, click on 'PCR Listing'
  - b. Enter the 'PCR Lot Number' and click 'Show Report'
- 5. For assistance, click 'Help' in upper right corner of screen

## Appendix II

The following QCI Summary Report examples refer to part number TPS7A4501-RHA with PCR Lot Number <u>4015079</u>. Reports pulled from <u>https://qci.ext.ti.com/</u> will look like these.

					Texas Instruments Incorporated Military Products Department Military High Reliability Integrated Ci Processing Conformance Report	rcuits
Device Type: 5962R12			PC	R Lot Number: 4	015079	
SMD: 5962R12 Processing Type: RHA	222403VXC		De	vice Description:		
Assembly Location: MMT	Assembly	Date Code Year: 2014	Week: 45	Lot Window:	4	
Wafer Lot # 3305886 Wafer # 8		t Date Code Year: 2013	Qtr: 4Q	Die Rev: D	W/F Code: S	
Integrated Circuits referenced above hav	received the following processing a	er recorded lot history				
SCREEN	METHOD	(MIL-STD-883)				
INTERNAL VISUAL PRECAP	2010	CONDITION A (1	(X 0 0			
INTERNAL VISUAL PRECAP	2010	CONDITION A (4				
INTERNAL VISUAL PRECAP	2010	CONDITION A (L				
Wafer Number(s) used in Production:	8					
TEMPERATURE CYCLING	1010	CONDITION C				
CENTRIFUGE	2001	CONDITION E.Y	PI ANE			
	2001	S. 1997 S.	A LAINE			
PIND TEST	2020	CONDITION A	NR - 100%			
RADIOGRAPHY	2012	MONITOR O				
✓ INTERIMELECTRICAL TEST		25e DC / FUNCTI	UNAL	TR C CL		
J BURN IN	1015	TEMP (°C)125		TIME (Hrs)2	40	
FINAL ELECTRICAL TEST TEMP	☑ 25c ☑ 125c	☑ -55c 🗌 N/A		□ N/A		
TESTPROGRAM#(s)	EF5560R01	EF5560R01	EF	5560R01		
✓ HERMETICITY	1014					
FINE LEAK	10112011	CONDITION A O	RB			
GROSSLEAK		CONDITION C				
EXTERNAL VISUAL	2009	(100%)				
EXTERNAL VISUAL	2009	(L/A)				
QUALITY CONFORMANCE A TIRIB	UTE DATA GROUP "A "SUMMAR	(				
SUBGROUP	TEST & TEMP	SAMPLE SIZE				
A-1/4/7		BIENT 116 OR 100%				
A-2/5/8		AXIMUM 116 OR 100%				
✓ A-3/6/8		NIMUM 116 OR 100%				
☑ A-9		BIENT 116 OR 100%				
✓ A-10		AXIMUM 116 OR 100%				
✓ A-10 ✓ A-11		NIMUM 116 OR 100%				
59						
Device Lead-Finish complies with MIL elements shall conform to either A.3.5.6 The tin content of solder shall not excee	.3.2 or A.3.5.6.3.3 as applicable. The u	se ofpure tin, as an underplat	e or final finish, is			
SOLDER PROCESSING DATE (IF AP NOTE: The following documents MUS' (A copy to be placed in each box) 1) PROCESS CONFORMANCE REPC 2) GENERIC GROUP B QCI SUMMAI 3) GENERIC GROUP D QCI SUMMAI 4) WAFER LOT ACCEPTANCE REPC	Tbe pulled and sent with each lot. NT RY REPORT RY REPORT	N THIS ASSEMBLY LOT.				
Product has passed Group E RHA QCI						
repared By:	Date: 01/19/2015					
QCI Group B - Lot # 4015101	Date Code: 1445	В	Pkg Type	164HFG	Lead Finish A	
QCI Group C - Lot # 4005420	Date Code: 1420		MCG:		Wafer Lot Date Code: 3D	
QCI Group D - Lot # 4005420	Date Code: 1420		Pkg Type		Lead Finish NIAU	
			rig type	IUIKU	Less Finant MIAU	
QCI Group E - Lot # 3305886 Vafer Lot Accept - Lot # 4005420	Wafer Lot #: 3305 Wafer Lot #: 3305					

# Example – Processing Conformance Report Class V

# Example – QCI Group B Summary Report Class V

Group B Summary Rej	port					
Copy Print Excel S	hare via Email					
Lot Number: 401	5101	Device Na	me: SMJ320VC33HFG	M150		
Date Code: 201	4-45-B	Assembly	Site: MMT			
Test Start: 11/1	1/2014	Test Complete: 11/12/2014			Lead Finish: A	
Pin: 164		Package: HFG			Package Family: GROUP 8	
66666 Sub-Group		Test	Method	Sample Size	Rejects / Data	Notes
32	RESISTANCE TO	SOLVENTS	TM2015	3	0	1
33	SOLDERABILITY		TM2003	3	0	1
35	BOND STRENGTH	I	2011	4	0	1
35	DIE ATTACH STR	ENGTH	2019 OR 2027	4	0	
<b>Notes:</b> 1.Resistance to solvents 1. 22 leads / 3 packages 1. 15 wires / 4 units mir	s minimum. Not require		or paints as a marking i	medium.		
Comments:						

# Example – QCI Group C Summary Report

	Report				
Copy Print Excel	Share via Email				
Lot Number:	4005420	Device Name	5962R1222403VX	C Assembly Site:	MMT
Lot Date Code:	2014-20-A	Wafer Lot Date Code	e: 2013-4Q-D-S	Wafer Lot Number:	3305886
Parent Die:	STLADJC1963DVS	Die Attach	ı: QMI	Window:	4Q 2013 to 4Q 2014
Pin:	10	Package	e: HKU	MCG:	52
Test Start:	07/04/2014	Test Complete	e: 08/20/2014		
Sub-Group	Test		1ethod San	nple Size Rejects /	/ Data Notes
	Test Steady-state life test	100		nple Size Rejects / 0	/ Data Notes
C1		100			
C1 C1 <b>Notes:</b> L. 1,000 hours/1250	Steady-state life test Endpoint Electrical Test	100! t r than 1,000 hours/125	5 C enter actual condit	0	1
C1 C1 <b>Notes:</b> L. 1,000 hours/1250 2. Endpoint electrica	Steady-state life test Endpoint Electrical Test C or equivalent. (If greate	100! t r than 1,000 hours/125	5 C enter actual condit	0 45 0	1
C1 C1 <b>Notes:</b> 1. 1,000 hours/1250	Steady-state life test Endpoint Electrical Test C or equivalent. (If greate	100! t r than 1,000 hours/125	5 C enter actual condit	0 45 0	1

Group D Summary Report Copy Print Excel Share via Email

## Example – QCI Group D Summary Report Class V

Lot Number:	9003874	Device Name:	SMJ320C25-50GBM	
Date Code:	2019-07-A	Assembly Site:	MMT	
Test Start:	04/23/2019	Test Complete:	05/28/2019	Lead Finish: A
Pin:	68	Package:	GB	Package Family: GROUP 8
Window:	07 2019 to 42 2019			

Sub-Group	Test	Method	Sample Size	Rejects / Data	Notes
D1	Physical Dimensions	2016	15	0	
D2	Lead Integrity	2004 and 2028	45	0	1
D2	Seal (Fine and Gross)	1014		0	
D3	Thermal Shock	1011	15	0	2
D3	Temperature Cycle	1010		0	3
D3	Moisture Resistance	1004		0	
D3	Visual Examination	1004 and 1010		0	
D3	Seal (Fine and Gross)	1014		0	
D3	End-point electrical test			0	4
D4	Mechanical Shock	2002	15	0	5
D4	Vibration, Variable Freq	2007		0	6
D4	Constant acceleration	2001		0	7
D4	Seal (Fine and Gross)	1014		0	
D4	Visual Examination	2007		0	
D4	End-point electrical test			0	4
D5	Salt Atmosphere	1009	15	0	10
D5	Visual Inspection	1009		0	
D5	Seal (Fine and Gross)	1014		0	
D6	Internal water vapor	1018	3 (5)	0(1)	8
D7	Adhesion of lead finish	2025	15	0	9
D8	Lid Torque	2024	5	0	11

#### Notes:

1. Condition B2, 3 devices, 45 leads total. For PGA and rigid leads use Condition B1 or Method 2028. For LCCC packages only, use condition D and SS of 15 based on the number of pads tested from 3 devices minimum. 2. Condition B, 15 cycles. 3. Condition C, 100 cycles.

Endpoint electrical testing in accordance with device test specification.
 Condition B.

6. Condition A.

7. Condition E (20KG) V1 axis only.

Endpoint electrical testing in accordance with device test specification.
 Condition A.
 5000 PPM and 100C. Sample size is 3/0.

9. 15 leads, not performed for LCCC. Any deviations to test methods or conditions, such as centrifuge, will be specificed in the device travler.
 11. Glass Frit Seal Only - N/A for MMT Assembly.

#### Comments:

#### File Attachment

IVA Report 241840-001\_TI lot 9003874.pdf

L	ot Number: 3305886	Device Name:	5962R1222403VXC		
Wafer Lot	Date Code: 2013-4Q-D-S	Wafer #:	8,9,10	Parent Die: STLADJC19	63DVS
	Test Start: 08/20/2014	Test Complete:	01/19/2015	Wafer Lot Number: 3305886	
	Pin: 10	Package:	нко	MCG: 52	
Sub-Grou	p Tes		Method Sa	ample Size Rejects / Data	Note
2	RHA LOT ACCEPTANCE REI			0	
2	Total Ionizing Dose		1019		1
2	Dose Rate mrad(Si)/sec			10	
2	-or-			2	
2	Dose Rate rad(Si)/sec			N/A	
2	Total Dose krad (Si)			100	
2	Electrical Test				2
2	Total Grp E Sample Size			22	
2	Rejects			0	
. Dose Rate a 2. 25C; Maxim 3. Endpoint ele		n device test specification		com/qci/ .ti.com/qci/ (In case of difficulty contact	
83, TM 1019		mains within the pre-irr	adiation electrical limits	s at 100krad Total Dose Level, as allowed	by MIL-S
ile Attachmen ilename	HA DLA Report.pdf				

To download the full RHA DLA report, click the link under 'Filename.'

# Example – QCI Wafer Lot Acceptance Summary Report

Copy Print Ex	ccel Share via Email				
ı	Lot Number: 4005420	Device Name:	5962R1222403VXC		
Wafer Lot	Date Code: 2013-4Q-D-S	Wafer Lot Number:	3305886		
	Parent Die: STLADJC1963DVS	Lead Finish:	NIAU	MCG: 52	2
	Test Start: 08/28/2014	Test Complete:	08/28/2014		
Sub-Group	Test	Method	Sample Size	Rejects / Data	Note
WLA-1	Wafer Thickness	5007	2 wafers/lot	0	1
VLA-2	Metallization Thickness	5007	1 wafer/lot	0	2
VLA-3	Thermal Stablility	5007	1 wafer/lot	0	2,3
VLA-4	SEM Inspection Lot Acceptance	2018	2 wafers/lot	0	2
VLA-4	Lab Performing Analysis:			TI	
VLA-5	Glassivation Thickness	5007	1 wafer/lot	0	2
VLA-6	Gold Backing Thickness	5007	1 wafer/lot	0	2,4
VLA-7	Steady-state life test	1005		0	5
VLA-7	Endpoint Electrical Test	1005	45	0	6
2. In-line monito 3. Applicable to a 4. Gold backed w 5. 1,000 hours/1	ot required when the finished wafer design r data for this wafer lot may be used. all linear, all MOS, all bipolar digital opera vafers only. L2SC or equivalent crical testing in accordance with device to	ting at 10V or more. (VFB/V	-		
omments:					
P	repared By: Vut Kangkamanee	Prepared By Email:	x0194988@ti.com	Prepare Date: 08	3/27/2014

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated