

Design Goals

Input		Output		Supply				
V _{iMin}	V _{iMax}	V _{oMin}	V _{oMax}	V _{cc}		V _{ee}	V _{ref}	
0 V	5 V	0 V	36 V	5 V		0 V	2.5 V	
V _L (Low	ver Threshold)	v	V _H (Upper Threshold)			Upper to Lower Threshold Ratio		
	1.66 V		3.33 V			2		

Design Description

This circuit utilizes two comparators in parallel to determine if a signal is between two reference voltages. If the signal is within the window, the output is high. If the signal level is outside of the window, the output is low. For this design, the reference voltages are generated from a single supply with voltage dividers.



Design Notes

- 1. The input should not exceed the common mode limitations of the comparators.
- 2. If higher pullup voltages are used, R_p should be sized accordingly to prevent large current draw. The TLV1701 supports pullup voltages up to 36 V.
- 3. Comparator must be open-drain or open-collector to allow for the ORed output.

1



Design Steps

1. Define the upper (V_H) and lower (V_L) window voltages.

$$V_{H} = V_{cc} \times \frac{R_{1} + R_{2}}{R_{1} + R_{2} + R_{3}} = 3.33 \text{ V}$$
$$V_{L} = V_{cc} \times \frac{R_{1}}{R_{1} + R_{2} + R_{3}} = 1.66 \text{ V}$$
$$\frac{V_{H}}{V_{L}} = 1 + \frac{R_{2}}{R_{1}} = \frac{3.33 \text{ V}}{1.66 \text{ V}} = 2$$

2. Choose resistor values to achieve the desired window voltages.

$$\frac{V_{H}}{V_{L}} = 1 + \frac{R_{2}}{R_{1}} = 2$$
, so $R_{2} = R_{1}$

 $R_1=R_2=10 \mathrm{k}\Omega$ (Selected standard values)

$$\begin{split} R_3 &= \frac{R_1 \times V_{CC}}{V_L} - \left(R_1 + R_2\right) \\ R_3 &= \frac{10 k\Omega \times 5V}{1.66V} - 20 k\Omega = 10 .12 \ k\Omega \approx 10 k\Omega \ \text{(Standard Value)} \end{split}$$

Design Simulations

Transient Simulation Results





Page

Design References

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC516.

See TIPD178.

Design Featured Op Amp

TLV1702							
V _{cc}	2.2 V to 36 V						
V _{inCM}	Rail-to-rail						
V _{out}	Open Collector (36 V Maximum)						
V _{os}	2.5 mV						
Ιq	75 µA/Ch						
۱ _b	15 nA						
Rise Time	365 ns						
Fall Time	240 ns						
#Channels	1, 2, and 4						
TLV1702							

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from February 1, 2018 to February 6, 2019

•	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and	
	SPICE simulation file	1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated