

Transimpedance amplifier with T-network circuit




Amplifiers

Design Goals

Input		Output		BW	Supply	
I_{iMin}	I_{iMax}	V_{oMin}	V_{oMax}	f_p	V_{cc}	V_{ee}
0A	100nA	0V	3.2V	10kHz	3.3V	0V

Design Description

This transimpedance amplifier with a T-network feedback configuration converts an input current into an output voltage. The current-to-voltage gain is based on the T-network equivalent resistance which is larger than any of the resistors used in the circuit. Therefore, the T-network feedback configuration circuit allows for very high gain without the use of large resistors in the feedback or a second gain stage, reducing noise, stability issues, and errors in the system.



Design Notes

1. C_1 and R_1 set the input signal cutoff frequency, f_p .
2. Capacitor C_1 in parallel with R_1 helps limit the bandwidth, reduce noise, and also improve the stability of the circuit if high-value resistors are used.
3. The common-mode voltage is the voltage at the non-inverting input and does not vary with input current.
4. A bias voltage can be added to the non-inverting input to bias the output voltage above the minimum output swing for 0A input current.
5. Using high-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
6. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
7. For more information on op amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth see the [Design References](#) section.

Design Steps

The transfer function of this circuit follows:

$$V_o = I_i \times \left(\frac{R_2 \times R_1}{R_3} + R_1 + R_2 \right)$$

1. Calculate the required gain:

$$\text{Gain} = \frac{V_{o\text{Max}}}{I_{o\text{Max}}} = \frac{3.2\text{V}}{100\text{nA}} = 3.2 \times 10^7 \frac{\text{V}}{\text{A}}$$

2. Choose the resistor values to set the pass-band gain:

$$\text{Gain} = \left(\frac{R_2 \times R_1}{R_3} + R_1 + R_2 \right)$$

Since R_1 will be the largest resistor value in the system choose this value first then choose R_2 and calculate R_3 . Select $R_1 = 3.3\text{M}\Omega$ and $R_2 = 13\text{k}\Omega$. R_1 is very large due to the large transimpedance gain of the circuit. R_2 is in the ~10k ohm range so the op amp can drive it easily.

$$R_3 = \left(\frac{R_2 \times R_1}{\text{Gain} - R_1 - R_2} \right) = \left(\frac{13\text{k}\Omega \times 3.3\text{M}\Omega}{3.2 \times 10^7 \frac{\text{V}}{\text{A}} - 3.3\text{M}\Omega - 13\text{k}\Omega} \right) = 1.5\text{k}\Omega$$


3. Calculate C_1 to set the location of f_p .

$$C_1 = \frac{1}{2\pi \times R_1 \times f_p} = \frac{1}{2\pi \times 3.3\text{M}\Omega \times 10\text{kHz}} = 4.82\text{pF} \approx 4.8\text{pF} \text{ (Standard Value)}$$


4. Run a stability analysis to make sure that the circuit is stable. For more information on how to run a stability analysis see the [TI Precision Labs - Op amp: Stability](#) video.

Design Simulations

DC Simulation Results



AC Simulation Results



Design References

1. See [Analog Engineer's Circuit Cookbooks](#) for TI's comprehensive circuit library.
2. See SPICE file, [SBOMB39](#).
3. See TIPD176, www.ti.com/tool/tipd176.
4. For more information on many op amp topics including common-mode range, output swing, bandwidth, and how to drive an ADC please visit [TI Precision Labs](#).

Design Featured Op Amp

TLV9002	
V_{CC}	1.8V to 5.5V
V_{inCM}	Rail-to-rail
V_{out}	Rail-to-rail
V_{OS}	0.4mV
I_q	60 μ A
I_b	5pA
UGBW	1MHz
SR	2V/ μ s
#Channels	1, 2, 4
www.ti.com/product/TLV9002	

Design Alternate Op Amp

OPA375	
V_{CC}	2.25V to 5.5V
V_{inCM}	V_{EE} to ($V_{CC} - 1.2V$)
V_{out}	Rail-to-rail
V_{OS}	0.15mV
I_q	890 μ A
I_b	10pA
UGBW	10MHz
SR	4.75V/ μ s
#Channels	1
www.ti.com/product/OPA375	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated