Analog Engineer's Circuit

Low (Microamp), High-Side, Current-Sensing Circuit with Current-Sensing Amplifier at High Voltage and Overtemperature

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
<th>Supply</th>
<th>Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{\text{load \ min}}$</td>
<td>$V_{\text{CM}}$</td>
<td>$V_{\text{OUT \ min}}$</td>
<td>$I_{Q \ \text{max}}$</td>
</tr>
<tr>
<td>1 µA</td>
<td>1 µA</td>
<td>31.0 mV at 1 µA</td>
<td>65 µA</td>
</tr>
<tr>
<td>104 µA</td>
<td>−0.1 V ≤ $V_{\text{CM}}$ ≤ 40 V</td>
<td>3.224 V at 104 µA</td>
<td></td>
</tr>
</tbody>
</table>

Design Description

This circuit demonstrates how to use a current sense amplifier to accurately and robustly measure small micro-amp currents and maximize dynamic range. The following error analysis can be applied to many current sense amplifiers. This design relies on using a precision, low input-bias current sense amplifier and analyzing the dynamic error due to input bias currents on large shunt resistors.
Design Notes

1. The *Getting Started with Current Sense Amplifiers* video series introduces implementation, error sources, and advanced topic for using current sense amplifiers.
2. Choose a precision 0.1% shunt resistor to limit gain error at higher currents.
3. Choose a low input-bias current (high input-impedance) amplifier such as the INA190.
4. Ensure VCM is within the operating VCM range of INA190: –0.1 V to 40 V.
5. Error significantly reduces if DC offsets are calibrated out with one-point calibration or if device operates under the same conditions as the *INA190 Low-Supply, High-Accuracy, Low- and High-Side Current-Shunt Monitor With Picoamp Bias Current and Enable* data sheet specifies (V\textsubscript{VS} = 1.8 V, V\textsubscript{CM} = 12 V, V\textsubscript{REF} = 0.9 V, \(T_A = 25\, ^\circ C\)). A two-point calibration can be done to eliminate gain error.
6. It is recommended to add ≥ 1 nF input differential capacitor to INA190 inputs when working with large shunt resistors and DC currents.
7. Follow best practices for layout according to the data sheet: decoupling capacitor close to VS pin, routing the input traces for IN+ and IN- as a differential pair, and so forth.

Design Steps

1. Given the design requirements, ensure the shunt resistor achieves a maximum total error of 3.51% at 1 µA load current. Assume all offset and gain errors are negative. Note that error due to input bias current (I\textsubscript{IB}) is a function of the V\textsubscript{SHUNT} and input differential impedance (R\textsubscript{DIFF}) where R\textsubscript{DIFF} = I\textsubscript{IB+}/V\textsubscript{DIFF}. Since I\textsubscript{IB-} starts around +500 pA and decreases as V\textsubscript{SHUNT} increases, this generates a negative input offset error. See the IB+ and IB- vs Differential Input Voltage plot in the data sheet.

\[
T_{\text{MIN}} = 0^\circ C; \quad T_{\text{MAX}} = 85^\circ C
\]

\[
I_{\text{LOAD\_MINIMUM}} = 1\mu A
\]

\[
R_{\text{SHUNT}} = 1240\Omega, 0.1\%
\]

\[
V_{\text{VS}} = 3.3V; \quad V_{\text{CM}} = 24V; \quad V_{\text{REF}} = \text{GND} = 0V
\]

\[
V_{\text{OSI\_MAX}} = -15\mu V
\]

\[
V_{\text{OS\_CMRR\_MAX}} = 12V - V_{\text{CM}}|\cdot 10^{-\text{CMRR}_{\text{MIN}}/20\text{dB}} = 12V \cdot 10^{-132dB/20\text{dB}} = 301\mu V
\]

\[
V_{\text{OS\_PSRR\_MAX}} = 1.8V - V_{\text{VS}}|\cdot \text{PSRR}_{\text{MAX}} = 3.2V \cdot 5\mu V/V = -7.5\mu V
\]

\[
V_{\text{OS\_RVRR\_MAX}} = 0.9V - V_{\text{REF}}|\cdot \text{RVRR}_{\text{MAX}} = 0.9V \cdot 10\mu V/V = -9\mu V
\]

\[
V_{\text{OS\_Drift\_MAX}} = |25^\circ C - T_{\text{MAX}}|\cdot \left|\frac{dV_{\text{OS}}}{dT}\right|_{\text{MAX}} = 60^\circ C \cdot 80nV/^\circ C = -4.8\mu V
\]

\[
V_{\text{OS\_IB\_MAX}} = \text{func}\{V_{\text{SHUNT}}\} = R_{\text{SHUNT}}\left[\frac{-V_{\text{SHUNT}}}{R_{\text{DIFF}}} + I_{\text{IB\_Typ}}\right] = 1240\Omega \left[\frac{-1.24V}{2.3\mu A} + 0.5nA\right] = -48.5nV
\]

\[
V_{\text{OS\_MAX}} = V_{\text{OSI\_MAX}} + V_{\text{OS\_CMRR}} + V_{\text{OS\_PSRR}} + V_{\text{OS\_RVRR}} + V_{\text{OS\_Drift\_Max}} + V_{\text{OS\_IB\_MAX}}
\]

\[
V_{\text{OS\_MAX}} = -39.4\mu V
\]

\[
R_{\text{shunt\_tolerance}} = -0.1\% \quad 0.001
\]

\[
G_{E_{25^\circ C\_MAX}} = -0.3\% \quad -0.003
\]

\[
G_{E_{\text{Drift\_MAX}}} = -7\frac{\text{ppm}}{^\circ C} \cdot (85^\circ C - 25^\circ C) \cdot 10^{-6} = -0.00042
\]

\[
\text{Gain}_{\text{MAX}} = 25 \cdot (1 + G_{E_{25^\circ C\_MAX}} + G_{E_{\text{Drift\_MAX}}}) = 25 \cdot (0.99758) = 24.940 \frac{V}{V}
\]

\[
V_{\text{OUT\_MIN\_1}\mu A} = \left[\frac{V_{\text{OS\_MAX}} + I_{\text{LOAD\_MINIMUM}} \cdot R_{\text{SHUNT}} \cdot (1+R_{\text{shunt\_tolerance}}) \cdot \text{Gain}_{\text{MAX}}}{(V_{\text{OUT\_MIN}} - V_{\text{OUT\_IDEAL}})}\right] = 29.9mV
\]

\[
V_{\text{OUT\_IDEAL\_1}\mu A} = \left[\frac{I_{\text{LOAD\_MINIMUM}} \cdot R_{\text{SHUNT}} \cdot \text{Gain}}{V_{\text{OUT\_IDEAL}}}ight] = 31.0mV
\]

\[
\text{Error} = 100 \cdot \left(\frac{V_{\text{OUT\_MIN}} - V_{\text{OUT\_IDEAL}}}{V_{\text{OUT\_IDEAL}}}\right) = 3.51\%
\]

\[
\text{Error}_{\mu A} = -3.51\%
\]

\[
\text{Error}_{\mu A} = -0.91\%
\]
2. Ensure the sensed current range fits within the output dynamic range of the device. This depends upon two specifications: Swing-to-\(V_{\text{SP}}\) (\(V_{\text{SP}}\)) and Zero-current Output Voltage (\(V_{ZL}\)). \(V_{ZL}\) is specified over -40°C to +125°C at \(V_{\text{VS}} = 1.8\ \text{V},\ V_{\text{REF}} = 0\ \text{V},\ V_{\text{SENSE}} = 0\ \text{mV},\ V_{\text{CM}} = 12\ \text{V},\ \text{and} R_{L} = 10\ \text{k}\Omega\). Since data sheet conditions do not match the conditions of this design, extrapolate what the maximum \(V_{ZL}\) would be.

a. Calculate the maximum possible positive offset for testing conditions of \(V_{ZL}\). Call this \(V_{\text{OS\_TestConditions}}\).

b. Convert this input offset into an output offset by multiplying by maximum possible gain.

c. Determine the Headroom voltage by taking difference between the \(V_{ZL\_\text{MAX}}\) from data sheet and the previously determined maximum output offset.

d. Calculate \(V_{ZL\_\text{MAX}}\) in this design by adding the Headroom voltage to the maximum possible output offset for this design.

e. Ensure that the minimum \(V_{\text{OUT}}\) at 1\(\mu\text{A}\) is greater than \(V_{ZL\_\text{MAX}}\). Note \(V_{\text{OUT\_MIN}}\) at 1\(\mu\text{A}\) assumes worst-case scenario of -1% tolerance for \(R_{\text{SHUNT}}\) and negative input offsets.

\[
V_{\text{OS\_TestConditions}} = V_{\text{OSI\_MAX}} + |0.9\ \text{V} - 0\ \text{V} - 40\ \text{°C}\ + V_{\text{Ref}}\ + 1.25\ \text{V}\ + 0\ \text{mV}\ + 12\ \text{V}\ + V_{\text{SENSE}}\ + 0\ \text{mV}\ + 10\ \text{k}\Omega\ + V_{\text{CM}}\ + 12\ \text{V}\ + V_{\text{VS}}\ + 1.8\ \text{V} - \frac{dV_{\text{OS}}}{dT}\]

\[
V_{\text{OS\_TestConditions}} = 15\ \mu\text{V} + 9\ \mu\text{V} + 13.2\ \mu\text{V} = 37.2\ \mu\text{V}
\]

\[
\text{Headroom} = V_{ZL\_\text{MAX\_DATASHEET}} - V_{\text{OS\_TestConditions\_Gain\_MAX}}
\]

\[
\text{Headroom} = 3\ \text{mV} - 0.933\ \text{mV} = 2.07\ \text{mV}
\]

\[
V_{ZL\_\text{MAX}} = \text{Headroom} + V_{\text{OS\_MAX\_Gain\_MAX}} = 2.07\ \text{mV} + (39.4\ \mu\text{V} \cdot 25.061 V/\sqrt{\text{I}}) = 3.06\ \text{mV}
\]

\[
V_{\text{OUT\_MIN\_1\mu\text{A}}} = 29.9\ \text{mV} > V_{ZL\_\text{MAX}}
\]

f. Now ensure the maximum \(V_{\text{OUT}}\) at 104\(\mu\text{A}\) is less than \(V_{\text{SP\_MIN}}\). Note \(V_{\text{OUT\_MAX}}\) at 104\(\mu\text{A}\) assumes worst-case scenario of +1% tolerance for \(R_{\text{SHUNT}}\) and positive input offsets.

\[
V_{\text{SP\_MIN}} = -40\ \text{mV} = 3.26\ \text{V}
\]

\[
V_{\text{OUT\_MAX}} = \left[R_{\text{SHUNT}} \cdot (1 + R_{\text{shunt\_tolerance}}) \cdot I_{\text{LOAD\_MAX}} + V_{\text{OS\_MAX}} \right] \cdot \text{Gain\_MAX}
\]

\[
V_{\text{OUT\_MAX}} = [1240\ \Omega \cdot (1.001) \cdot 104\ \mu\text{A} - 29.6\ \mu\text{V}] \cdot 25.061 V/\sqrt{\text{I}} = 3.234\ \text{V}
\]

\[
V_{\text{OUT\_MAX}} < V_{\text{SP\_MIN}}
\]

3. Generate Total Error vs Load Current curves based upon the total error equations in Step 1. Do this for the typical and maximum data sheet specifications.
Design Simulations

DC Simulation Results

The following graph shows a linear output response for load currents from 1 µA to 104 µA

![Graph showing linear output response](image)

Total Error Calculations

The following graph shows the total absolute error over temperature using both the assured limit specifications and the typical specifications. Note that accuracy is limited by the offset voltage at the lowest current sensed and limited by gain error at higher currents. Active offset chopping limits the error due to temperature.

![Graph showing total error percentage vs. load current](image)
Design References
See *Analog Engineer’s Circuit Cookbooks* for TI's comprehensive circuit library.
See circuit SPICE simulation file SBOMAI6.

Getting Started with Current Sense Amplifiers video series
Getting started with current sense amplifiers

Application Note on Power-Saving Topologies for TI Current Shunt Monitors
Extending Voltage Range of Current Shunt Monitor

Current Sense Amplifiers on TI.com
Current sense amplifiers – Products

For direct support from TI Engineers use the E2E community

TI E2E™ design support forums

Design Featured Current Shunt Monitor

<table>
<thead>
<tr>
<th>INA190A1</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{VS}}$</td>
<td>1.8 V to 5 V (operating)</td>
</tr>
<tr>
<td>$V_{\text{CM}}$</td>
<td>-0.3 V to 42 V (survivability)</td>
</tr>
<tr>
<td>$V_{\text{OUT}}$</td>
<td>Up to $(V_{\text{VS}}) + 0.3$ V</td>
</tr>
<tr>
<td>$V_{\text{OS}}$</td>
<td>±3 μV to ±15 μV</td>
</tr>
<tr>
<td>$I_{\text{Q}}$</td>
<td>48 μA to 65 μA</td>
</tr>
<tr>
<td>$I_{\text{IB}}$</td>
<td>0.5 nA to 3 nA</td>
</tr>
<tr>
<td>$BW$</td>
<td>45 kHz at 25 V/V (A1 gain variant)</td>
</tr>
<tr>
<td># of Channels</td>
<td>1</td>
</tr>
</tbody>
</table>

$V_{\text{OS}}$, $I_{\text{Q}}$, $I_{\text{IB}}$, and $BW$ vary with gain setting.

Copyright © 2023 Texas Instruments Incorporated
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated