

INA21x-Q1 Functional Safety FIT Rate, FMD and Pin FMA

1 Overview

This document contains information for INA21x-Q1 (SC70-6 package) to aid in a functional safety system design. In this report, INA21x-Q1 refers to the family of devices including:

- INA210-Q1
- INA211-Q1
- INA212-Q1
- INA213-Q1
- INA214-Q1
- INA215-Q1

Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1 shows the device functional block diagram for reference.




Figure 1. Functional Block Diagram

INA21x-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for INA21x-Q1 based on two different industry-wide used reliability standards:

- [Table 1](#) provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- [Table 2](#) provides FIT rates based on the Siemens Norm SN 29500-2

Table 1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	5
Die FIT Rate	3
Package FIT Rate	2

The failure rate and mission profile information in [Table 1](#) comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Automotive Control
- Power dissipation: 80 mW
- Climate type: World-wide Table 8
- Package factor: Lambda 3 Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
4	CMOS Op amp, comparators, voltage monitors	8 FIT	45°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in [Table 2](#) come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for INA21x-Q1 in [Table 3](#) comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
OUT open (Hi-Z)	10%
OUT to GND	20%
OUT to VS	15%
OUT functional, not in specification	50%
Pin to pin short, any two pins	5%

4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the INA21x-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see [Table 5](#))
- Pin open-circuited (see [Table 6](#))
- Pin short-circuited to an adjacent pin (see [Table 7](#))
- Pin short-circuited to V+ (see [Table 8](#))

[Table 5](#) through [Table 8](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 4](#).

Table 4. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality
B	No device damage, but loss of functionality
C	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

[Figure 2](#) shows the INA21x-Q1 pin diagram. For a detailed description of the device pins please refer to the 'Pin Configuration and Functions' section in the INA21x-Q1 datasheet.




Figure 2. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
- $V_{V+} = 5\text{ V}$
- $V_{IN+} = 12\text{ V}$
- $V_{REF} = V_{V+} / 2$

Table 5. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
REF	1	Normal operation if REF pin is at GND potential by design; otherwise the system measurement will be incorrect.	D if REF=GND by design; C otherwise
GND	2	Normal operation.	D
V+	3	Power supply shorted to GND.	B
OUT	4	Output will be pulled down to GND and output current will be short circuit limited. When left in this configuration for a long time, under high supplies self-heating could cause die junction temperature to exceed 150°C.	B
IN-	5	In high-side configuration, a short from the bus supply to GND will occur (through R _{SHUNT}). High current will flow from bus supply to GND. The shunt may be damaged. In low-side configuration, normal operation.	B for high-side; D for low-side
IN+	6	In high-side configuration, a short from the bus supply to GND will occur.	B

Table 6. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
REF	1	Output common-mode voltage is not defined. Output will not maintain a linear relationship with differential input voltage.	C
GND	2	No power to device. Device may be biased through inputs. Output will no longer be referenced to GND.	B
V+	3	No power to device. Device may be biased through inputs. Output will be incorrect and close to GND.	B
OUT	4	Output can be left open. There is no effect on the IC, but the output will not be measured.	C
IN-	5	Shunt resistor is not connected to amplifier. IN- pin may float to an unknown value. Output will go to an unknown value not to exceed V+ or GND.	B
IN+	6	Shunt resistor is not connected to amplifier. IN+ pin may float to an unknown value. Output will go to an unknown value not to exceed V+ or GND.	B

Table 7. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
REF	1	2 - GND	Normal operation if REF pin is at GND potential by design; otherwise the system measurement will be incorrect.	D if REF=GND by design; C otherwise
GND	2	3 - V+	Power supply shorted to GND.	B
V+	3	4 - OUT	Output will be pulled to V+ and output current will be short circuit limited. When left in this configuration for a long time, under high supplies self-heating could cause die junction temperature to exceed 150°C.	B
OUT	4	5 - IN-	In high-side configuration, OUT shorted to bus supply with damage possible. In low-side configuration, OUT shorted to GND.	A for high-side; B for low-side.
IN-	5	6 - IN+	Inputs shorted together, so no sense voltage applied. Output will stay close to REF potential.	B
IN+	6	1 - REF	In high-side configuration, REF shorted to bus supply with damage possible. In low-side configuration, REF shorted to GND (normal operation if REF is at GND potential by design).	A for high-side; C for low-side (D if REF=GND by design)

Table 8. Pin FMA for Device Pins Short-Circuited to V+

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
REF	1	Normal operation if REF pin is at V+ potential by design; otherwise the system measurement will be incorrect.	D if REF=V+ by design; C otherwise.
GND	2	Power supply shorted to GND.	B
V+	3	Normal operation.	D
OUT	4	Output will be pulled to V+ and output current will be short circuit limited. When left in this configuration for a long time, under high supplies self-heating could cause die junction temperature to exceed 150°C.	B
IN-	5	In high-side configuration, device power supply shorted to bus supply. In low-side configuration, device power supply shorted to GND (through R _{SHUNT}).	B
IN+	6	In high-side configuration, device power supply shorted to bus supply (through R _{SHUNT}). In low-side configuration, device power supply shorted to GND.	B

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated