Supporting high-voltage common-mode input in programmable logic controller (PLC) analog input modules improves reliability in noisy industrial environments.

The most cost effective way to support high-common mode is through a difference amplifier as shown in the circuit found in Figure 1:

\[ V_{2\text{min}} = V_{SS} \left( \frac{1 + G}{G} \right) + \frac{V_{\text{imax}}}{2} \]  

with \( G=1 \), \( V_{\text{imax}}=10 \), and \( \pm15\)-V supply are assumed, \( V_2 \) range is \( \pm25 \) V.

**Input Impedance**

Input impedance of the circuit in Figure 1 is:

\[ Z_{in}\mid_{SE} = R_i \]  

\[ Z_{in}\mid_{DIFF} = 2 \cdot Z_{in}\mid_{SE} \]

Achieving high-input impedance dictates the use of a high value input resistor as well as feedback resistor. The high-value feedback resistor decreases the bandwidth of the circuit as will be discussed later.

\( R_i=R_f=1\,M\Omega \) 0.1% standard resistors have been chosen to maintain high-impedance input.

**Offset Error**

While input impedance is determined only by the front end, both front end and the ADC are affecting other parameters like offset and gain errors. Figure 2 shows the front end connected to the multiplexed input ADS8688 sampling at 500 kSPs.
Using the sum of squares, we can calculate the overall offset of the signal chain as:

\[ V_{OS} = \sqrt{\left| V_{OS,\text{Amp}} \right|^2 + \left| V_{OS,\text{ADC}} \right|^2} \]  
\[ V_{OS,\text{Amp}} = N_G \cdot V_{\text{os,\text{Amp}}} \]  
\[ N_G = 1 + \frac{R_f}{R_i} \]

Where ADC offset is input-referred, and amplifier offset is output-referred which equals amplifier offset multiplied by the noise gain. Both ADC and amplifier offsets and offset drifts are found in respective data sheets.

Typical ADC offset for ±10 V input range is ±0.5 mV and drift is only ±1 ppm/°C, OPA197 has a typical offset of ±25 µV, and drift of ±0.5 µV/°C.

Multiplying the amplifier input offset drift by the noise gain result in ±1 µV/°C, which represents 0.1 ppm/°C relative to the ±10 V input range.

The typical values means both initial offset and offset drift will be dominated by ADC offset. The ADC offset drift over a temperature range of -40°C to 85°C is ±125 ppm = +0.63 mV.

It's worth noting that worst-case offset values are way above this. However, the worst-case values are too pessimistic and typical values are much more realistic.

**CM-related Offset Error**

When CM voltage is added to a zero input voltage, another component of offset is introduced due to the input resistors mismatch which is dependent on the common-mode gain.

\[ G_{CM} = G \cdot \alpha \cdot \frac{\Delta R}{R} \]

Where \( \Delta R/R \) is the resistor tolerance, and \( \alpha \) is a factor equals 4 in case of worst-case calculation, and 0.33 for the typical case. CM-induced offset error can be calculated by multiplying this gain by the common-mode range.

\[ V_{OS,\text{CM}} = CMR \cdot G_{CM} \]

Using 0.1% resistors, and a CMR=±25 V, \( V_{OS,\text{CM}} = \pm 8.25 \text{ mV} \). The op amps offset itself will increase in case of wide common-mode, but the resistor mismatch dominates the offset error. This type of offset error cannot be eliminated by calibration.

**Gain Error**

For the full chain, gain error consists of two components: resistors, and the ADC

\[ \varepsilon_G = \sqrt{\varepsilon_G^2 + \varepsilon_G,\text{ADC}^2} \]

The resistors gain error \( \varepsilon_G \) can be evaluated using Monte-Carlo simulation from the resistor tolerance (0.1%) Simulation shows a distribution with a three-sigma value of 0.125%. The ADC typical gain error is 0.02%FS. To some extent ADC gain error is negligible. The resistors tolerance translates to 12.5 mV gain error in case of 10-V input range.

In case of non-zero common-mode, the CM-related offset error would appear as gain error, by adding both values, the full-scale error would be close to 18 mV or 0.18%.

**Signal Bandwidth**

The signal goes over two subsequent filters through the signal chain. 1. The bandwidth of the difference amplifier, 2. The bandwidth of the ADS8688.

1. The bandwidth (BW) of the difference amplifier is dominated by the Resistor-Capacitor (RC) filter composed of the feedback resistor (1MΩ) and the intrinsic output capacitance of the OPA197. Unfortunately, the output capacitance is not specified.
2. ADS8688 has an integrated filter with 15-kHz bandwidth.

We will rely on measurement to determine the bandwidth; it has to be below 15 kHz.

**Common-Mode Rejection Ratio**

It can be proven that CMRR due to resistor mismatch (\( R_f \) and \( R_i \), \( R_f' \) and \( R_i' \)) equals

\[ CMRR_R = \frac{(G + 1)}{\alpha \cdot \frac{\Delta R}{R}} \]

Typical value calculation leads to CMRR\(_R\)=3784 (71.5 dB)
Test Results

The analog signal chain shown in Figure 2 is put under test to validate calculations presented in this article. Note that some statistical parameters like offset error cannot be really validated using a single device sample.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Measured Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OS}$</td>
<td>-0.03 to -0.5</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{OSL_{CM}}$</td>
<td>2.5 to 3.1</td>
<td>mV</td>
</tr>
<tr>
<td>$\varepsilon_G$</td>
<td>-0.1 to +0.02</td>
<td>%FSR</td>
</tr>
<tr>
<td>$\varepsilon_{FS}$</td>
<td>-0.16 to +0.03</td>
<td>%FSR</td>
</tr>
<tr>
<td>BW</td>
<td>9.7</td>
<td>kHz</td>
</tr>
<tr>
<td>$t_{settle}$</td>
<td>130</td>
<td>μs</td>
</tr>
<tr>
<td>CMRR</td>
<td>77</td>
<td>dB</td>
</tr>
<tr>
<td>Crosstalk</td>
<td>-82</td>
<td>dB</td>
</tr>
<tr>
<td>3rd HD</td>
<td>-106</td>
<td>dB</td>
</tr>
</tbody>
</table>

Table 1. Measured Results for AIN

Table 1 shows the measured parameters of a few input channels attached to one ADC. Measured results to a great extent match our previous calculation. This architecture is a simple implementation for wide common-mode support, however there is a tradeoff between its bandwidth and its input impedance.

As the offset voltage mainly determined by the ADC in the circuit presented here, lower cost generic amplifiers with more relaxed offset specification can be explored without negatively affecting the performance. This circuit can also be used with a low-voltage ADC with a gain lower than one. This has the positive effect of improving the bandwidth. The techniques introduced in this document can also be applied to the difference amplifiers listed in TI Difference Amplifiers.

<table>
<thead>
<tr>
<th>Related devices</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA187</td>
<td>0.001-µV/°C Drift, Low Power, Rail-to-Rail Output 36-V Operational Amplifiers Zero-Drift Series</td>
</tr>
<tr>
<td>OPA196</td>
<td>36-V, Low-Power, Low Offset Voltage (100 µV), Rail-to-Rail Operational Amplifier</td>
</tr>
<tr>
<td>OPA991</td>
<td>40-V Rail-to-Rail Input/Output, Low Offset Voltage (125 µV), Low Noise (10.8 nV/√Hz) Op Amp</td>
</tr>
</tbody>
</table>

References
- Texas Instruments, Difference Amplifier (subtractor) Circuit.
- 16-bit 8-Channel PLC Analog Input Module High Voltage Voltage CM support, Tess Chen, Ahmed Noeman
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated