

Voltage Level Translation for SPI, UART, and JTAG Interfaces With Focus On 2N7001T

Karan Kotadia, Shreyas Rao

ABSTRACT

This application report discusses the SPI, UART, and JTAG interface standards. Voltage level translation using the 2N7001T and AXC family of translators along with the usage examples in video doorbell and wireless speaker end equipments are discussed.

Contents

1	Introduction	2
2	Common Interfaces and 2N7001T Implementation	3
3	Additional Resources	8

List of Figures

1	2N7001T DCK(SC-70) Package	2
2	2N7001T DPW (X2SON) Package	2
3	Driving LED with translation using 2N7001T	3
4	SPI Interface Using SN74AXC4T245 and 2N7001T Devices	4
5	SPI Interface in <i>Video Doorbell</i>	5
6	Two-Wire UART Interface Using 2N7001T Device	6
7	UART interface in <i>Wireless Speakers</i>	6
8	JTAG Interface Using 2N7001T Device	7
9	JTAG Translation in <i>Campus Branch Switches</i>	8

List of Tables

1	2N7001T Features.....	2
2	SPI Interface.....	3
3	JTAG Interface	7

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The **2N7001T** is a single bit unidirectional level shifter device. This voltage signal converter uses two separate configurable power supply rails to translate a unidirectional signal up or down. The device helps system designers implement unidirectional level shifting solutions while reducing component count and board space compared to discrete level shifting implementations. The key features for this device are listed in [Table 1](#):

Table 1. 2N7001T Features

PARAMETER	2N7001T
Voltage Support	1.65V-3.6V
Data Rate	100 Mbps
Drive Strength	12mA
I _{cc} (AXC1T @125 °C)	14uA
ESD Ratings	2-kV HBM, 1-kV CDM
Operating Temp	-40°C to 125 °C
Power Sequencing	Not Required
I _{off} Partial power down	Supported
Packages	SC-70 (DCK), X2SON (DPW)

Signal level shifting is necessary to enable communication between two devices which are operating at different voltage levels. A common level shifting example would be the communication of a processor I/O at 1.8 V and a peripheral device I/O that operates at 3.3 V. The 2N7001T is able to provide a great solution to level shifting due to the buffered architecture of the device. Watch [2N7001T Introduction](#) and refer to the application note [Advantages of 2N7001T over Discrete FET Translation](#).

This device can be utilized for common communication interface standards such as Serial Peripheral Interface (SPI) , Universal asynchronous receive transmit (UART), Joint Test Access Group (JTAG), or the General purpose Input output (GPIO) pins such as enable or restart. The basics of these interfaces as well as the operation of the 2N7001T level shifter with these standard interfaces are discussed in the following sections. Examples of level translation used in building automation like video doorbell and personal electronics applications such as wireless speakers are discussed as well. The 2N7001T device is available in leaded SC-70 DCK package and the non-leaded X2SON DPW package shown in [Figure 1](#) and [Figure 2](#).




Figure 1. 2N7001T DCK(SC-70) Package




Figure 2. 2N7001T DPW (X2SON) Package

2 Common Interfaces and 2N7001T Implementation

2.1 General Purpose Input Output (GPIO)

Communication between any two devices occurs when a signal is sent from the output of one device to the input of the interfacing device. However, the core device and the peripheral devices might be operating at different voltage levels which is why a level shifter is needed in between to facilitate the communication. If the required signals are not shifted to the voltage at which the core device is operating, it impacts the reliability of communication. The 2N7001T provides a good solution for voltage translating common control I/O signals such as enable or restart. Clock buffering, power good, error flag, reset, memory error, processor overheat, LED, and display driving are other common signal types that often need level shifting as shown in Figure 3.




Figure 3. Driving LED with translation using 2N7001T

2.2 Serial peripheral interface (SPI)

SPI provides synchronous communication between a processor and a peripheral device. The SPI interface has a total of four signal lines as shown in Table 2.

Table 2. SPI Interface

SIGNAL	DESCRIPTION	DIRECTION
SCK	Clock Signal	Master to Slave
MISO	Master Input/Slave Output	Slave to Master
MOSI	Master Output/Slave Input	Master to Slave
SS	Slave Select	Master to Slave

The first is the clock (SCK), which only the master can control. On each pulse of the SCK, the master can transmit one bit of data or receive one bit of data from the slave. Since SPI is full duplex, it requires one line for transmission (MOSI) and one line for receiving data (MISO), meaning it can receive and transmit at the same time. Finally, there is a line for slave select (SS) which activates the slave.

Communication occurs when the slave select line is held low to initiate communication, and then one bit of data is transmitted or received on each clock pulse. This communication is only possible if the peripheral device and the processor are operating at the same voltage levels. Since this is usually not the case, the 2N7001T can be used to provide a unidirectional level shift for the MISO line. The three other lines that are operating in the opposite direction can be level shifted using the [SN74AXC4T245](#), which is a 4-bit direction controlled level shifter. The 2N7001T can easily operate with data rates of up to 100 Mbps, which is usually within the recommended communication speeds for SPI interface. Alternatively, the [SN74AXC4T774](#) or [TXB0104](#) devices can work as a single chip solution.

2.2.1 Application - SPI

SPI has the ability to support high data rates and full duplex data communication while having a simple hardware interface and complete protocol flexibility for the bits transferred. Due to these advantages, SPI is implemented in many application use cases. One example of the use of SPI protocol is in [Video Doorbell](#). It is the preferred communication method for sensors, control devices, camera lenses, memory, LCD, and SD cards.

Another notable use case involves the control devices in the two way audio communication block. The SPI communication protocol is commonly used in ADC, DAC, CODEC, and DSP processors. Another critical advantage of using SPI instead of I²C for these devices is that SPI allows for a faster data rate. This results in a higher sample rate, which produces better sound quality.




Figure 4. SPI Interface Using [SN74AXC4T245](#) and [2N7001T](#) Devices




Figure 5. SPI Interface in Video Doorbell

2.3 Universal asynchronous receive transmit (UART)

UART is an asynchronous, moderate speeds, full duplex communication interface with either two or four channels; TX (transmit), RX (receive), or RX ,RTS, CTS, TX.

Communication occurs with a start bit being sent, the data line being pulled from high to low in the middle of a bit period. The start bit is followed by 8 bits of information and a stop bit, the data line going from a logic low to a logic high in the middle of a bit period. Certain communication protocols sometimes have a parity bit which confirms that the correct information was transferred. UART doesn't depend on a clock line because both the receiver and transmitter will have internal clocks that can be set to a selected baud rate or bits per second (usually from 300 bps to 115 kbps) for transmission.

For the UART interfaces to operate appropriately between two devices that are at different voltages, for example 1.8 V to 3.3 V, two of the 2N7001T unidirectional level shifters can be used at each of the signal lines. Since the device can up translate or down translate, it can be used for both the receive and transmit lines.




Figure 6. Two-Wire UART Interface Using 2N7001T Device

2.3.1 Application - UART

A common use case for UART interfaces is as a communication link between devices.

An example is the communication between the circuits of a *wireless speaker*. The 2N7001T provides a simple solution for voltage level shifting between the processor and MCU. A UART interface could be used for enabling the communication between the processor and the Wi-Fi block as shown in Figure 7.




Figure 7. UART interface in *Wireless Speakers*

2.4 Joint Test Access Group (JTAG)

The Joint Test Access Group developed a hardware interface to allow for the debugging, programming, and testing of embedded devices. JTAG, similar to SPI, operates using a set of five JTAG interface signals as shown in Table 3.

Table 3. JTAG Interface

SIGNAL	DESCRIPTION	DIRECTION
TCK	Test Clock Signal	Master to Debugger
TDI	Test Data In	Master to Debugger
TDO	Test Data Out	Debugger to Master
TMS	Test Mode Select	Master to Debugger
TRST (Optional)	Test Reset	Master to Debugger

The test clock is used to provide a steady timing signal at which the test data will arrive. The test mode select allows the user to select what section or circuit is going to be tested. The JTAG protocol depends on the device being tested. TDI is the pin that is used to perform the test and the results are returned through the TDO pin. The optional test reset pin allows the ability to reset JTAG to a known good state.

Usually, there are multiple devices on a board that need to be tested via the JTAG interface. Using JTAG, these devices can be daisy chained to each other with the TDO pin, which extends out of the last device in the chain. If this last device in the daisy chain is on a different voltage level, the 2N7001T can be used for a voltage translation. The signal flow of TDO is opposite to the direction of the other pins allowing for the use of the 2N7001T in combination with SN74AXC4T245, for the remaining three channels.




Figure 8. JTAG Interface Using 2N7001T Device

2.4.1 Application -JTAG

A voltage level translator is necessary while interfacing numerous sub-systems that operate at different voltage levels. In enterprise computing applications, JTAG interface can be found in *Campus and Branch Switches* as shown in [Figure 9](#). The JTAG port enables easier debugging during periodic maintenance of the server.




Figure 9. JTAG Translation in *Campus Branch Switches*

3 Additional Resources

- Texas Instruments, [Common Risks associated with the Discrete and comparison with 2N7001T](#)
- Texas Instruments, [Power Sequencing for AXC family of devices](#)
- Texas Instruments, [Logic use cases in Video Doorbell](#)
- Texas Instruments, [2N7001TEVM](#)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated