Application Note

Using TPS65086x PMIC to Power Xilinx® Zynq® UltraScale+® MPSoCs

ABSTRACT

This application note provides the four variants of the TPS65086x power management IC (PMIC) that power the Xilinx® Zynq® UltraScale+® line of MPSoCs. The report outlines the benefits of the TPS65086x line of PMICs and includes a selection guide for comparing the four variants. Then, example power maps are provided for each of the four Xilinx Zynq UltraScale+ configurations.

Table of Contents

1 Introduction ............................................................................................................................................................................2
2 TPS65086x Overview ..............................................................................................................................................................2
3 TPS65086x Variants ................................................................................................................................................................3
4 TPS65086x Selection Guide ...................................................................................................................................................3
5 TPS650861 Programming Information ...........................................................................................................................................4
6 Example Power Maps ................................................................................................................................................................4
   6.1 Always On: Power and Efficiency Optimized (-1L and -2L devices)..................................................................................5
   6.2 Always On: Cost Optimized (-1 and -2 devices).......................................................................................................................6
   6.3 Always On: PL Performance Optimized (-3 Devices)...............................................................................................................7
   6.4 Full Power Domain (All speed grades)...............................................................................................................................8
7 Conclusion .................................................................................................................................................................................9

List of Figures

Figure 6-1. Always On, Power and Efficiency Optimized Power Map Using the TPS6508641 or TPS650861............................5
Figure 6-2. Always On, Cost Optimized Power Map Using TPS6508641 or TPS650861..............................................................6
Figure 6-3. Always On, PL Domain Optimized Power Map using TPS6508640 or TPS650861.....................................................7
Figure 6-4. Full Power Management Flexibility Power Map using the TPS6508641 or TPS650861................................................8

List of Tables

Table 3-1. TPS65086x Variant Voltage Comparison ..................................................................................................................3
Table 3-2. TPS65086x Current Specifications ............................................................................................................................3
Table 4-1. TPS65086x Xilinx® ZU+ MPSoC Selection Guide ........................................................................................................3
Table 6-1. Discrete Buck Selection Guide ........................................................................................................................................5
Table 6-2. VCCINT and FET Selection Guide ............................................................................................................................6

Trademarks

BoosterPack™ and LaunchPad™ are trademarks of Texas Instruments. Xilinx®, Zynq®, and UltraScale+® are registered trademarks of Xilinx. All trademarks are the property of their respective owners.
1 Introduction

Xilinx’s Zynq UltraScale+ MPSoC line offers a high level of flexibility, with a range of devices that scale in complexity to suit a wide variety of applications. As such, the solutions that power the Zynq UltraScale+ must be equally adaptable to meet the power needs of a complex line.

This application note reviews four different variants of TI’s TPS65086x power management IC (PMIC) used to power the Zynq UltraScale+ (ZU+) line to provide a selection guide for comparing the different variants. The report also covers the value the TPS65086x PMICs bring to the overall system, and provide example power maps for each of the four main ZU+ power configurations.

2 TPS65086x Overview

The TPS65086x PMICs integrate 3 buck converters, 3 buck controllers, 4 LDOs, and 3 load switches in a small 8 mm × 8 mm VQFN package. The buck controllers allow customers to tailor their TPS65086x solution to the specific current needs of their system, which minimizes BOM size and cost. The integrated load switches enable extremely flexible power sequencing, allowing TPS65086x to fulfill the power requirements of the ZU+ line without external sequencers. The QFN package provides enhanced thermal performance at higher loads and simplifies routing, which reduces manufacturing time and cost. The TPS65086x also features the widest input voltage range on the market, from 5.6–21 V, which allows TPS65086x to support a variety of end applications across multiple battery types. The TPS65086x also supports the largest range of ZU+ devices, from ZU2CG all the way through ZU19EG. For more information on the different ZU+ devices, please refer to the Xilinx Zynq UltraScale+ site.

Furthermore, the TPS65086x family offers both pre-programmed and user-programmable variants to power the ZU+ family. The three pre-programmed variants simplify the design process for basic use cases, allowing you to directly implement the given power configuration with no modifications needed. For more unique power requirements, the user programmable variant gives you the freedom to fully customize the power solution to fit your system needs.
3 TPS65086x Variants

In total, there are four variants of the TPS65086x PMIC for the Zynq UltraScale+, as shown in Table 3-1.

Table 3-1. TPS65086x Variant Voltage Comparison

<table>
<thead>
<tr>
<th></th>
<th>Programmability</th>
<th>Buck 1</th>
<th>Buck 2</th>
<th>Buck 3</th>
<th>Buck 4</th>
<th>Buck 5</th>
<th>Buck 6</th>
<th>LDOA1</th>
<th>LDOA2</th>
<th>LDOA3</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS6508640</td>
<td>Pre-programmed</td>
<td>3.3 V</td>
<td>0.85 V</td>
<td>0.9 V</td>
<td>1.2 V</td>
<td>1.8 V</td>
<td>1.2, 1.35 V</td>
<td>2.5 V</td>
<td>1.5 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>TPS65086401</td>
<td>Pre-programmed</td>
<td>1.8 V</td>
<td>0.85 V</td>
<td>0.9 V</td>
<td>1.2 V</td>
<td>1.8 V</td>
<td>1.2, 1.35 V</td>
<td>1.8 V</td>
<td>1.2 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>TPS6508641</td>
<td>Pre-programmed</td>
<td>External Feedback</td>
<td>0.85 V</td>
<td>1.1, 1.2 V</td>
<td>3.3 V</td>
<td>1.2 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.2 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>TPS650861</td>
<td>User programmable</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.41 - 3.575 V</td>
<td>1.35-3.3 V</td>
<td>0.7 - 1.5 V</td>
</tr>
</tbody>
</table>

1. Multiple voltages may be available through pin strapping; if so, they are separated with a comma.

The first three variants in the table are pre-programmed, varying in their set voltages and sequencing to match the different Xilinx ZU+ MPSoC specifications. The different MPSoCs each variant supports are outlined in the next section. The fourth, the TPS650861 (also denoted TPS65086100), is the user-programmable DIY version, and will be discussed in greater detail in Section 5. All four variants share the same current capabilities, which are shown in Table 3-2.

Table 3-2. TPS65086x Current Specifications

<table>
<thead>
<tr>
<th></th>
<th>Buck 1</th>
<th>Buck 2</th>
<th>Buck 3</th>
<th>Buck 4</th>
<th>Buck 5</th>
<th>Buck 6</th>
<th>LDOA1</th>
<th>LDOA2</th>
<th>LDOA3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scalable</td>
<td>Scalable</td>
<td>3.0 A</td>
<td>3.0 A</td>
<td>3.0 A</td>
<td>Scalable</td>
<td>0.2 A</td>
<td>0.6 A</td>
<td>0.6 A</td>
<td></td>
</tr>
</tbody>
</table>

For more information, please see the TPS650864 and TPS650861 data sheets.

4 TPS65086x Selection Guide

Table 4-1 details a selection guide for choosing between the four TPS65086x variants. The choice depends both on the desired power configuration as well as the exact device used. Due to its configurability, the TPS650861 user programmable variant provides the greatest coverage across all speed grades and devices, while the pre-programmed variants offer pre-programmed voltages and sequencing for greatest convenience.

Table 4-1. TPS65086x Xilinx® ZU+ MPSoC Selection Guide

<table>
<thead>
<tr>
<th></th>
<th>TPS6508640</th>
<th>TPS65086401</th>
<th>TPS6508641</th>
<th>TPS650861</th>
</tr>
</thead>
<tbody>
<tr>
<td>Always On: Power and Efficiency Optimized (-1L, -2L)</td>
<td>ZU2CG - ZU9EG</td>
<td>X</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Always On: Cost Optimized (-1, -2)</td>
<td>ZU11EG - ZU19EG</td>
<td>X</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Always On: PL Performance Optimized (-3)</td>
<td>ZU2CG - ZU9EG</td>
<td>✓</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Full Power Domain Flexibility (-1L, -2L, -1, -2, -3)</td>
<td>ZU11EG - ZU19EG</td>
<td>✓</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

1. Range includes all CG devices, all EV devices, and ZU2-ZU9 EG

- ✓ – covered by TPS65086x
- ✓* – covered by TPS65086x + discrete buck
- X – not covered
5 TPS650861 Programming Information

The user-programmable TPS650861 has two banks of one-time programmable (OTP) memory that allow you to fully customize the output voltages, sequencing, GPIO control, and more to best meet your system needs. The entire programming process is outlined in the **TPS65086100 Non-Volatile Memory Programming Guide**. Other resources to support the TPS650861 programming process include:

- The **TPS65086100 OTP Generator** takes in your specific requirements and then automatically generates the I²C commands needed to program the TPS650861.
- The **BOOSTXL-TPS650861 BoosterPack™**, which enables custom programming of the OTP memory of the TPS650861 for rapid prototyping and quicker time to market.
- The **BOOSTXL-TPS650861 EVM User’s Guide**, which provides a guideline to program the OTP memory of the TPS650861 using BOOSTXL-TPS650861 BoosterPack™, an MSP430F5529 LaunchPad™ development kit, and IPG-UI EVM GUI software.
- Training videos on TI.com that provide an overview and step through the DIY PMIC programming process.

When generating a custom OTP file for programming, TI recommends starting with one of the template OTP files from the TPS650864x pre-programmed variants if only modifying a few rails. These pre-programmed OTP Generator files are available on the TPS650861 product folder, under the Design and development section.

6 Example Power Maps

The following sections provide an example power map for each of the four Xilinx power configurations outlined in Table 4-1. For each configuration, both a pre-programmed variant and the user-programmable TPS650861 can be used.

For more information on the power configurations and rail consolidations, please refer to Xilinx Zynq UltraScale+ and UltraScale Architecture PCB Design.
6.1 Always On: Power and Efficiency Optimized (-1L and -2L devices)

Figure 6-1 shows an example power map for the Power and Efficiency Optimized configuration. The rails shown follow the settings of the pre-programmed TPS6508641; however, as discussed in Section 5, the TPS650861 can also be used in this configuration.

![Figure 6-1. Always On, Power and Efficiency Optimized Power Map Using the TPS6508641 or TPS650861](image)

1. See Table 6-1 for discrete buck selection guide.
2. For EV devices: if using the TPS650861, set either Buck 4 or 5 to 0.9 V. If using the TPS6508641, add the TPS543620 discrete buck to power the VCCINT_VCU rail

### Table 6-1. Discrete Buck Selection Guide

<table>
<thead>
<tr>
<th>Current Range</th>
<th>Discrete Buck</th>
<th>Vin</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 - 6 A</td>
<td>TPS543620</td>
<td>4 - 18 V</td>
</tr>
<tr>
<td>6 - 8 A</td>
<td>TPS543820</td>
<td>4 - 18 V</td>
</tr>
<tr>
<td>8 - 15 A</td>
<td>TPS542A52</td>
<td>4 - 18 V</td>
</tr>
<tr>
<td>15 - 25 A</td>
<td>TPS543B20</td>
<td>4 - 19 V</td>
</tr>
<tr>
<td>25 - 40 A</td>
<td>TPS543C20A</td>
<td>4 - 16 V</td>
</tr>
</tbody>
</table>

1. TPS543620 and TPS543820 are pin to pin compatible
2. TPS543B20 and TPS543C20A are pin to pin compatible
6.2 Always On: Cost Optimized (-1 and -2 devices)

For the next three cases, the regulator used for VCCINT and the external FET used for Buck 2 will vary depending on the exact power requirements, as shown in Figure 6-2, Figure 6-3, and Figure 6-4. For a general selection guideline based on Zynq UltraScale+ devices, see Table 6-2. Please note that several configurations can be applicable to a given device, depending on the use case.

Table 6-2. VCCINT and FET Selection Guide

<table>
<thead>
<tr>
<th>Device</th>
<th>VCCINT Regulator</th>
<th>Buck 2 FET</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZU2 - ZU5 (CG, EG)</td>
<td>Buck 2</td>
<td>CSD87381P (&lt;15 A)</td>
</tr>
<tr>
<td>ZU4 EV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZU6 - ZU9 (CG, EG)</td>
<td>Buck 2</td>
<td>CSD87588N (&lt;25 A)</td>
</tr>
<tr>
<td>ZU5, ZU7 EV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZU11 - ZU19 (EG)</td>
<td>TPS543B20 (&lt;25 A)</td>
<td>CSD87381P (&lt;15 A)</td>
</tr>
<tr>
<td></td>
<td>TPS543C20A (&lt;40 A)</td>
<td></td>
</tr>
</tbody>
</table>

Note that the external FETs on Buck 1 and 6 can also be modified depending on the load current requirements. Please see the Selecting the FETs section of the TPS650864 data sheet for more information on FET selection.

Figure 6-2 shows an example power map for the Power/Efficiency Optimized configuration. The rails shown follow the settings of the pre-programmed TPS650861; however, as discussed in Section 5, the TPS650861 can also be used to power this configuration.

Figure 6-2. Always On, Cost Optimized Power Map Using TPS6508641 or TPS650861

1. See Table 6-2 above for VCCINT regulator and Buck 2 FET selection guide.
2. For EV devices: if using the TPS650861, set either Buck 4 or 5 to 0.9 V. If using the TPS6508641, add the TPS543620 discrete buck to power the VCCINT_VCU rail.
6.3 Always On: PL Performance Optimized (-3 Devices)

Figure 6-3 shows an example power map for the Power/Efficiency Optimized configuration. The rails shown follow the settings of the pre-programmed TPS6508640; however, as discussed in Section 5, the TPS650861 can also be used to power this configuration.

![Power Map Diagram]

Figure 6-3. Always On, PL Domain Optimized Power Map using TPS6508640 or TPS650861

1. See Table 6-2 for VCCINT regulator and Buck 2 FET selection guide
6.4 Full Power Domain (All speed grades)

Figure 6-4 shows an example power map for the Power/Efficiency Optimized configuration. The rails shown follow the settings of the pre-programmed TPS6508641; however, as discussed in Section 5, the TPS650861 can also be used to power this configuration.

Figure 6-4. Full Power Management Flexibility Power Map using the TPS6508641 or TPS650861

1. See Table 6-2 for VCCINT regulator and Buck 2 FET selection guide.
2. For EV devices: if using the TPS650861, set either Buck 4 or 5 to 0.9 V. If using the TPS6508641, add the TPS543620 discrete buck to power the VCCINT_VCU rail.
7 Conclusion

The TPS65086x family provides four different variants to support the wide power needs and use cases of the Zynq UltraScale+ MPSoC line of Xilinx processors. Both the pre-programmed as well as user programmable variants are capable of supporting the full range of Xilinx Zynq UltraScale+ devices, translating into board and BOM cost savings. This capability, combined with our robust set of documentation makes it very easy to configure the OTP memory of the user programmable TPS650861. This programmability allows for rapid prototyping and a faster time to market, in addition to the technical benefits the entire TPS65086x PMIC family provides.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated