

CRC Implementation With MSP430

Emil Lenchak

MSP430

ABSTRACT

Cyclic Redundancy Code (CRC) is commonly used to determine the correctness of a data transmission or storage. This application note presents a solution to compute 16-bit and 32-bit CRCs on the ultra low-power TI MSP430 microcontroller for the bitwise algorithm (low memory, low cost) and the table-based algorithm (low MIPS, low power). Both algorithms are presented in C and MSP430 assembly. Test code to verify the implementations is also included.

1 Introduction

The fundamental mathematics behind the CRC is polynomial division. An arbitrary message (a fixed block of k information bits) is treated as if each bit were the binary coefficient of a polynomial of degree $k-1$. Let's assume that we augment that message by simply adding some arbitrary number of bits to the end of the message which we will call the parity bits. If the original message is augmented such that the new message (original message + parity bits), which we will refer to as the code word, is evenly divisible by a known polynomial, which we will call the generator polynomial, then the receiver can assume that there were no transmission errors. However, in practice, it is possible to introduce errors into the received message that make detection of these errors impossible for a given generator polynomial. The generator polynomial order and coefficients are related to how many errors it can detect, but this is beyond the scope of this application note.

Many of today's communications protocols, such as HDLC and Ethernet, use 16-bit and 32-bit CRCs, respectively. The native implementation for computing and checking a CRC is bit-based which typically makes hardware a more natural fit. However, any additional hardware can be preventative due to increased cost, increased power, and increased board size. The MSP430 can do the bit-by-bit division very well, however it is much more efficient at handling data in bytes or words. Fortunately, from the CRC mathematics, a table-based solution has been developed that trades cycles for memory allowing a processor to operate on bytes rather than bits. So now the designer can decide which resource is more important: MIPS (power) or memory (cost). This app note presents the source code to compute 16-bit and 32-bit CRCs on the low power TI MSP430 microprocessor for both the bit-by-bit algorithm and the table-based algorithm. Both algorithms are supplied in C and MSP430 assembly. Projects and test code to verify the CRC implementation is also included which can be run on an MSP430 (C and assembly code) or a PC using Microsoft Visual C++ (C-code only).

2 CRC Theory

Let's assume that we augment our message polynomial $m(x)$ of degree k by multiplying it by an arbitrary polynomial $g(x)$. We will refer to $g(x)$ as the generator polynomial.

$$c(x) = m(x)g(x)$$

We have now increased the size of the message by the degree of the generator polynomial. This augmented message $c(x)$ is referred to as the code word and is of degree n . It is obvious that we can recover the original message $m(x)$ by dividing $c(x)$ by $g(x)$.

We can also write the code word as the sum of two polynomials, the original message $m(x)$ where each component is increased in degree by $(n-k)$ and an arbitrary polynomial $r(x)$ of degree $(n-k)$. This form has the advantage of not disturbing the original message and is the basis for the CRC algorithm.

$$c(x) = m(x)x^{n-k} + r(x)$$

We will refer to $r(x)$ as the remainder polynomial, which is the remainder of $m(x)x^{n-k}$ divided by $g(x)$.

$$r(x) = R_{g(x)}m(x)x^{n-k}$$

The binary coefficients of the remainder polynomial are the parity bits which get appended to the end of the original message. So what we wind up with is a code word that is simply the original message followed by a tail of parity bits. The example below shows the resulting code word derived from the input ASCII hex values for the test sequence 123456789 and the computed CRC given the CRC-16 generator polynomial.

```
m(x) = 31 32 33 34 35 36 37 38 39
g(x) = 80 05
r(x) = FE E8
c(x) = 31 32 33 34 35 36 37 38 39 FE E8
```

The CRC process adds redundancy to the original message. We increased the number of bits required to transmit the same amount of information, to n bits, but we have added the ability to detect errors at the receiver which is of tremendous value.

Checking for errors at the receiver uses the same functions that were used to compute the CRC. Essentially, there are two ways to check for errors at the receiver. First, the receiver can divide the code word by the generator polynomial and look for a remainder of zero. Second, the receiver can, extract the original message since it is only a translated copy in the code word, divide the original message by the generator polynomial, and then compare it to the parity bits in the code word. If the remainder and the parity bits match, theoretically, no errors were detected.

Determining a suitable generator polynomial is outside the scope of this app note. Many existing protocols utilize a few well know and well understood generator polynomials (see [Table 1](#)).

Table 1. Common CRC Polynomials

Name (Protocols)	Polynomial
CRC-16	$x^{16} + x^{15} + x^2 + 1$
CRC-CCITT (SDLC, HDLC/X.25)	$x^{16} + x^{12} + x^5 + 1$
CRC-32 (Ethernet)	$x^{32} + x^{25} + x^{23} + x^{22} + x^{16} + x^{12} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$

3 CRC Algorithms

3.1 Bitwise Method

The bit method is nothing more than a brute force binary polynomial division where we keep the remainder and throw away the quotient. The remainder is then appended to the message to form the code word.

[Figure 1](#) is an Linear Feedback Shift Register (LFSR) implementation of the bitwise CRC algorithm which is the basis for the software bitwise implementation.




Figure 1. CRC-n Bitwise LFSR Implementation

Algorithm:

1. Initialize the CRC register
2. Shift the CRC left by one bit while shifting in the next message bit
3. If the bit just shifted out is set, XOR the CRC with the generator polynomial
4. Continue with step 2 until there are no message bits left
5. XOR the CRC register with the final XOR value

3.2 Table Method

Processors tend to be much better at operating on bytes and words than bits. The advantage of the table method is that CRC values can be pre-calculated and stored in a table. The fundamental unit of data shifts from bits to bytes where processors are typically more comfortable. On the MSP430 these tables can be stored in Flash either at run-time or link-time. The table algorithm presented uses table sizes of 256 words to balance between MIPS and memory.

Other table algorithms are available that can use larger tables to further reduce run-time or reduced tables that are a further compromise between table size and run-time. Neither of these is discussed in this application note because they either require too much memory or the speed advantage is marginal on the MSP430.

Algorithm:

1. Initialize the CRC register
2. XOR the CRC most significant byte with the incoming message byte
3. Use this byte to index into the 256 entry table
4. Shift the CRC register to the left by one byte
5. XOR the CRC register with the value indexed into the table
6. Continue with step 2 until no more message bytes are left
7. XOR the CRC register with the final XOR value

4 Implementation

The source files associated with this app note include projects for both IAR Embedded Workbench V3.20A and Microsoft Visual C++ 6.0. [Table 2](#) provides an overview about the project directory structure of the associated ZIP archive.

Table 2. Project Directory Structure

Description	Directory
Microsoft Visual C++ project files	\CRC\MSVCpp\
IAR Embedded Workbench project files	\CRC\MSP430\
Source (.c, .a43)	\CRC\src\
Header files (.h)	\CRC\incl\
Data files (.txt, .dat)	\CRC\dat\

4.1 Coding Conventions

- Both the C and assembly versions of the CRC functions have the same name except that the assembly version is preceded by two underscores, `__<name> (arg1, arg2...)`. Two underscores are used because the C compiler generates references to the C functions with a single underscore. This avoids multiply defined symbols and less confusion on the name space.
- Each function starts with `crc` followed by either 16 or 32 to indicate the size of the CRC calculated.
- If the next character is an `r`, then the algorithm is reflected, otherwise it is normal.
- The last part of the name indicates whether it is bitwise, `MakeBitwise` or table method, `MakeTableMethod`
- All the assembly functions are C-callable.

4.2 CRC-16 and CRC-32

All the code provided is either 16-bit or 32-bit. For most flavors supported, a C function and C-callable assembly function is provided. Other widths can be supported by extending the source code associated with this application note.

4.3 Normal vs Reflected

Some standards such as SDLC expect the data to come into the processor least significant bit first, e.g. from a UART. Because of this, the standard specifies that the incoming data and the resulting CRC must be bit reflected. This means that the bits are swapped around their center position, e.g., in a 16-bit word, $b_0 \leftrightarrow b_{15}$, $b_1 \leftrightarrow b_{14}$, $b_2 \leftrightarrow b_{13}$, etc. So rather than waste processor time reflecting the input bits and then the CRC, the algorithm is reflected. So for each normal algorithm, an associated reflected algorithm exists. This saves both CPU time and power.

4.4 Code Size and Performance

For obtaining the following test results, the IAR Embedded Workbench V3.20A was used. Results may differ for other versions of this product. Performance is measured in cycles for the input ASCII sequence 123456789. The C code was measured using the Profiler in the IAR Simulator. The C-callable assembly was measured using the cycle counter in the Simulator by setting the counter to 0 at the functional call then stepping over the function to the next instruction. The C compiler was configured for speed at the highest optimization level. Note that there are two versions of the `crc16MakeBitwise` and the `crc32MakeBitwise` functions. The one without the numeric appendix is an implementation equivalent to the assembly version. The one with the 2 is a more C-efficient implementation. This can be seen in [Table 3](#) and [Table 4](#) which give the code size and CPU time for both.

Table 3. CRC-16 Profiled Functions

Function	Code Size (Bytes)	Total CPU Time (Cycles/72 Bytes)	CPU Time (Cycles/Bit)
Crc16MakeBitwise	72	1290	17.9
Crc16MakeBitwise2	60	1063	14.8
__crc16MakeBitwise	64	665	9.2
Crc16rMakeBitwise	Not Implemented	Not Implemented	NA
__crc16rMakeBitwise	62	645	9.0
Crc16MakeTableMethod	52	252	3.5
__crc16MakeTableMethod	48	153	2.1
Crc16rMakeTableMethod	50	243	3.4
__crc16rMakeTableMethod	Not Implemented	Not Implemented	NA

Table 4. CRC-32 Profiled Functions

Function	Code Size (Bytes)	Total CPU Time (Cycles/72 Bytes)	CPU Time (Cycles/Bit)
crc32MakeBitwise	98	1490	20.7
crc32MakeBitwise2	74	1265	17.6
__crc32MakeBitwise	82	781	10.8
crc32rMakeBitwise	Not Implemented	Not Implemented	NA
__crc32rMakeBitwise	80	766	10.6
crc32MakeTableMethod	68	348	4.8
__crc32MakeTableMethod	68	224	3.1
crc32rMakeTableMethod	68	341	4.7
__crc32rMakeTableMethod	Not Implemented	Not Implemented	NA

4.5 Static vs Dynamic Table Generation

For the Table Method, the CRC tables can be generated statically at link-time or dynamically at run-time. Most likely, the user will choose statically to save initialization time unless the device needs to support multiple protocols and there is not enough Flash memory to store all possible tables. Although the tables could be generated at run-time and stored in RAM, Flash is more optimal since the MSP430 is typically RAM-limited. The source to generate the tables is only provided in C. Note that there is an additional step required to generate the reflected tables from the normal tables.

To generate the tables statically, run the Visual C++ code with the appropriate generator polynomials set in the `crc.h` file. This code will generate both 16-bit and 32-bit tables and write them to corresponding files. Separate table files are generated which can be included in a C style array or an MSP430 assembly style array.

4.6 Test Environment and CRC Verification

Projects exist for both Visual C++ and Embedded Workbench. These project both include a single main() function for test and verification. The C-callable assembly functions are only included in the build if the symbol `__ICC430__` is defined. This symbol is automatically defined in the Embedded Workbench C environment. These functions are not included when building with Visual C++ so there will not be any unresolved symbols. The test message is the character sequence 123456789. Note that this is not a string, i.e. there is no `\0` terminating character. After each function call the resulting CRC is piped out to the consol using `printf()`. The user can then verify that the computed result matches the expected result.

Table 5. CRC Parameters and Verification

FORM	CRC-16	CRC-16	CRC-32	CRC-32
Polynomial	0x8005	0x8005	0x04C11DB7	0x04C11DB7
Init CRC register	0x0000	0x0000	0xFFFFFFFF	0xFFFFFFFF
Final XOR value	0x0000	0x0000	0xFFFFFFFF	0xFFFFFFFF
Reflect data (byte)	NO	YES	NO	YES
Reflect CRC (word)	NO	YES	NO	YES
Input sequence (ASCII)	123456789	123456789	123456789	123456789
Expected CRC	0xFEE8	0xBB3D	0xFC891918	0xCBF43926

5 References

1. *MSP430x1xx Family User's Guide* ([SLAU049](#))
2. *Mixing C and Assembler with the MSP430* ([SLAA140](#))
3. *Cyclic Redundancy Check Computation: An Implementation Using the TMS320C54x* ([SPRA530](#))
4. *A Tutorial on CRC Computations*, Gaitonde, Sunil G., Ramabadrnan, Tenkasi V., IEEE Micro, August 1988, pp. 62–74
5. *A Painless Guide to CRC Error Detection Algorithms*, Williams, Ross N., ftp://ftp.rocksoft.com/papers/crc_v3.txt, August 1993

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
Low Power Wireless	www.ti.com/lpw

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265