The ADS8528, ADS8548, and ADS8568 are 12-, 14-, and 16-bit, bi-polar input, parallel or serial output analog-to-digital converters (ADC) which have a number of features that allow for easy interface to many of the TMS320 series of Digital Signal Processors (DSP) from Texas Instruments. This application note focuses on some of the specific timing requirements needed to achieve full-speed serial and parallel operation.

1 Introduction

The ADS8528, ADS8548, and ADS8568 devices are eight channel 12-, 14-, and 16-bit ADC, with bipolar inputs. The device features a frame sync/chip select (FS/CS) input, four convert start inputs (CONVST_x) and a user-selectable parallel or serial output. This provides flexible control signals that can interface directly to the C2000, C3000, C5000, and C6000 family of DSPs.

The ADS85x8 operates from 5-V analog core (AVdd) for the conversion process, it uses high voltage rails (HVdd and HVss) of up to ±12 volts for the input stage, and features a digital input/output buffer rail (DVdd) of 2.7 to 5.5 V for interfacing to a variety of processors.

There are eight independent data converters within the package that operate in channel pairs – A0/1, B0/1, C0/1 and D0/1. The conversion process for each channel pair is controlled by applying the associated convert start input.

2 ADS85x8 Digital Interface

The four CONVST inputs to the ADS85x8 can be controlled independently, providing the user with two simultaneous sampled conversion results. The flexible interface also allows the user to combine all four CONVST input together in order to simultaneously sample up to eight input channels.

2.1 Simultaneous Sampling of Eight Inputs

When combining the four CONVST signals together, a logic high level opens the internal sample and hold switches and starts the conversion process. The BUSY output signal goes high, indicating that the conversion process is underway. As noted in the product data sheet (SBAS543) the conversion time \( t_{\text{CONV}} \) is stated as being 19 or 20 conversion clock periods. The conversion clock can be sourced from an internal oscillator \( t_{\text{CCLK}} \) or an external clock \( t_{\text{XCLK}} \).

After the CONVST input goes high, the voltage acquired on the sample-and-hold capacitor begins to be converted with the next rising edge of the conversion clock (internal or externally sourced) meeting the minimum setup time of \( t_{\text{SCVX}} \), which is 6 ns. Figure 1 depicts the actual start of the conversion process.
CONVST inputs which are applied with the minimum 6 ns setup time ($t_{SCVX}$) start being converted with the rising edge of clock cycle 1. If the minimum setup time is not met, the conversion process begins with clock cycle 2. This condition is true for either the internal or external conversion clock, which drives the minimum and maximum conversion time of 19 or 20 clock cycles to finish the conversion sequence. If the minimum setup time on conversion clock cycle 1 is not met, the conversion process takes 20 clock cycles to complete. Maximum throughput speed can be achieved by using an external conversion clock with a synchronized CONVST input. CONVST should be configured to go high with the falling edge of the conversion clock to ensure the appropriate setup time is always met.

If the CONVST input cannot be synchronized to the conversion clock, as would be the case when using the internal oscillator, reading of the conversion results should be delayed through the MAXIMUM number of conversion clock cycles to ensure each channel pair has been properly updated.

### 2.2 Reading Output Data in Serial Mode

When using the ADS85x8 in serial mode, an external serial clock (SCLK) must be applied to pin 21 in order to properly shift data from the output buffer. Care should be taken to ensure that the delay time of the most significant bit ($t_{DMSB}$) from the falling edge of FS/CS is met before applying the serial clock. This delay is specified as 12 ns MAX. Depending on the processor used to control the ADS85x8, additional setup time for valid data to be strobed to the serial data input channel would need to be added to the MSB output delay ($t_{DMSB}$) in order to properly interpret the data bit. Typical setup times on a serial peripheral input port are on the order of 3–5 ns.
Figure 2 depicts the minimum recommended time from the falling edge of FS/CS before applying the SCLK. To ensure proper operation, use the MAXIMUM delay associated with the MSB delay in addition to the MINIMUM time specified in your serial peripheral interface. The SCLK should dwell HIGH during the period when no transfer is taking place and data is to be considered valid on the falling SCLK edge.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that TI is not responsible for any failure to meet ISO/TS16949. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products
- **Audio**: [www.ti.com/audio](http://www.ti.com/audio)
- **Amplifiers**: [amplifier.ti.com](http://amplifier.ti.com)
- **Data Converters**: [dataconverter.ti.com](http://dataconverter.ti.com)
- **DLP® Products**: [www.dlp.com](http://www.dlp.com)
- **DSP**: [dsp.ti.com](http://dsp.ti.com)
- **Clocks and Timers**: [www.ti.com/clocks](http://www.ti.com/clocks)
- **Interface**: [interface.ti.com](http://interface.ti.com)
- **Logic**: [logic.ti.com](http://logic.ti.com)
- **Power Mgmt**: [power.ti.com](http://power.ti.com)
- **Microcontrollers**: [microcontroller.ti.com](http://microcontroller.ti.com)
- **RFID**: [www.ti-rfid.com](http://www.ti-rfid.com)
- **OMAP Applications Processors**: [www.ti.com/omap](http://www.ti.com/omap)
- **Wireless Connectivity**: [www.ti.com/wirelessconnectivity](http://www.ti.com/wirelessconnectivity)

### Applications
- **Automotive and Transportation**: [www.ti.com/automotive](http://www.ti.com/automotive)
- **Communications and Telecom**: [www.ti.com/communications](http://www.ti.com/communications)
- **Computers and Peripherals**: [www.ti.com/computers](http://www.ti.com/computers)
- **Consumer Electronics**: [www.ti.com/consumer-apps](http://www.ti.com/consumer-apps)
- **Energy and Lighting**: [www.ti.com/energy](http://www.ti.com/energy)
- **Industrial**: [www.ti.com/industrial](http://www.ti.com/industrial)
- **Medical**: [www.ti.com/medical](http://www.ti.com/medical)
- **Security**: [www.ti.com/security](http://www.ti.com/security)
- **Space, Avionics and Defense**: [www.ti.com/space-avionics-defense](http://www.ti.com/space-avionics-defense)
- **Video and Imaging**: [www.ti.com/video](http://www.ti.com/video)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated