

MSP432™ Debugging Tools: Using Serial Wire Output With Code Composer Studio™ Hardware Trace Analyzer

Jiacheng Jason He and Dung Dang

ABSTRACT

This application note introduces an ARM® hardware-based debugging tool, Serial Wire Output (SWO) Trace. The discussion starts with background information on what happens at a hardware level, to explain what the many capabilities are. Then, it focuses on how the tools are implemented in the TI Code Composer Studio™ (CCS) integrated development environment (IDE), compared to other IDEs.

In CCS, the SWO Trace tools are presented in the form of three main use cases: Statistical Function Profiling, Data Variable Tracing, and Interrupt Profiling. A fourth, Custom Core Trace, lets the user customize what triggers are set and what events are recorded by the hardware.

This application note explains how to use SWO Trace in CCS (called Hardware Trace Analyzer), demonstrate with a simple Out of Box example, and explain further configuration and customization. By using this application note as a guide, users should be able to implement the Hardware Trace Analyzer debugging tools in CCS to view the large projects in smaller parts to fully understand what is happening.

Software examples and related collateral can be downloaded from <http://www.ti.com/lit/zip/slaa674>.

Contents

| | | |
|---|--|----|
| 1 | Introduction to Serial Wire Output (SWO) | 3 |
| 2 | Comparing IDE Debugging Tools..... | 5 |
| 3 | Introduction to CCS Use Cases..... | 5 |
| 4 | Case Study | 6 |
| 5 | Summary | 23 |
| 6 | References | 23 |

List of Figures

| | | |
|----|---|----|
| 1 | Cortex-M4F Block Diagram..... | 3 |
| 2 | MSP432 Block Diagram..... | 4 |
| 3 | Out of Box Experience in MSPWare | 7 |
| 4 | Target Configuration File for MSP432P401R | 7 |
| 5 | Changing SWD Mode Settings..... | 8 |
| 6 | Choosing a Hardware Trace Analyzer Use Case | 9 |
| 7 | Statistical Function Profiling Setup..... | 10 |
| 8 | Statistical Function Profiling Window | 10 |
| 9 | Statistical Function Profiling Demo..... | 11 |
| 10 | Data Variable Tracing Setup..... | 12 |
| 11 | Data Variable Tracing Window | 13 |
| 12 | Data Variable Tracing Demo..... | 13 |
| 13 | Interrupt Profiling Setup | 14 |

Code Composer Studio, MSP432, LaunchPad are trademarks of Texas Instruments.
 CoreSight, ULINK2, ULINKpro are trademarks of ARM Limited.
 ARM, Cortex, Keil, µVision are registered trademarks of ARM Limited.
 IAR Embedded Workbench, i-Jet are registered trademarks of IAR Systems AB.
 All other trademarks are the property of their respective owners.

| | | |
|----|---|----|
| 14 | Interrupt Profiling Window | 15 |
| 15 | Interrupt Profiling Demo | 15 |
| 16 | Interrupt Profiling Advanced Example | 16 |
| 17 | Custom Core Trace Setup | 18 |
| 18 | Custom Core Trace Window | 18 |
| 19 | Custom Core Trace Demo | 19 |
| 20 | Custom Core Trace Default Advanced Settings | 19 |
| 21 | Custom Core Trace PC Trace Trigger | 20 |
| 22 | Custom Core Trace Data Variable Tracing Trigger | 21 |
| 23 | Custom Core Trace Interrupt Trace Trigger | 21 |
| 24 | Failed to Open COM Port | 23 |

List of Tables

| | | |
|---|--------------------------------------|---|
| 1 | IDE Debugging Tools Comparison | 5 |
|---|--------------------------------------|---|

1 Introduction to Serial Wire Output (SWO)

The TI Code Composer Studio (CCS) IDE and other IDEs provide many debugging tools to help with software development. The MSP432™ MCUs use the ARM® Cortex®-M4F processor with FPU, which introduces a number of advanced debugging capabilities. To effectively understand and use these debugging tools, this application note introduces background information on ARM functions, and then describes what the MSP432 and CCS specifically can do with these tools.

1.1 ARM® CoreSight™ Components Overview

CoreSight components are the ARM debugging tools. The available debugging hardware modules vary depending on the processor selected. Detailed comparison of processor models can be found in the ARM CoreSight Components Technical Reference Manual (see [Reference 1](#)). This application note focuses on how to leverage the SWO Trace debugging tools with the specific ARM Cortex-M4F implementation on MSP432 MCUs.

1.2 ARM Cortex-M4F Components

Of the CoreSight components, the ARM Cortex-M4F specifically offers many options to add on to the basic core. [Figure 1](#) shows all of the possible add-ons.




Figure 1. Cortex-M4F Block Diagram

Three particular components can be used for debugging purposes:

- Embedded Trace Macrocell (ETM)
- Instrumentation Trace Macrocell (ITM)
- Data Watchpoint and Trace Unit (DWT)

Each of these three components can do a variety of things. This application note describes the features that are in the MSP432 Cortex-M4F processor.

1.3 MSP432-Specific Components

The MSP432 specifically contains the ARM Cortex-M4F processor with the DSP extension instruction set and Floating Point Unit functionality. Additionally, it includes many core modules including Memory Protection Unit (MPU), Nested Vector Interrupt Controller (NVIC), and SysTick (see [Figure 2](#)).




Figure 2. MSP432 Block Diagram

Focusing on the debugging modules, the MSP432 features the ITM and DWT (ETM is not present), both of which are configured through the Trace Port Interface Unit (TPIU) and output through the Serial Wire Output (SWO) pin. The CCS Hardware Trace Analyzer tools use a Serial Wire Viewer (SWV) to collect the trace data on the SWO, and thus the feature is referred to as SWO Trace.

The DWT provides the watchpoints to trace data and profile the system. On the MSP432, the DWT contains three configurable comparators: a hardware watchpoint, a PC sampler event trigger, and a data address sampler event trigger. The DWT also consists of the following counters: clock cycles (CYCCNT), folded instructions, Load Store Unit (LSU) operations, sleep cycles, all instructions except the first cycle (CPI), and interrupt overhead.

The ITM generates packets of trace information, which are output through the SWO. Software is one source that the ITM uses to generate packets; packets are generated when software directly writes to the ITM ports. This is discussed further in the case study. ITM can also generate packets from hardware, the DWT. In this case, the DWT counters and triggers produce the information, and the ITM sends it to the SWO. ITM can also generate time stamps.

CCS implementations of these hardware features are discussed in [Section 3](#) and [Section 4](#).

2 Comparing IDE Debugging Tools

Different IDEs offer individual implementations of the ITM and DWT functions. [Table 1](#) compares the methods for accessing ITM and DWT in the ARM® Keil® µVision® debugger, IAR Embedded Workbench® IDE, and TI CCS IDE.

Table 1. IDE Debugging Tools Comparison

| Feature | Keil µVision | IAR Embedded Workbench | TI CCS |
|---------------------|---|--|---|
| Required Hardware | Keil ULINK2™, Keil ULINKpro™, or SEGGER J-Link | SEGGER J-Link, SEGGER J-Trace, or IAR i-Jet® | TI XDS110 (LaunchPad™) or TI XDS200 |
| SWO Trace Use Cases | <ul style="list-style-type: none"> Code Coverage Performance Analyzer Execution Profiler Logic Analyzer | <ul style="list-style-type: none"> PC sampling Interrupt logs Data log events ITM Stimulus Ports | <ul style="list-style-type: none"> Statistical Function Profiling Data Variable Tracing Interrupt Profiling Custom Core Trace |

All three IDEs offer similar tool sets. The customizability of the CCS use cases makes it unique. More information on using SWO Trace tools in Keil µVision and IAR Embedded Workbench can be found in [Reference 2](#), [Reference 3](#), and [Reference 4](#).

3 Introduction to CCS Use Cases

The way CCS exposes the ITM and DWT functionalities is through three preconfigured use cases, plus one fully customizable one. They are named Statistical Function Profiling, Data Variable Tracing, Interrupt Profiling, and Custom Core Trace. These four use cases together are present in the *Hardware Trace Analyzer* menu in CCS. This section explains how the four use cases work, and [Section 4](#) demonstrates the use cases and guides users through using the tools.

3.1 Statistical Function Profiling

Statistical Function Profiling displays how often each function is called and what percentage of total program CPU cycles each function consumed. The ITM is used to sample the program counter periodically (adjustable by the user), and the debugger checks the program counter to determine which function is being executed.

3.2 Data Variable Tracing

Data Trace tracks the value at a user-specified address. This address can be a specific memory location or a pointer to a variable. Note that if a variable local to a particular function is traced, no memory address is allocated for the variable until it has been initialized in the code, so the user must step past the initialization of the variable in order for the system to know what the address of the variable is. Then, when the program is run, ITM tracks any reads and writes to the address space. Thus, the result is a graph showing the value of the variable over time.

3.3 Interrupt Profiling

The Interrupt Analyzer shows when interrupts occurred during program runtime, and which interrupts preempted each other. Every time an interrupt is received or completed, ITM logs the number and time. The Interrupt Analyzer can then visualize the interrupt processes and calculate minimum, maximum, and average times per interrupt.

3.4 Custom Core Trace

The most basic setup of Custom Core Trace lets the user see what data has been passed to the ITM ports through software. Every time strings or binary pass through one of the ITM channels, ITM logs the time and message, which is then output through SWO. The ITM library, which is discussed in the case study in [Section 4](#), passes data to the ITM ports. The ITM library allows the user to use predefined functions to easily transmit formatted data (number, string) through one of the ITM ports back to the PC through SWO.

Custom Core Trace is essentially the base of the other three use cases; it does not have any triggers set up, so it does not look at any functions, data addresses, or interrupts. Through the CCS interface, users can fully customize Custom Core Trace to incorporate one or more triggers to analyze many things. This customization is discussed in [Section 4.8.1](#).

4 Case Study

This section explains how to use the different use cases available in the CCS SWO Trace tool, also referred to as the Hardware Trace Analyzer. The MSP432P401R LaunchPad development kit ([MSP-EXP432P401R](#)) is required for this case study. Only one file is needed for this demo: the Out of Box Experience project, available on the TI Resource Explorer in CCS. This project starts by blinking the red LED; the rate of the blinking matches the rate at which the user toggles switch one (SW1), while the color cycles through red, green, blue, and white when the user toggles switch two (SW2).

The case study begins by looking at the general steps to set up any use case of Hardware Trace Analyzer, then the specific configuration possibilities for each use case.

4.1 Import the Out of Box Experience

1. Install MSPWare in CCS version 6.1.0 or later. If you already have this installed, go on to the next step.
 - (a) Click *View* → *CCS App Center*.
 - (b) Under *Code Composer Studio Add-ons* find *MSPWare* and click the *Select* box.
 - (c) Select *Install Software* and accept the license agreement to begin installation.
 - (d) Restart CCS if prompted, to complete the installation process.
2. Open TI Resource Explorer by clicking *View* → *Resource Explorer (Examples)*.
3. Find the Out of Box Experience under the MSP-EXP432P401R Development Tools Examples, as shown in [Figure 3](#).




Figure 3. Out of Box Experience in MSPWare

4. Click *Import the example project into CCS*, listed as Step 1.

4.2 Configure the Project for SWO Trace

1. Expand the project in *Project Explorer*, and open *MSP432P401R.ccxml* in the *targetConfigs* folder (see Figure 4).




Figure 4. Target Configuration File for MSP432P401R

2. Enable SWD mode with SWO Trace enabled.
 - (a) Check to make sure the correct connection is displayed. *Texas Instruments XDS110 USB Debug Probe* should be selected, and *MSP432P401R* should be checked.
 - (b) Click the *Advanced* tab at the bottom of the Target Configuration window.
 - (c) Select *Texas Instruments XDS110 USB Debug Probe*.
 - (d) Under *Connection Properties* → *SWD Mode Settings* choose *Use SWD Mode with SWO Trace enabled*.

(e) Press the **Save** button under the column of buttons, including *Import...*, *New...*, and so on




Figure 5. Changing SWD Mode Settings

4.3 Build the Project

1. Right click the project name, and click *Build Project* in the popup menu. Alternatively, click the hammer icon. 

4.4 Enter Debug Mode

1. Enter a debug session. Right click the project name, select *Debug As* → *Code Composer Studio Debug Session*. Alternatively, click the bug icon. 
2. In debug mode, go to *Tools* → *Hardware Trace Analyzer*, and choose the use case to use. Note that only one SWO Trace use case can be open at a time.




Figure 6. Choosing a Hardware Trace Analyzer Use Case

4.5 Statistical Function Profiling

4.5.1 Setting Up Statistical Function Profiling

1. Under *Tools* → *Hardware Trace Analyzer*, click *Statistical Function Profiling*. If another use case is open, a popup prompt you to close the current use case.
2. Use the settings in the Statistical Function Profiling Configuration window to configure the use case (see [Figure 7](#)). For statistical function profiling, choose how often the ITM samples the PC. The more often the PC (Program Counter) is sampled, the more precise the list of functions. More samples also take more time. The fastest rate that the ITM can sample is one sample per 64 clock cycles, which is a hardware limitation. For the demo, leave the default setup and select *Start*.




Figure 7. Statistical Function Profiling Setup

3. A new window appears in the bottom right corner of the debug view, as shown in [Figure 8](#). The tab on the left traces the SWO trace output. The right tab displays the functions profiled. You are now ready to run the use case.





Figure 8. Statistical Function Profiling Window

4.5.2 Using Statistical Function Profiling

1. Click *Run* → *Resume* to start running the program. Alternatively, press F8.
2. Either press *Suspend* (Alt + F8) when you want to pause the program and see the results, or set a breakpoint where you want it to stop.
 - (a) To demonstrate, start the program with no breakpoints, let the red LED blink 10 times without touching any switches, and suspend the program. Compare your Statistical Function Profiling window with [Figure 9](#).



| | Function | Times Encountered | Filename | FunctionPercentage |
|---|--|-------------------|--------------|--------------------|
| 1 | _aeabi_memset() | 2 | | 9.5 |
| 2 | Interrupt_enableInterrupt(unsigned int) | 7 | C:\Users\... | 33.3 |
| 3 | Interrupt_enableMaster() | 1 | C:\Users\... | 4.8 |
| 4 | main() | 7 | C:\Users\... | 33.3 |
| 5 | SysTick_ISR() | 2 | C:\Users\... | 9.5 |
| 6 | UART_enableInterrupt(unsigned int, unsigned int) | 2 | C:\Users\... | 9.5 |

Figure 9. Statistical Function Profiling Demo

3. The options in the Statistical Function Profiling window next to the tabs give you the ability to sort, filter, and find specific functions.

4.6 Data Variable Tracing

4.6.1 Setting Up Data Variable Tracing

1. Under *Tools* → *Hardware Trace Analyzer*, click *Data Variable Tracing*. If a different use case is open, a popup prompts you to close the current use case.
2. The pop-up window lets you configure the use case. For the demo, the only thing you must do is choose a location to trace.

For the location, you can select an exact memory address in hex, or use a pointer to a variable. Use a global variable, or step past the initialization of the variable so the debugger knows the address of the variable.

For the demo, type "&taps" to point to the global variable "taps." This variable counts the number of times SW1 is toggled.




Figure 10. Data Variable Tracing Setup

3. Press *Start* to continue.
4. A new window appears in the bottom right corner of the debug view, as shown in [Figure 11](#). The tab on the left traces the SWO trace output. The tab on the right is a graph of the value of the specified variable. You are now ready to run the use case.




Figure 11. Data Variable Tracing Window

4.6.2 Using Data Variable Tracing

1. Click *Run* → *Resume* to start running the program. Alternatively, press F8.
2. Either press *Suspend* (Alt + F8) when you want to pause the program and see the results, or set a breakpoint where you want it to stop.
 - (a) To demonstrate, start the program with no breakpoints. Push the SW1 however many times you would like, keeping track of how many times you have pushed it. In Figure 12, SW1 was pushed 8 times, each time when the LED blinked, so the time between each press was approximately the same each time.

Zoom out as many times as necessary to see the full window.




Figure 12. Data Variable Tracing Demo

3. The options in the Data Trace Graph window give you the ability to focus on reads and writes to the variable, look at specific points in time, and other functions.

4.7 Interrupt Profiling

4.7.1 Setting Up Interrupt Profiling

1. Under *Tools* → *Hardware Trace Analyzer*, click *Interrupt Profiling*. If a different use case is open, a popup prompts you to close the current use case.
2. There is no configuration necessary for Interrupt Profiling for normal use and or when viewing the demo.




Figure 13. Interrupt Profiling Setup

3. Press *Start* to continue.
4. A new window appears in the bottom right corner of the debug view, as shown in [Figure 14](#). The tab on the left traces the SWO trace output. The middle tab holds an interrupt graph; the right tab contains a detailed summary about the interrupts. You are now ready to run the use case.




Figure 14. Interrupt Profiling Window

4.7.2 Using Interrupt Profiling

1. Click *Run* → *Resume* to start running the program. Alternatively, press F8.
2. Either press *Suspend* (Alt + F8) when you want to pause the program and see the results, or set a breakpoint where you want it to stop.
 - (a) To demonstrate, start the program with no breakpoints, let the red LED blink 10 times without touching any switches, and suspend the program. Compare your Interrupt Profiling graph with [Figure 15](#).

Zoom out as many times as necessary to see the full window.




Figure 15. Interrupt Profiling Demo

- (b) To see a more elaborate demonstration with interrupts preempting each other, start the program and toggle the switches quickly and randomly. This is an example of what it might look like. Zoom out as many times as necessary to see the full window.




Figure 16. Interrupt Profiling Advanced Example

3. The options in the Interrupt Profiling windows allow you to look at specific points in time, see if and when interrupts preempt each other, and look at how often specific interrupts were serviced.

4.8 Custom Core Trace

4.8.1 Setting Up Custom Core Trace

1. Custom Core Trace is unique in that ITM does not use hardware packets to trace. Rather, for the most basic version, users must send software messages to the ITM port manually.

For this use case, use the same sample project imported in [Section 4.2](#), and insert the custom ITM library and code. Before building the project and entering debug mode, open *main.c*. Insert the following lines of code at the specified locations.

Line 50:

```

46 #include "driverlib.h"
47 #include <time.h>
48 #include <stdlib.h>
49
50 #include "ITM.h"
51
52 #define MCLK_FREQUENCY 3000000
53 #define PWM_PERIOD (MCLK_FREQUENCY/5000)

```

Lines 198-207:

```

195 SysTick_enableModule();
196 SysTick_enableInterrupt();
197
198 ITM_put_string((ITM_port_t)ITM_BASE_ADDRESS, "hello world");
199 delay(100);
200 port_address = ITM_BASE_ADDRESS + (4*port_num);
201 port = (ITM_port_t)port_address;
202 ITM_put_32(port, 0x123);
203 delay(100);
204 ITM_put_16(port, 0x12);
205 delay(100);
206 ITM_put_08(port, 0x1);
207 delay(100);
208
209 /* Main while loop */
210 while(1)
211 {
212     GPIO_clearInterruptFlag(GPIO_PORT_P1, GPIO_PIN1 | GPIO_PIN4);

```

The first line includes the ITM library that includes functions to write to the ITM port, which consists of 32 available channels. The next group of lines first sends the string "hello world" to the first ITM channel, followed by the numbers 123, 12, and 1, written to the second ITM channel, with a delay between each.

2. Now, build the project and enter debug mode.
3. Under *Tools* → *Hardware Trace Analyzer*, click *Custom Core Trace*. If a different use case is open, a popup prompts you to close the current use case.
4. There is no configuration necessary for Custom Core Trace when using the basic features shown in this example.




Figure 17. Custom Core Trace Setup

5. Press *Start* to continue.
6. A new window appears in the bottom right corner of the debug view, as shown in [Figure 18](#). You are now ready to run the use case.




Figure 18. Custom Core Trace Window

4.8.2 Using Custom Core Trace

1. Click *Run* → *Resume* to start running the program. Alternatively, press F8.
2. Either press *Suspend* (Alt + F8) when you want to pause the program and see the results, or set a breakpoint where you want it to stop.
 - (a) To demonstrate, start the program with no breakpoints. Wait a few seconds, suspend the program, and compare your Trace Viewer window with [Figure 19](#).

| | Time (ticks) | Class | Data Message | Data | Filename | Function | Trace Status | Receiver Status | Program Address |
|---|--------------|-----------|--------------|-------|----------|----------|---------------------|-----------------|-----------------|
| 1 | 0 | | | | | | Start_of_trace_data | | |
| 2 | 1088 | Character | hello world | | | | | | |
| 3 | 4608 | Binary | | 0x123 | | | | | |
| 4 | 6976 | Binary | | 0x12 | | | | | |
| 5 | 9344 | Binary | | 0x1 | | | | | |
| 6 | 9344 | | | | | | End_of_trace_data | | |
| 7 | | | | | | | | | |

Figure 19. Custom Core Trace Demo

3. The options in the Trace Viewer display various details about the SWO Trace output.

4.8.3 Configuring Trace

The configuration of Custom Core Trace allow the user to fully maximize the functions of the SWO Trace hardware capabilities. To access the customization screen, choose *Custom Core Trace*, click *Advanced Settings*, and a popup like the one in [Figure 20](#) opens.

On this screen, click this button  to add triggers, which tell CCS what it should be trying to trace. The triggers use the hardware counters—clock cycle, sleep cycles, and so on—to determine when to react. The next few sections discuss some useful capabilities of triggers.

The UART encoding type listed in this dialog box specifies the encoding type for the serial data transmitted through the SWO, not from the MSP432 device's UART peripheral.




Figure 20. Custom Core Trace Default Advanced Settings

4.8.4 Receiver Settings

The configurable settings in [Figure 20](#) are Prescalar, Clock frequency, and Timestamping Resolution. These configure the clock necessary for successful SWO data transfer.

Prescalar – this is the value that the trace clock frequency is divided by, since the trace receiver (debugging probe) cannot process data as fast as the original trace clock frequency.

Clock frequency – this is the system clock frequency, which the trace receiver uses to determine the trace clock frequency.

Timestamping Resolution – the rate at which timestamps should be created.

For MSP432, it is highly recommended to leave them with their default values (auto). If the user decides to input custom values, then either keep the Prescalar at auto or set it to a value such that (system clock / (prescalar + 1)) is a standard baud rate value.

Also, the user should not start any trace use cases until after all system clock configurations. If the code changes the system clock after the code reaches the main function, then step past the clock changes before beginning SWO Trace, or else there will be corrupted data in the trace.

The only time Timestamp Resolution should be altered is if there are many timestamp overflows in the trace data. The messages can be reduced by increasing the Timestamp Resolution.

4.8.5 Use Case Triggers

One of the most useful capabilities of the *Advanced Settings* is the ability to run more than one of the aforementioned use cases at once, or use the Data Variable Tracing use case on more than one variable at a time.

To create a trigger for each of the use cases, reference and replicate the setting shown in [Figure 21](#) through [Figure 23](#).




Figure 21. Custom Core Trace PC Trace Trigger

Adjust the *Clock Interval* setting to determine how often the system should sample the PC, similar to the Statistical Function Profiling use case (see [Section 4.5](#)).




Figure 22. Custom Core Trace Data Variable Tracing Trigger

Decide the *Location* the DWT should watch. To trace more than one variable, create multiple triggers with the pictured configuration. The only difference between them should be the location that the DWT watches.




Figure 23. Custom Core Trace Interrupt Trace Trigger

There are no configuration options for the Interrupt Trace trigger.

After setting the triggers to use, run the program and then pause it. Only the Trace Viewer is visible initially. To view the other windows, such as the variable value graph and interrupt graph, click this button



. The other windows display information only if the corresponding use case has a trigger set (for example, if no Interrupt Trace trigger is set, the interrupt graph is empty).

4.8.5.1 Trace DWT Event Type Configuration

When creating a new Trace trigger (under *Type*), there are two options for *Triggers*. The first option is Trace DWT Event (the other option is described in [Section 4.8.5.2](#)). Under this option, there are many customizable features:

Clock or PC Sample – Depending on the selected option, the ITM samples either the clock or the PC for events. You can input how often the ITM should sample, limited by hardware to a minimum of 64 cycles. The Statistical Function Profiling use case uses this to sample the PC.

Folded Instruction Count Events – Every 256 times a folded instruction occurs, this counter sends an event packet to the ITM. The Out of Box does not have any folded instructions.

LSU Count Event – Every 256 times the load-store unit is operated, this counter sends an event packet to the ITM. The Out of Box does use the LSU, so this event occurs multiple times if the program runs for a few seconds.

Sleep Count Event – Every 256 times the processor is sleeping, this counter sends an event packet to the ITM. The Out of Box does have the processor sleeping at points in time, so this event occurs if the program runs for a few seconds.

Interrupt Overhead Count Event – Every 256 cycles of interrupt overhead. When this is coupled with the Interrupt Event trigger, it is equivalent to the Interrupt Trace trigger (for the Interrupt Profiling use case).

CPI Count Event – Every 256 cycles of multi-cycle instructions, this counter sends an event packet to the ITM. The Out of Box has a lot of multi-cycle instructions, so this counter tends to always overflow.

Interrupt Event – Every entrance into and exit out of an interrupt, this trigger sends an event packet notifying the ITM. This is essential for the Interrupt Trace trigger (for the Interrupt Profiling use case).

4.8.5.2 DWT Data Variable Trace Type Configuration

The other trigger option is the DWT Data Variable Trace option. This is the trigger specifically for tracing the data of a variable location in memory. The only customization is the location or a pointer.

4.8.5.3 Other Types Configuration

Custom Core Trace shares a configuration window with other debugging capabilities, such as breakpoints, watchpoints, and other things. Configuring these capabilities is not discussed in this application note, as they do not pertain to SWO Trace.

4.9 Known Issues

In CCS releases up to CCS v6.1.0, starting any one of the use cases may trigger the error shown in [Figure 24](#).




Figure 24. Failed to Open COM Port

The reason for this bug is related to a specific open source library used by CCS, and a fix is planned for CCS v6.1.1.

5 Summary

In summary, the MSP432 ARM Cortex-M4F processor offers advanced hardware debugging functionality. Paired with the implementation of these resources in the TI Code Composer Studio IDE, users can analyze programs at high and low levels. The predefined use cases make implementation of these tools quick and direct, while customizable options cater to more specific needs.

6 References

1. ARM CoreSight Components Technical Reference Manual
<http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0314h/index.html>
2. ARM Advanced Analysis Tools
http://www.keil.com/uvision/db_anl.asp
3. Using the MSP432 LaunchPad: ARM Keil MDK 5 Toolkit
http://www.keil.com/appnotes/files/apnt_276.pdf
4. IAR Embedded Workbench IDE User Guide for ARM: Using trace
http://supp.iar.com/FilesPublic/UPDINFO/005405/arm/doc/EWARM_UserGuide_AddOn1.ENU.pdf
5. MSP432P4xx Family Technical Reference Manual ([SLAU356](#))
6. Code Composer Studio 6.1 for MSP432 User's Guide ([SLAU575](#))

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from August 15, 2015 to February 23, 2016 | Page |
|--|-------------|
| • Updated Figure 2 , <i>MSP432 Block Diagram</i> | 4 |
| • Updated description in Section 3.4 , <i>Custom Core Trace</i> | 6 |
| • Updated description in Section 4.8.1 , <i>Setting Up Custom Core Trace</i> | 17 |
| • Added the sentence that starts "The UART encoding type..." in Section 4.8.3 , <i>Configuring Trace</i> | 19 |
| • Updated Figure 20 , <i>Custom Core Trace Default Advanced Settings</i> | 19 |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com