



Emrys Maier

## ABSTRACT

Logic and translation devices can be found in the majority of electronic systems. IP Cameras integrate numerous subsystems together that often require additional signal interfacing, such as when the image capture sensor needs to operate at a different voltage than the system controller and translation must be used for the serialized image data, or when a button requires a hardware debounce circuit. All of the use cases shown in the [Block Diagram](#) and [Logic and Translation Use Cases](#) sections of this document are commonly seen in IP Camera designs.

Logic gates, voltage translators, and other logic devices are utilized for many purposes throughout modern electronic systems. This document provides example solutions for common design challenges that can be solved using logic and translation. Not all of the solutions here appear in every system, however all solutions shown are commonly used and effective.

There are dozens of logic families available from Texas Instruments, and it can be difficult to select the right one for the application. IP Cameras are generally very small, and prefer low power solutions, which makes it easier to identify an appropriate family for this application. Refer to [Recommended Logic and Translation Families for IP Cameras](#) in this document for help finding the right logic family for your use case.

---

## Table of Contents

<b>1 Block Diagram</b> .....	2
<b>2 Logic and Translation Use Cases</b> .....	3
2.1 Logic Use Cases.....	3
2.2 Voltage Translation Use Cases.....	5
<b>3 Recommended Logic and Translation Families for IP Cameras</b> .....	7
3.1 AUP: Advanced Ultra-Low-Power CMOS Logic and Translation.....	7
3.2 AXC: Advanced eXtremely Low-Voltage CMOS Translation.....	7
3.3 LVC: Low-Voltage CMOS Logic and Translation.....	8
<b>4 Related Documentation</b> .....	8
<b>5 Revision History</b> .....	8

## Trademarks

All trademarks are the property of their respective owners.

# 1 Block Diagram





Figure 1-1. Simplified Block Diagram for IP Cameras

See the interactive online [End Equipment Reference Diagram](#) for a more complete view.

## 2 Logic and Translation Use Cases

### 2.1 Logic Use Cases


#### 2.1.1 Combine Power Good Signals



**Figure 2-1. Using Logic to Combine Multiple Power-Good Signals**

- Add system indicators without software or system controller interaction
- Most logic gates can drive low current indicator LEDs (1 mA to 25 mA)
- Logic functions add configurability
- See more about this use case in the Logic Minute video [Combining Power Good Signals](#)
- Find the right AND gate through the [online parametric search tool](#)


#### 2.1.2 Debounce Switches and Buttons



**Figure 2-2. Using Logic to Prevent Multiple Triggers of a CMOS Input Due to Switch Bounce**

- Prevents multiple triggers of CMOS inputs due to switch bounce
- Works when the system controller is asleep
- Works without a system controller
- Reduces controller code complexity, no software debounce required
- See more about this use case in the Logic Minute video [Debounce a Switch](#)
- Find the right Schmitt-trigger buffer through the [online parametric search tool](#)

#### 2.1.3 Fanout Signals to Multiple Receivers



**Figure 2-3. Using Logic to Redrive a Signal Into Multiple Receiving Devices.**

- Most logic gates can drive 8+ CMOS inputs
- Reduce loading on key components
- Ensure clean clock signals reach all system components
- Find the right buffer/driver through the [online parametric search tool](#)

### 2.1.4 Latching Alarm Circuit with Reset




Figure 2-4. Using Logic to Monitor a Normally Closed (NC) Tamper Switch




Figure 2-5. Using Logic to Monitor a Normally Open (NO) Tamper Switch

- Flags any tampering
- Extremely low power
- Works while the controller sleeps
- Can be used without a controller
- See more about this use case in the Logic Minute video [Using an S-R Latch in Alarm Circuitry](#)
- Find the right NOR or NAND gate through the [online parametric search tool](#)

### 2.1.5 Generate a Clock Signal from a Crystal Oscillator




Figure 2-6. Using an Unbuffered Inverter and Schmitt-trigger Inverter to Generate a Clock Signal From a Crystal Oscillator

- Drive crystal oscillators directly
- Can be disabled with added logic
- Allows for selectable system clocks with multiple crystals
- Outputs a clean and reliable square wave
- See more about this use case in the application report [Use of the CMOS Unbuffered Inverter in Oscillator Circuits](#)
- Find the right inverter through the [online parametric search tool](#)

### 2.1.6 Condition Digital Signals




Figure 2-7. Using Schmitt-Trigger Drivers to Remove Noise or Slow Edges from Digital Signals

- Removes moderate noise from digital signals
- Prevents multiple switching events for CMOS inputs
- Speeds up slow input edges to meet input transition rate requirements
- See more about this use case in the Logic Minute video [Eliminate Slow or Noisy Input Signals](#)
- Find the right Schmitt-trigger buffer or inverter through the [online parametric search tool](#)

## 2.2 Voltage Translation Use Cases

### 2.2.1 SPI Communication




Figure 2-8. Using Voltage Translation with a SPI-communication Bus

- Enable communication when devices have mismatched logic voltage levels
- Prevent damage to devices that cannot support higher voltage inputs
- Improve data rates over discrete translation solutions
- Provides protection from disconnected peripherals
- Find the right voltage level translator through the [online parametric search tool](#)

### 2.2.2 GPIO Communication





Figure 2-9. Using Voltage Translation with GPIO Communications

- Enable communication when devices have mismatched logic voltage levels
- Prevent damage to devices that cannot support higher voltage inputs
- Improve data rates over discrete translation solutions
- Provides protection from disconnected peripherals
- Find the right voltage level translator through the [online parametric search tool](#)


### 2.2.3 I<sup>2</sup>C Communication



**Figure 2-10. Using Voltage Translation with an I<sup>2</sup>C Communication Bus**

- Enable communication when devices have mismatched logic voltage levels
- Prevent damage to devices that cannot support higher voltage inputs
- Improve data rates over discrete translation solutions
- Find the right voltage level translator through the [online parametric search tool](#)


### 2.2.4 SD Card Communication



**Figure 2-11. Using Voltage Translation with an SD Card Communication Bus**

- Enable communication when devices have mismatched logic voltage levels
- Prevent damage to devices that cannot support higher voltage inputs
- Improve data rates over discrete translation solutions
- Protect controller while SD Card is not connected
- Find the right voltage level translator through the [online parametric search tool](#)

## 2.2.5 I2S Communication



**Figure 2-12. Using Voltage Translation with an I2S Communication Bus**

- Enable communication when devices have mismatched logic voltage levels
- Prevent damage to devices that cannot support higher voltage inputs
- Improve data rates over discrete translation solutions
- Protect controller while peripheral is not connected
- Find the right voltage level translator through the [online parametric search tool](#)

## 3 Recommended Logic and Translation Families for IP Cameras

### 3.1 AUP: Advanced Ultra-Low-Power CMOS Logic and Translation

Key Features: SN74AUPxGxxxx

- Low static-/dynamic-power consumption
- Wide  $V_{CC}$  operating range: 0.8 V to 3.6 V
- Input hysteresis allows for slow input transition rate
- Best in class for speed-power optimization
- $I_{off}$  specification for partial power down support
- Packaging Options: DSBGA, SC70, SM8, SON, SOT-23, SOT, UQFN, US8, and X2SON

Key Features: SN74AUPxTxxxx

- Low static-/dynamic-power consumption
- 1.65-V to 3.6-V translation range
- Best in class for speed-power optimization
- $I_{off}$  specification for partial power down support

Find the right AUP family logic and voltage level translation devices through the [online parametric search tool](#)

### 3.2 AXC: Advanced eXtremely Low-Voltage CMOS Translation

Key Features

- Up and Down Translation Across 0.65 V to 3.6 V
- Designed with glitch suppression circuitry to improve power sequencing performance
- Maximum Quiescent Current ( $I_{CCA} + I_{CCB}$ ) of 6  $\mu$ A (85°C Maximum) and 14  $\mu$ A (125°C Maximum)
- Up to 500-Mbps support when translating from 1.8 to 3.3V
- $V_{CC}$  Isolation Feature – If either  $V_{CC}$  input is Below 100 mV, all I/Os outputs are disabled and become high impedance
- $I_{off}$  supports partial-power-down mode operation
- Operating Temperature:  $-40^{\circ}$ C to  $+125^{\circ}$ C
- Packaging Options: DSBGA, SC70, SM8, SON, SOT-23, SOT, UQFN, US8, and X2SON

Find the right AXC family voltage level translation devices through the [online parametric search tool](#)

### 3.3 LVC: Low-Voltage CMOS Logic and Translation

Key Features: SN74LVCxxxx

- Huge portfolio of logic functions
- LVC: 4+ channels per package
- Over-voltage tolerant inputs allow unidirectional down-translation with any function
- High-drive outputs (up to 32 mA)
- Up to 250 Mbps operation
- $I_{off}$  supports partial-power-down mode operation
- Packaging Options: SOIC, TSSOP, VQFN, SOP, and SSOP

Key Features: SN74LVCxGxxxx

- Put 1, 2, or 3 channels of any logic function right where you need them
- Configurable gates available ('57, '58, '97, '98, and '99 functions)
- Over-voltage tolerant inputs allow unidirectional down-translation with any gate or buffer
- High-drive outputs (up to 32 mA)
- Up to 250 Mbps operation
- $I_{off}$  supports partial-power-down mode operation
- Packaging Options: SOT-23, SC70, X2SON, SOT-5X3, SON, and DSBGA

Key Features: SN74LVCxTxxxx

- LVCxT: Up and Down Translation Across 1.65 V to 5.5 V
- 1, 2, 8, or 16 channels per device
- High-drive outputs (up to 32 mA)
- Up to 250 Mbps operation
- $I_{off}$  supports partial-power-down mode operation

Find the right LVC family logic and voltage level translation devices through the [online parametric search tool](#)

### 4 Related Documentation

- Texas Instruments, [Use of the CMOS Unbuffered Inverter in Oscillator Circuits](#) application report

### 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (January 2019) to Revision A (March 2021)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	2
• Updated SPI terminology for the <i>Using Voltage Translation with a SPI-communication Bus</i> figure.....	5



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated