

SN65DSI8x Video Configuration Guide and Configuration Tool Software Users Manual

Computer and Consumer Interface

ABSTRACT

This document contains information for configuring the SN65DSI83, SN65DSI84, and SN65DSI85 devices correctly for video system implementation. The document provides an overview of the SN65DSI8x video operation and information on the DSI Tuner video configuration tool used to obtain the requirements for video timing and the device configuration register values.

This document is not intended as a replacement for the datasheet.

Contents

1	Ove	rview	2
		Video Operation Overview	
	1.2	How the Video Config Tool (DSI Tuner) Helps	4
2		eo Configuration Tool Users Guide	
	2.1	Device Selection	5
	2.2	Panel Inputs	5
		2.2.1 Panel Info	6
		2.2.2 Pixels and Lines	7
		2.2.3 Additional Panel Info	7
	2.3	DSI Inputs	8
		2.3.1 DSI Info	
		2.3.2 Pixels	
		2.3.3 Lines	
		2.3.4 Additional Channel Info	
		2.3.5 CLK	
	2.4	Outputs	
		2.4.1 Line Time (SYNC to SYNC) Requirement (us)	
		2.4.2 MIN DSI Ch* CLK REQUIREMENT (MHz)	
		2.4.3 Data Burst Time	
		Control and Status Registers (CSR)	
	2.6	Main Menu Options	
		2.6.1 File Option .	16
		2.6.2 Control and Status Register Option	17
		2.6.3 Device Selection Option	
	2.7	Example 1: 1024x600 Configuration	19
		2.7.2 Panel Inputs	19



	2.7.3 DSI_Inputs	
	2.7.4 Output	
3	SN65DSI8x Video Operation General Rules	
4		
5	SN65DSI8x FAQ and Trouble Shooting Guide	

Figures

Figure 1.	Device Selection Window	5
Figure 2.	Device Selection Window with Drop-Down Box	5
Figure 3.	Panel Inputs Window	6
Figure 4.	DSI Inputs Window	8
Figure 5.	Output Window	
Figure 6.	Control and Status Registers Window	13
Figure 7.	File Options	
Figure 8.	Control and Status Register Option	
Figure 9.	CSR Debug Mode and Generate CSR List Options	
Figure 10.	Device Selection Option	17
Figure 11.	Reset Option	
Figure 12.	Panel Inputs for 1024x600 Resolution	
Figure 13.	DSI Inputs for 1024x600 Resolution	
Figure 14.	Outputs for 1024x600 Resolution	21

Tables

Table 1.	SN65DSI83, SN65DSI84, and SN65DSI85 Features Summary	2
	SN65DSI83, SN65DSI84 and SN65DSI85 Video Configuration Comparison	
Table 3.	VESA Display Monitor Timing Standard	23

1 Overview

SN65DSI83, SN65DSI84 and SN65DSI85; hereafter in this document referred to as SN65DSI8x, are MIPI DSI-to-LVDS bridge devices that support video modes in forward direction. These devices are primarily targeted for portable applications such as tablets and smart phones that utilize the MIPI DSI video format. The SN65DSI8x can be used between a GPU with DSI output and a video panel with LVDS inputs.

Table 1 contains a summary of the feature sets on these devices.

Table 1.	SN65DSI83, SN65DSI84,	and SN65DSI85	Features Summary
			r catures ourmany

Part Name	Description	Max Resolution
SN65DSI83 Single-Channel DSI to Single-Link LVDS		Suitable 1366 × 768 60 fps at 24 bpp/18 bpp,
		Max resolution up to 1920 × 1200 60 fps at 24 bpp with reduced blanking
SN65DSI84	Single-Channel DSI to two Single-Link LVDS	1920 × 1200 60 fps at 24 bpp/18 bpp
SN65DSI85	Dual-Channel DSI to two Single-Link LVDS	2560 × 1600 60 fps, 1920 × 1080p 120 fps at 24 bpp /18 bpp

1.1 Video Operation Overview

There are six major video mode configurations supported by the SN65DSI8x device family. The mode of operation is determined by the number of DSI and LVDS Channels in use and the DSI data input options configured in the CSR registers and the version of the device in use. Table 2 depicts the video modes supported by the SN65DSI83, SN65DSI84, and SN65DSI85. An 'X' indicates the supported mode for the device.

Video Configurations	DSI Input Option – Left/Right(LR), Odd/Even(OE)	Number of DSI Input Channels	Number of DSI Output Channels	SN65DSI83	SN65DSI84	SN65DSI85
1 Ch DSI to 1 Ch LVDS	N/A	1	1	x	Х	х
1 Ch DSI to 2 Ch LVDS	N/A	1	2	N/A	Х	х
2 Ch LR DSI to 1 Ch LVDS	LR	2	1	N/A	N/A	х
2 Ch OE DSI to 1 Ch LVDS	OE	2	1	N/A	N/A	х
2 Ch LR DSI to 2 Ch LVDS	LR	2	2	N/A	N/A	х
2 Ch OE DSI to 2 Ch LVDS	OE	2	2	N/A	N/A	х

Table 2.	SN65DSI83,	SN65DSI84 and	SN65DSI85 Video	o Configuration Compariso	n
----------	------------	---------------	-----------------	---------------------------	---

Each DSI Channel consists of 4 differential pairs of DSI data lanes and 1 differential pair of DSI CLK lanes. Each LVDS Channel consists of 4 LVDS data lanes and 1 LVDS CLK lane. When 2 DSI Channels are selected for use, the maximum number of data lanes is eight; the maximum number of clock lanes is two, yielding up to 8 Gbps of data throughput. The max resolution in Table 1 is calculated based on the maximum throughput supported by the corresponding device.

The video transfer is done on a line-by-line basis in the SN65DSI8x device. The rule of thumb for the DSI data transfer using the SN65DSI8x devices is to match the line time (Sync-to-Sync time) between the input and the output. It is also important to maintain the data rate so as not to underflow or overflow the internal buffer. The SN65DSI85 supports a programmable delay value to help maintain the data rate and the availability of data in internal buffers. The delay value, also referred as "sync delay", is used to delay the outgoing data, up to 0xFF number of pixels, by programming the corresponding register field. The sync delay value can be calculated based on the DSI input parameters and the LVDS output requirements. It is important to program the sync delay value to a properly calculated value for correct operation of the device.

The LVDS output timing is generated based on the CSR values programmed in the corresponding video parameter fields. The following values need to be programmed to create the timing for the LVDS panel; HSync pulse width, HSync Back Porch duration, and VSync pulse width.

SLLA332B



The Left/Right (LR) or Odd/Even (OE) configuration is valid only in the dual-mode configuration where the device is configured to use 2 DSI Channels. The LR and OE configurations apply only to the DSI Input ports. When the LR mode is selected, the left portion of the frame should be presented on DSI Channel A, the right port on DSI Channel B. The number of pixels presented on each side is configurable in the corresponding CSR.

When the OE mode is selected, the odd number pixels should be presented on DSI Channel A, the even number pixels on DSI Channel B. The number of pixels presented on each side is configurable but should be half the total number of pixels per line.

1.2 How the Video Config Tool (DSI Tuner) Helps

The DSI Tuner video configuration tool generates the video timing and the configuration register values required to transfer the DSI data to the LVDS panel using the SN65DSI8x DSI-to-LVDS bridge device. The timing and the register values are calculated based on inputs entered in the input fields provided in the tool.

Note that the tool does not set the values that need to be set or cleared in a recommended sequence. For example, the PLL_EN bit (CSR 0x0D.0) and SOFT_RESET bit (CSR 0x09.0) are not set in the CSR tool as these bits need to be set in the recommended sequence.

The values generated can be programmed in the corresponding initialization sequence step where the CSR registers are set. – Init seq4 "Initialize all CSR registers to their appropriate values…"

2 Video Configuration Tool Users Guide

The Video configuration tool generates the video timing requirement and CSR values based upon the inputs entered for the panel and the DSI inputs

2.1 Device Selection

When the software is invoked, the Device Selection pop-up window appears. Select the device to be configured using the drop-down box as shown below.

Device	×
Please select a target de	vice:
SN65DS183	
ОК	Cancel

Figure 1. Device Selection Window

Device	×
Please select a target device:	
SN65DSI83	•
SN65DSI83	
SN65DSI84	
SN65DSI85	

Figure 2. Device Selection Window with Drop-Down Box

2.2 Panel Inputs

The Panel Inputs window prompts to enter the LVDS panel parameters. All the required fields in the Panel Inputs window must be entered first.

Refer to the LVDS panel specification for the parameters. The parameters not applicable to the chosen mode of operation are automatically grayed out. Enter the values only into the white blank fields.





nel Inputs DSI	Inputs Outpu	ITS			le	
Panel Vendor Panel Model Resolution	Channel A Texas Cowboy Par			-	TEXAS I	NSTRUMENTS
LVDS Mode Test Pattern	800 pixels	x 1280 lines				
Pixels			Lines			
	LVDS Channel	A LVDS Channel B		LVDS Channel A		
LVDS_HPW	16		LVDS_VPW	1		
LVDS_HBP	32		LVDS_VBP	2		
LVDS_HFP	16		LVDS_VFP	5		
_ LVDS_HActive	800		_ LVDS_VActive	1280		
_	864	0	Vtotal	1288	0	
Additional Pan FORMAT Data Enable Po Horizontal Sync Vertical Sync Po	Cha For larity Pos Polarity Ne plarity Ne	annel A rmat 2 • sitive • gative •				
Bits Per Pixel	18	bpp 🔻				

Figure 3. Panel Inputs Window

2.2.1 Panel Info

- 1. Enter Panel Vendor and the Panel Model number.
- 2. Enter Resolution field: Number of horizontal pixels × Number of vertical lines. When the resolution is entered, the LVDS_HActive and LVDS_VActive fields are updated automatically.
- Select LVDS Mode: Single or Dual. For SN65DSI83 only, the "Single" LVDS Mode is valid.
- 4. The Test Pattern only needs to be checked to enable the Test Pattern Generation feature for debugging purposes. Leave the check box blank for normal operation mode.



2.2.2 Pixels and Lines

Enter all LVDS parameters for the chosen panel. The information for the number of pixels or lines should be available in the panel specification.

LVDS_HPW: LVDS Horizontal Pulse Width

LVDS_HBP: LVDS Back Porch

LVDS_HFP: LVDS Front Porch

LVDS_HActive: LVDS Horizontal Active pixels. This field should have already filled in, based on the Resolution field entry.

HTotal: Total Number of Horizontal pixels per line based upon parameters entered above.

LVDS_VPW: LVDS Vertical Pulse Width

LVDS_VBP: LVDS Vertical Back Porch

LVDS_VFP: LVDS Vertical Front Porch

LVDS_VActive: LVDS Vertical Active lines. This field should have already filled in, based on the Resolution field entry.

VTotal: Total Number of Vertical lines per frame, based upon parameters entered above.

2.2.3 Additional Panel Info

In this section of the Panel Inputs, information for the LVDS panel output such as the format, polarities and bpp is entered.

FORMAT: Select between Format 1 and Format 2. Refer to the individual SN65DSI8x datasheets (<u>SN65DSI83</u>, <u>SN65DSI84</u>, <u>SN65DSI85</u>) for Format 1 or Format 2 definition.

Format 2 must be selected, if RGB666 data is selected for DSI Video Mode.

Format 1 must be selected, if RGB888 24 bpp data is received from DSI while 18 bpp panel is selected and CH*_24BPP_MODE is 0 (default value).

Data Enable Polarity, Horizontal Sync Polarity, Vertical Sync Polarity: Select between Positive and Negative, based on panel requirements

Bits per Pixel: Select between 18 bpp and 24 bpp

Once all information has been filled in the Panel Inputs window, click

2.3 DSI Inputs

Once all information has been entered under Panel Inputs, the software prompts for the DSI inputs. All DSI-related input information is entered in this window. The parameters entered must match the actual DSI parameters transmitted by the DSI source to the SN65DSI85 DSI receiver.

anel Inputs DSI_Inputs Outputs		
DSI Info DSI Channel A Panel Resolution 800x1280 DSI Ch Mode Single Left right or even odd OE LR CROP Enable No	Informational DSI Channel A LP All • Burst Mode Non Burst • Sync Mode Event •	DSI Channel B
Pixels DSI Channel A Inputs DSI _ DSI _HPW DSI _HBP DSI _HBP DSI _HFP DSI _HActive B00 DSI _Htotal B64	Channel B Inputs DSI_V DSI_V DSI_V DSI_V DSI_V DSI_V DSI_V DSI_V DSI_V	VBP 2 VFP 5 VActive 1280
Additional Channel info DSI Channel A input DSI DDR CLK rate(MHz) DSI # of lanes 4 DSI Video Mode RGB888 LEFT_CROP RIGHT_CROP	DSI Channel B Input	CLK LVDS CLK(MHz) - nominal 66.4 LVDS CLK source DSI CLK Ref CLK(MHz) Multiplier(1-4) 1 Suggested DSI CLK 199.2000 DSI Ch A CLK 199.2 Divisor(1-25) 3 LVDS CLK rate(MHz) 66.4 (1)

Figure 4. DSI Inputs Window



2.3.1 DSI Info

- 1. The Panel resolution appears based upon the LVDS panel resolution entered in the Panel Inputs window.
- Select DSI Ch Mode: Single, Dual or Two Single. If Dual, go to step 3. If Single or Two Single, go to 2.3.2 Pixels. For SN65DSI83 and SN65DSI84, only Single mode is valid.

Steps 3 and 4 below are not applicable, if SN65DSI83 or SN65DSI84 are selected.

- 3. Select Left right(LR) or even odd(OE): Note this field is grayed out if DSI Ch Mode is not Dual. If LR, go to step 4, otherwise go to step 2.3.2 Pixels.
- 4. Select LR CROP Enable: Yes or No. For typical applications, LR CROP needs to be disabled (select No).

2.3.2 Pixels

Enter all horizontal pixels DSI input parameters into the white blank boxes.

DSI_HPW: DSI Horizontal Pulse Width

DSI_HBP: DSI Horizontal Back Porch

DSI_HFP: DSI Horizontal Front Porch

DSI_HActive: DSI Horizontal Active.

The DSI_HActive field defaults to the value updated, based upon the panel parameters entered in the Panel Inputs.

2.3.3 Lines

Enter all vertical line DSI input parameters into white blank boxes.

DSI_VPW: DSI Vertical Pulse Width

DSI_VBP: DSI Vertical Back Porch

DSI_VFP: DSI Vertical Front Porch

DSI_VActive: DSI Vertical Active.

The DSI_VActive field defaults to the value updated based upon the panel parameters entered in the Panel Inputs.



2.3.4 Additional Channel Info

- The DSI DDR CLK rate (MHz) field for DSI Channel A Input defaults to the DSI Ch A CLK value entered in the CLK section of the Panel Inputs window. There is no need to enter DSI Channel B DDR CLK rate, unless the DSI Ch Mode = Two Single or Dual.
- 2. Select the number of lanes used for DSI TX for each channel: 1 to 4.
- 3. Select DSI Video Mode: RGB666 packed, RGB666 loosely packed or RGB888.
- 4. Enter LEFT_CROP and RIGHT_CROP value only if LR_CROP Enable = Yes in the DSI Info section.

2.3.5 CLK

In this section of the DSI Inputs Window, the CLK configuration is entered. The tool calculates the LVDS CLK rate (MHz) and suggested minimum DSI CLK rate, if non-burst mode is selected. The SN65DSI8x can be configured to use external reference CLK or DSI Channel A CLK as LVDS CLK source.

1. Enter the nominal LVDS CLK frequency of the panel in the LVDS CLK (MHz)nominal field.

The LVDS CLK rate (MHz) typically matches the nominal Pixel CLK (MHz) frequency in single LVDS channel configuration. The LVDS CLK is typically half the actual pixel CLK rate in dual LVDS Channel configuration. The LVDS CLK rate calculated should be close to the nominal LVDS CLK value of the panel. The nominal LVDS CLK(MHz) value is used to calculate the suggested DSI CLK rate if non-burst mode is selected. The actual DSI CLK rate required for the non-burst mode of operation varies depending on the actual LVDS CLK rate calculated, based upon the DSI Ch A CLK/Ref CLK(MHz) and Divisor/Multiplier inputs. The actual DSI CLK rate for the non-burst mode of operation is calculated in the Outputs window as MIN DSI CLK REQUIREMENT(MHz). The DSI CLK rate for the non-burst operation should be equal to the minimum DSI CLK frequency for the given data throughput and the line time.

- 2. Select the LVDS CLK source: DSI CLK or Ref CLK.
- 3. If Ref CLK is selected, enter the reference CLK frequency in the Ref CLK(MHz) field, then select the multiplier value(1-4) that satisfies the equation below:

Ref CLK (MHz) x Multiplier value = LVDS CLK rate (pixel CLK for the LVDS panel). If DSI CLK is selected, enter the DSI channel A CLK frequency in the DSI Ch a CLK field then select the Divisor value (1-25). The value entered in the DSI Ch A CLK field is automatically reflected in the DSI DDR CLK rate (MHz) field of the DSI Inputs window.

Once all information has been entered, CLICK the **see** icon.



2.4 Outputs

The Output window tab gets activated once all input parameters have been filled in both

DSI and Panel Inputs window and the calculator icon **s** is clicked. It outputs the following calculated values: Line Time (SYNC to SYNC) Requirement (us), MIN DSI Ch* CLK REQUIREMENT (MHz), Data Burst Time based on actual DSI Ch* CLK and data throughput in us.



Figure 5. Output Window

2.4.1 Line Time (SYNC to SYNC) Requirement (us)

The line time (SYNC TO SYNC) requirement output value represents the HSYNC (or Vsync) to the next HSYNC line time requirement for both the panel and the DSI input side. This output value is calculated based upon the panel inputs. As mentioned in other sections of this document, it is critical to match the line time of the DSI input to the panel line time. The DSI source must ensure the line time meets the line time requirement calculated in this window.

2.4.2 MIN DSI Ch* CLK REQUIREMENT (MHz)

The MIN DSI Ch*CLK REQUIREMENT is the minimum calculated DSI CLK frequency required to sample in DSI data within a given line time (calculated above). This value is based upon the DSI throughput and the line time, calculated using the DSI input and panel input parameters. This value is equivalent to the DSI CLK rate that should be used in non-burst operation.

2.4.3 Data Burst Time

The Data burst rate is calculated based on the actual DSI DDR CLK rate and the DSI data throughput. If the burst time is smaller than the LINE TIME, the rest of the line time period must be filled in with blanking packets or by driving LP11 low power state. If the burst time is greater than the LINE TIME, the DSI DDR CLK rate needs to be increased to meet the line time. The data burst time is typically equal to the line time in non-burst mode of operation. It is less than the line time in burst mode operation.

Click the **E** icon for CSR generation.

2.5 Control and Status Registers (CSR)

Once the **up** icon is clicked, move the cursor to the main menu on the upper-left corner.

Click the icon and then select **Generate CSR List** from the drop-down menu, Click **OK** when the pop-up message appears. The following CSR output window should now open.

ontrol and Sta	tus Regis	sters		-	-	-	
ontrol and	l Statu	s Registers				14. 2	
ID Registers							
ADDRESS	BIT(S)	CSR Names	Access	Bit Field Value	CSR ADDR VALUE		
0x00	7:0	Reserved	RO	00110101	0x33		
0x01	7:0	Reserved	RO	00111000	0x38		
0x02	7:0	Reserved	RO	01001001	0x49		
0x03	7:0	Reserved	RO	01010011	0x53		
0x04	7:0	Reserved	RO	01000100	0x44		
0x05	7:0	Reserved	RO	00000010	0x20		
0x06	7:0	Reserved	RO	00000010	0x20		
0x07	7:0	Reserved	RO	00000010	0x20		
0x08	7:0	Reserved	RO	0000001	0x01		
	BIT(S)	CSR Names			CSR ADDR VALUE		
0x09	0	*SOFT_RESET	WO	0	0x00		
	7	PLL_LOCK	RO	0			
0x0A	3:1	LVDS_CLK_RANGE	RW	010	0x05		
	0	HS_CLK_SRC	RW	1			
0x0B	7:3	DSI_CLK_DIVIDER	RW	00010	0x10		
	1:0	REFCLK_MULTIPLIER	RW	00			
0x0D	0	*PLL_EN	RW	0	0x00		
SI Registers							
ADDRESS		CSR Names			CSR ADDR Value		
	7	LEFT_RIGHT_PIXELS	RW	0			
	6:5	DSI_CHANNEL_MODE	RW	01			
0x10	4:3	CHA_DSI_LANES	RW	00	0x26		
	2:1	CHB_DSI_LANES	RW	11			
	0	SOT_ERR_TOL_DIS	RW	0			
	7:6	CHA DSI DATA EQ	RW	00			

Figure 6. Control and Status Registers Window



.

÷.

Click the text output icon at the upper-right corner of the Control and Status Registers window, if the CSR output is needed in text format. The text file generates the list of writeable CSRs as shown below:

//=====	
// File	ename : CSR.txt
11	
	C) Copyright 2013 by Texas Instruments Incorporated.
	ll rights reserved.
//	
0x09	0x00
0x0A	0x05
0x0B	0x10
0x0D	0x00
0x10	0x26
0x11	0x00
0x12	0x00
0x13	0x00
0x18	0x70
0x19	0x00
0x1J 0x1A	0x03
0x1B	0x00
0x20	0x20
0x21	0x03
0x22	0x00
0x23	0x00
0x24	0x00
0x25	0x00
0x26	0x00
0x27	0x00
0x28	0x21
0x29	0x00
0x2A	0x00
0x2B	0x00
0x2C	0x10
0x2D	0x00
0x2E	0x00
0x2F	0x00
0x30	0x01
0x31	0x00
0x32	0x00
0x33	0x00
0x34	0x20
0x35	0x00
0x36	0x00
0x37	0x00
0x38	0x00
0x39	0x00
0x3A	0x00
0x3B	0x00
0x3C	0x00
0x3D	0x00
0x3E	0x00

The PLL_EN bit and SOFT_RESET bit are not set as they need to be set per the recommended sequence defined in the datasheet



The text file can be imported to view the bit mapping in the Control and Status Registers

window. Click to import the text file. The CSR values are set and displayed in the Control and Status Registers window according to the values programmed in the imported text file.



2.6 Main Menu Options

2.6.1 File Option

2.6.1.1 Export/Import File

The DSI85 tool allows importing and exporting configuration files. The setup can be saved by selecting the *Export File* option. Save the file with a *dsi* extension: *.dsi. The *dsi* files can be imported back, then the tool automatically loads the configuration saved in the *dsi* file.

DSI83/84/85 Tuner - SN65DS 83	
Export File Ctrl+E	
Import File Ctrl+I	
Reset Ctrl+R	Bin
Exit Ctrl+Q	
Panel Vendor Texas	TEXAS INSTRUMENTS
Panel Model Cowboy Panel	
Resolution 800 pixels x 1280 lines	
LVDS Mode Single 👻	
Test Pattern	
Pixels	Lines
LVDS Channel A LVDS Channel B	LVDS Channel A
LVDS_HPW 16	LVDS_VPW 1
LVDS_HBP 32	LVDS_VBP 2
LVDS_HFP 16	LVDS_VFP 5
LVDS_HActive 800	LVDS_VActive 1280
Htotal 864 0	Vtotal 1288 0
Additional Panel Info	
Channel A	
FORMAT Format 2 V	
Data Enable Polarity Positive 👻	
Horizontal Sync Polarity Negative 👻	
Vertical Sync Polarity Negative 👻	
Bits Per Pixel 18bpp 👻	

Figure 7. File Options



2.6.1.2 Reset

The Reset option resets the user-input fields to the initial state. When any configuration change is required, the Reset must be done by selecting *Reset* in the drop-down list, or Ctrl + R.

2.6.2 Control and Status Register Option

The *Control and Status Register* option generates the CSR values based upon the entry in the *Panel Inputs* and *DSI_Inputs*.




Figure 8. Control and Status Register Option

The CSR list window appears when the Generate CSR List is selected.

Should the CSR value need to be modified, enable *CSR Debug Mode* then select *Generate CSR List.* This allows modification of the CSR values in the CSR list window.





2.6.3 Device Selection Option

The device selection option is also available via the *Main Window* menu. The same dropdown list pop-up window appears when the selected.



Figure 10. Device Selection Option



When the device is switched, make sure Reset is done by selecting *Reset* from the *File* drop-down menu, or Ctrl-R.




Figure 11. Reset Option



2.7 Example 1: 1024x600 Configuration

2.7.1 Panel Inputs

😨 DSI83/84/85 Tur	ner - SN65	DSI83		Tana and	-		23
2 🕸 🖬 🕐							
Panel Inputs DSI	Inputs	utputs					
Panel Info							
	Channel	A			P)		
Panel Vendor	Texas				TEXAS II	NSTRUMENTS	
Panel Model	Cowboy	Panel					
Resolution	1024 p	ixels x 600 lines					
LVDS Mode	Single	•					
Test Pattern							
Pixels			Lines				
	LVDS Char	nnel A LVDS Channel B		LVDS Channel A			
LVDS_HPW	136		LVDS_VPW	3			
LVDS_HBP	160		LVDS_VBP	22			
LVDS_HFP	24		LVDS_VFP	0			
LVDS_HActive Htotal	1024	0	LVDS_VActive Vtotal	625	0		
Additional Pan							
, and a contain an	012000	Channel A					
FORMAT		Format 1 👻					
Data Enable Po	olarity	Positive 👻					
Horizontal Sync	c Polarity	Negative 👻					
Vertical Sync Pe	olarity	Negative 👻					
Bits Per Pixel		24bpp 👻					

Figure 12. Panel Inputs for 1024x600 Resolution



2.7.3 DSI_Inputs

el Inputs DSI_I	nputs Outputs								
OSI Info		Informational							
	DSI Channel A		DSI Cha	innel A		annel B			
Panel Resolution		LP	All	•	All	T			
DSI Ch Mode	Single 🗸	Burst Mode	Burst	•	Burst				
Left right or eve		Sync Mode	Event	•]	Event	-			
LR CROP Enable	No 👻								
Pixels				Lines					
	I Channel A Inputs	DSI Channel B Inputs	;	LINGS		DSI Channel A Inj	outs D	SI Channel B	Inputs
DSI_HPW 20	0		1	DSI_VP	w	3			
DSI_HBP 20				DSI_VB	р	22			_
DSI_HFP 20				DSI_VF		0			_
DSI_HActive 10				DSI VA		600			_
DSI_Htotal 10				DSI Vto		625			
Additional Chan					CLK				
DSI DDR	DSI Channel A input	DSI Channel	B Input		LVDS	CLK(MHz) - nomin	al 50.4		
CLK rate(MHz)	500				LVDS	CLK source	DSI C	LK 👻	
DSI # of lanes	4 🗸	1 -			Ref	CLK(MHz)			
					Multip	plier(1-4)	1	-	
DSI Video Mode	RGB888	RGB666 pad	ked	Ψ.	Sugg	ested DSI CLK	151.20	000	
LEFT_CROP	RIGHT	CROP]		DSI C	Ch A CLK	500		
Cont_onor			1		Diviso	or(1-25)	10	•	
						CLK rate(MHz)	50.0		
						care rene (min2)		•	

Figure 13. DSI Inputs for 1024x600 Resolution



2.7.4 Output

DSI83/84/85 Tuner - SN65DSI83			
E 🔅 🖬 🕐			
Panel Inputs DSI_Inputs Outputs			
_C Outputs			
	Channel A	Channel B	
LINE TIME(SYNC to SYNC) REQUIREMENT(us)	26.880	N/A	
MIN DSI Ch* CLK REQUIREMENT(MHz) to meet the line time requirement	120.98215	N/A	
Data burst time based on actual DSI Ch*CLK and data throughput(us)	6.504	N/A	
-			

Figure 14. Outputs for 1024x600 Resolution



3 SN65DSI8x Video Operation General Rules

General rules for calculating video parameters for all video modes are:

- 1. Line time on DSI input and LVDS output MUST match while there is no need to match the horizontal sync or porch parameters.
- 2. There should always be data available in FIFO for LVDS output. For example, for the sync pulse transmit, the HSS should be available in the FIFO.
- The LVDS output timing programmed in CSR MUST match the LVDS panel specification. There is no need to match horizontal or vertical video CSR configurations to the DSI input values except for the CH*_ACTIVE_LINE_LENGTH (=number of active pixels on DSI Input).
- 4. The number of active pixels presented on *DSI_Input* MUST match the programmed value in the CSR: CH*_ACTIVE_LINE_LENGTH_LOW/HIGH
- 5. In case of dual-DSI operation utilizing both DSI Channel A and B, it is recommended to minimize the delay between Ch A and Ch B below ~9 DSI CLK cycles. Timing skew of ~ line is allowed on Channel B in some cases, however, video parameters and DSI8X video configuration registers need to be programmed to accommodate the timing skew between two channels.

The following equations are used for DSI input rate in pixels and LVDS output rate in pixels:

DSI_pixel_rate = (DSICLK × 2 × # of lanes) / (18 or 24 bpp)

LVDS_pixel_rate = LVDS_OUT_CLK rate determined based on DSI CLK source or REF CLK with divisor or multiplier. Divisor or multiplier value is determined based on the programmed value in the corresponding CSRs.

ADDR	Description	7	6	5	4	3	2	1	0
		NIQ	DIV	NIQ	VID	DIV		ИЛГТ	νυμ
0xB	DSI_CLK_DIVIDER REFCLK_MULTIPLIER	DSI_CLK_	DSI_CLK_	DSI_CLK_	DSI_CLK_	DSI_CLK_		REFCLK_N	REFCLK_N



4 Notes on LVDS Panel Resolution and DSI Throughput

This section describes how the DSI throughput can be derived based upon the LVDS panel resolution or pixel CLK frequency.

Total Throughput(bits/sec) =

(Number of pixels per horizontal line) \times (Number of lines per frame) \times (# of frames/sec) \times (Number of bits per pixel) = (Total # of pixels/sec) \times (Number of bits/pixel)

For LVDS panel resolution 1280 × 800 24bpp at 60 Hz:

Total Throughput for active video region = (1280 pixels) × (800 lines) × (60 frames/sec) × (24 bits/pixel) ~= 1.475 Gbps

This throughput number does not consider blanking period.

 Table 3.
 VESA Display Monitor Timing Standard

Resolution	Refresh Rate (frames/sec)	Pixel Frequency (pixels/sec)	Reduced Blanking?
1280 × 800	60 Hz	71 MHz	Yes
1280 × 800	60 Hz	83.5 MHz	No

The total throughput including blanking with reduced blanking for 24bpp at 60Hz based upon the values given above,

(71 Mpixels/sec) × (24 bits/pixel) = 1.704 Gbps

The total throughput including blanking without reduced blanking for 24bpp at 60Hz based upon the values given above,

 $(83.5 \text{ Mpixels/sec}) \times (24 \text{ bits/pixel}) = 2.004 \text{ Gbps}$

The SN65DSI8x supports 1 Gbps/sec throughput for each data lane.

Therefore, for the panel resolution of 1280×80024 bpp at 60 Hz with reduced blanking, two or more number of lanes must be used to support the band width, three or more number of lanes without reduced blanking.



5 SN65DSI8x FAQ and Trouble Shooting Guide

In case of no video output, check the following items:

- 1. Does the actual number of active DSI data lanes match the SN65DSI8x register configuration?
- 2. Signal integrity on DSI CLK and HS data lanes
- 3. Does the LP to HS and HS to LP timing meet the requirements specified in the MIPI DPHY spec?
- 4. Is DSI_CLK range register programmed to match the actual DSI CLK rate?
- 5. Does the line time on the DSI input match the output line time requirement?
- 6. Is the recommended initialization sequence followed as described in the device datasheet?

There are error reporting registers that the system software can read to help with system debug. The error status registers are at offset 0xE5 and/or E6. Individual error conditions at address 0xE5 and/or 0xE6 can be reported via IRQ pulses by enabling the corresponding error status bits at offset 0xE1 and/or 0xE2. Refer to the datasheet for details in the IRQ operation and the error reporting mechanism.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated