External gate drive resistors play a crucial part in limiting noise and ringing in the gate drive path. Parasitic inductances and capacitances, high dV/dt and di/dt, and body-diode reverse recovery can cause unwanted behavior without an appropriately sized gate resistor.

These parasitics cause oscillations in the gate drive loop and are modeled by resonant circuits. Fortunately, the otherwise very high Q resonance between the input capacitance, $C_{ISS}$ ($C_{GD} + C_{GS}$) and the source inductance, $L_s$ can be damped by the series resistive components of the loop, $R_g$ ($R_g = R_{HI or LO+ R_{GATE}+R_{G,I}}$).

An optimum gate resistor selection is key for a high performance design. Without optimization, small resistor values will result in an overshoot in the gate drive voltage waveform but also result in faster turn-on speed. Also, higher resistor values will overdamp the oscillation and extend the switching times without offering much benefit for the gate drive design.

Select a gate resistor that will give your design a quality factor $Q$ between 0.5 (critically damped) and 1 (under damped). A quality factor greater than 0.5 will give you faster turn-on and turn-off if needed. Start by recording the gate drive ring with no external resistance. This is your ring frequency $f_\text{R}$ used in Equation 1. The MOSFET or IGBT’s datasheet provides the input capacitance, $C_{ISS}$, which will help you calculate the source inductance $L_s$.

$$L_s = \frac{1}{C_{ISS} \left(2\pi f_R\right)^2}$$  (1)

Determine when the series resistance $R_g$ is equal to or twice the inductor’s reactance, for under damped or critically damped performance. The external gate resistor is then determined by subtracting the internal gate drive and transistor gate resistance from the total series resistance.

$$Q = \frac{X_L}{R_G} = \frac{\omega L_S}{R_G}$$  (2)

The above method is an iterative process starting with 0-$\Omega$ as the external gate resistance and calculating a new external gate resistor value based on ring frequency, source inductance, and input capacitance.
This TI TechNote uses two isolated single-channel gate drivers in a half-bridge configuration to provide proof of concept. In the following figures, two UCC5310MC driven from a 15-V supply are used to drive two 100V MOSFETs CSD19536KCS with a typical internal gate resistance, $R_{G,I}$, of 1.4-$\Omega$.

The CSD19536KCS MOSFET was selected due to its relatively small internal gate resistance in order to show the effects of adding external gate resistors. External gate resistors may not be required if a MOSFET or IGBT’s internal gate resistance is large enough.

Using 3.57MHz as the ring frequency and 9250-pF as the input capacitance, a critically damped resistor value is determined using Equation 1 and Equation 2. Don’t forget to subtract the series resistive elements $R_{G,I}$ and $R_{HI}$ or $LO$ from this calculated value. Figure 5 demonstrates the effects of adding a 7-$\Omega$ resistor to the gate drive path which makes the waveform critically damped.

The selection of the external gate resistor will affect three things: drive current, gate-driver power dissipation, and rise and fall times. Figure 4 and Figure 5 show the gate resistor’s dampening effect and its effect on rise and fall times.

If the rise and fall times are too slow after adding an optimized gate resistor, another option is to calculate your gate resistor with a Q-factor set to 1. This will promote an under damped solution and caution should be used to prevent overshoot or undershoot. If this doesn’t work, look at the source and sink current of your gate driver and find a device with greater peak currents to replace it with. This will charge and discharge your FET at a faster rate but will need a new optimized gate resistor to prevent overshooting.

Generally, another way to decrease the ringing from the series RLC circuit shown in Figure 3 is to minimize loop inductance between the source of the high-side transistor to the source of the low-side transistor. Confining the high peak currents that charge and discharge the transistor gates to a minimum physical area is essential. The gate driver must be placed as close as possible to the transistors to reduce these parasitics.

The trade-off between fast rise and fall times vs oscillations is why the external gate resistor element of the gate-drive design is so valuable.

### Table 1: Alternative Device Recommendations

<table>
<thead>
<tr>
<th>Device</th>
<th>Optimized Parameters</th>
<th>Performance Trade-Off</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCC5350MC</td>
<td>Miller Clamp Feature Available</td>
<td>Requires larger value gate resistor due to higher source/sink current</td>
</tr>
<tr>
<td>UCC5320SC</td>
<td>Split Output Feature Available</td>
<td>Need to design a method to prevent miller current induced turn-on</td>
</tr>
<tr>
<td>UCC5390EC</td>
<td>UVLO2 referenced to GND2 Feature Available</td>
<td>True UVLO2 monitoring at the expense of not having split output or Miller clamp</td>
</tr>
<tr>
<td>UCC21220</td>
<td>Configured as a half-bridge or two low-side drivers</td>
<td>Difficult to layout both transistors close to each output when using a dual channel</td>
</tr>
</tbody>
</table>
Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (May 2018) to A Revision

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Added additional Gate Driver detail.</td>
<td>1</td>
</tr>
</tbody>
</table>

Copyright © 2018–2020, Texas Instruments Incorporated
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated