

350-W, Two-Phase Interleaved PFC Pre-Regulator Design Review

Mike O'Loughlin

System Power MAN

1

1 Abstract

In higher power applications to utilize the full line power and reduce line current harmonics PFC preregulators are generally required. In these high power applications interleaving PFC stages can reduce inductor area and reduce output capacitor ripple current. This is made possible through the inductor ripple current cancellation that occurs with interleaving. This application note reviews the design of a 350-W two phase interleaved power factor corrected (PFC) pre-regulator. This power converter achieves PFC with the use of the UCC28528 PFC/PWM controller along with the UCC28220 interleaved PWM controller that is used to interleave the two power stages. The converter also has a 2-W auxiliary bias supply that supplies power to the converters gate drive and PWM/PFC circuitry. The complete schematic of the working design is shown in Figure 7 and Figure 8.

2 Review the Benefits of Interleaving PFC Boost Pre-Regulators

Figure 1 shows the functional diagram of a two phase interleaved boost converter. The interleaved boost converter is simply two boost converters operating 180 degrees out of phase. The input current is the sum of the two inductor currents IL1 and IL2. Because the inductor's ripple currents are out of phase, they cancel each other out and reduce the input ripple current caused by the boost inductors. The best input inductor ripple current cancellation occurs at 50% duty cycle. The output capacitor current is the sum of the two diode currents (I1 + I2) less the dc output current. This reduces the output capacitor ripple current (I_{OUT}) as a function of duty cycle. As the duty cycle approaches 0%, 50% and 100% duty cycle, the sum of the two diode currents approaches dc. At any of these optimum operating points, the output capacitor only has to filter the inductor ripple currents.







2.1 Input Ripple Current Reduction as a Function of Duty Cycle

The following equations show how the ratio of input ripple current to inductor ripple current (K(D)) vary with changes in duty cycle. Figure 2 shows how K(D) varies with changes in duty cycle. It's important to remember these variations in input ripple current, when selecting inductors for the interleaved boost converters. This is because the duty cycle in PFC pre-regulator is not fixed and changes with line voltage.

$$K(D) = \frac{\Delta I_{\text{IN}}}{\Delta I L 1}$$

$$K(D) = \frac{1 - 2D}{1 - D} \text{ if } D \le 0.5$$

$$K(D) = \frac{2D - 1}{2} \text{ if } D > 0.5$$
(2)

$$X(D) = \frac{2D - 1}{D} \text{ if } D > 0.5$$
(3)



Figure 2. Input Ripple Current Reduction

In PFC pre-regulators the duty cycle $(D(\theta))$ is not constant and varies with changes in line voltage $(Vin(\theta))$. The amount of duty cycle variation for universal applications can be quite large. This variation in duty cycle can be observed by evaluating a converter that was designed for a universal input of 85 V to 265 V with a regulated 385 V dc output. At low line the duty cycle $(D1(\theta))$ varies from 100% to 68% and at high line the duty cycle $(D2(\theta))$ varies from 100% down to 2%. The inductor ripple current cancellation will not be 100% throughout the line cycle. However, it is good enough to drastically reduce the input ripple current for a given inductance. The highest ripple current in this example would occur at the peak of low line with a duty cycle of 68%. The amount of inductor ripple current seen at the input for this duty cycle would be 55%.

$$\begin{split} V_{IN}(\Theta) &= V_{IN(rms)} \times \sqrt{2} \sin(\Theta) \text{ line voltage as a function of phase angle.} \eqno(4) \\ D(\Theta) &= \frac{V_{OUT} - V_{IN}(\Theta)}{V_{OUT}} & \text{duty cycle as function of phase angle} \\ \text{where } \omega &= 2 \ \pi \ f_{\text{LINE}} \\ \text{and } \theta &= \omega \tau \end{split}$$



Figure 3. Duty Cycle Variation in Universal PFC Pre-Regulator

2.2 **Evaluate Magnetic Volume Reduction**

.

The inductor ripple current cancellation allows the designer to reduce boost inductor magnetic volume. This is due to the energy storage requirement of the two interleaved inductors being half that of single stage pre-regulator designed for the same power level, switching frequency and inductance.

$$E_{SINGLE} = \frac{1}{2}LI^2 \text{ single stage inductor energy.}$$
(6)

$$\mathsf{E}_{\mathsf{INTERLEAVED}} = \frac{1}{2}\mathsf{L}\left(\frac{1}{2}\right)^2 + \frac{1}{2}\mathsf{L}\left(\frac{1}{2}\right)^2 = \frac{1}{4}\mathsf{L}\mathsf{I}^2 \text{ two phase total inductor energy.}$$
(7)

The amount of reduction in boost inductor volume can be seen mathematically by comparing the required inductor area products of single stage PFC pre-regulator (WaAc_{SINGLE}) with that of a two phase interleaved pre-regulator inductor (WaAc_{INTERLEAVED}) for a given inductance. The exact values for the inductor (L), inductor RMS current (I_{RMS}), current density (C_D) and flux density (B) are not required to show the reduction in area product.

$$I_{PEAK} = \frac{P_{OUT(max)} \times \sqrt{2}}{V_{IN(min)}}$$
(8)

$$WaAc_{SINGLE} = \frac{L \times I_{PEAK}}{B} \times \frac{I_{RMS}}{C_D} = \frac{L \times I_{PEAK}}{B} \times \frac{\frac{PEAK}{\sqrt{2}}}{C_D}$$
(9)

$$WaAc_{INTERLEAVED} = \frac{L \times \frac{I_{PEAK}}{2}}{B} \times \frac{\frac{I_{PEAK}}{2 \times \sqrt{2}}}{C_{D}}$$
(10)



The ratio of the total interleaved area product (2 X WaAc_{INTERLEAVED}) to the area product of a single stage pre-regulator is 0.5. This results in a 50% reduction in area product just by interleaving, which will result in a substantial reduction in boost magnetic volume.

$$\frac{2 \times \text{WaAc}_{\text{INTERLEAVED}}}{\text{WaAc}_{\text{SINGLE}}} = \frac{1}{2}$$
(11)

Interleaving PFC pre-regulators if done in this fashion will not increase the size of the EMI filter. A common design practice is to select the switching frequency of the power converter below the EMI band of 150 kHz. The second harmonic of switching frequency would be twice the fundamental and will most likely be in the EMI band and would need to be filtered to meet specifications. Interleaving two pre-regulators causes the input to see a switching frequency of the converter will most likely be pushed into the EMI band and be at the second harmonic of an individual stage's switching frequency. However, the input ripple current is reduced by a factor of two. This should not put any additional constraints on the EMI filter.

2.3 Output Capacitor Ripple Current Reductions as a Function of Duty Cycle

Figure 4 shows the normalized output capacitor RMS current in a single stage boost $(I_{COUT(single)}(D))$ and the normalized capacitor RMS current in a two phase interleaved boost converter $(I_{COUT}(D))$ as a function of duty cycle. Figure 4 illustrates that the output capacitor ripple current in a two phase interleaved is half that in a traditional single stage boost converter for the same power levels. The reduction in RMS current reduces heating caused by the capacitor's ESR losses, reducing electrical stress.

$$I_{\text{COUT(single)}}(D) = \sqrt{(1 - D) \times [1 - (1 - D)]}$$
(12)

$$I_{COUT}(D) = \frac{1}{2}\sqrt{(1-2D) - (1-2D)^2}$$
 if $D < 0.5$ (13)

$$I_{COUT}(D) = \frac{1}{2}\sqrt{(2-2D) - (2-2D)^2}$$
 if $D \ge 0.5$ (14)



Figure 4. Normalized Output Capacitor Ripple Currents



6

3 **Design Review**

The power supply design requirements are presented in Table 1. Please note this 350-W PFC preregulator design is based on a TI evaluation module HPA117, TI User's Guide Literature number SLUU228, which is orderable through TI. Please visit www.ti.com for details. Also note that the design presented in this application note is based on typical values. In a production environment a worst case analysis would have to be conducted.

PARAMETER	MIN	ТҮР	MAX
V _{IN}	85 V RMS	110 V or 230 V RMS	265 V RMS
V _{OUT}	374 V	390 V	425 V
V _{RIPPLE}			30 V
Current THD at 350 W			10%
PF at 350 W	0.95		
Full load efficiency	90%		
f _s		100 kHz	
Holdup requirements (t _{HOLD})			20 ms
f _{LINE}	47 Hz	50 Hz	60 Hz

Table 1. Design Requirements







SLUA369C-February 2005-Revised September 2013 Submit Documentation Feedback 350-W, Two-Phase Interleaved PFC Pre-Regulator Design Review



Design Review

8

3.1 Boost Inductor Selection

Cooper Electronics designed the 200 µH, CTX16-17309, boost Inductors for our design.

$$L1 = L2 = \frac{V_{\text{IN}(\text{min})} \times \sqrt{2} \times D_{\text{MIN}(\text{LL})}}{\Delta \text{IL} \times f_{\text{S}}} = \frac{85 \text{ V} \times \sqrt{2} \times 0.69}{4.1 \text{ A} \times 100 \text{ kHz}} \approx 200 \text{ }\mu\text{H}$$
(15)

3.2 Output Capacitor Selection (C_{OUT})

There are three determining criteria for selecting the output capacitor. They are holdup energy, output ripple voltage and lastly RMS ripple current. Equation 16 and Equation 17 are used to select the output capacitor. Equation 16 selects the output capacitor based on holdup requirements, while Equation 17 sizes capacitance base on output voltage (V_{RIPPLE}) requirements. The designer should select the largest result of Equation 16 and Equation 17 for the design.

$$C_{OUT} \ge \frac{2 \times P_{OUT} \times \frac{1}{f_{LINE}}}{V_{OUT}^{2} - \left(\frac{V_{OUT}}{2}\right)^{2}} \approx 123 \,\mu\text{F}$$

$$\frac{P_{OUT}}{V_{OUT}^{2} - \left(\frac{V_{OUT}}{2}\right)^{2}} \qquad (16)$$

$$C_{OUT} \ge \frac{1}{4} \times \frac{V_{OUT} \times \eta \times 0.637}{V_{RIPPLE} \times 0.8 \times \pi \times f_{LINE}} \approx 104 \,\mu\text{F}$$

$$ESR_{MAX} = \frac{V_{RIPPLE} \times 0.2}{\frac{P_{OUT} \times \sqrt{2}}{V_{IN(min)} \times \eta}} \approx 1.3 \,\Omega$$
(18)

The capacitor should also be de-rated based on capacitor tolerances. The following equation de-rates the output capacitor based on 20% error in capacitance tolerance and a 20% variation over the life of the capacitor.

$$C_{OUT} \ge \frac{C_{OUT}}{(1 - 0.2)(1 - 0.2)} \approx 220 \,\mu\text{H}$$
 (19)

The RMS ripple current for the boost capacitor can be calculated with the following equations. To use these equations it is a good idea to use MathCAD or MATLAB design tools.

Iterations
$$= \frac{f_{S}}{2 \times f_{LINE}} \approx 1 \times 10^{3}$$
(20)
$$Step = \frac{\left[\frac{1}{f_{LINE}}\right]}{Iterations}$$
(21)
$$I_{IN(t)} = \frac{P_{OUT} \times \sqrt{2}}{V_{IN(min)}} \times \sin(\omega \times t)$$
(22)
$$I_{COUT(rms)} = \sqrt{\frac{\sum_{n=1}^{LT} \left[I_{IN}(n \times Step)^{2} \left[\frac{1}{2}\sqrt{(2 - 2 \times D1(n \times Step)) - (2 - 2 \times D1(n \times Step))^{2}}\right]^{2}\right]}{Iterations}} \approx 1 \text{ A}$$
(23)

Copyright © 2005–2013, Texas Instruments Incorporated



3.3 FET and Diode Selection

To meet the efficiency requirements (η) of the design a power budget (P_{SEMI}) of 19 W was set. Selecting these semiconductor devices are always trial an error. It may take several tries before the appropriate semi conductor devices can be chosen for the design.

$$\mathsf{P}_{\mathsf{SEMI}} = \left(\frac{\mathsf{P}_{\mathsf{OUT}}}{\eta} - \mathsf{P}_{\mathsf{OUT}}\right) \times 0.5 \approx 19 \,\mathrm{W} \tag{24}$$

Diode Selection 3.4

To reduce switching losses CREE CSD10060 SiC rectifiers were used. These diodes have close to zero reverse recovery current. The following equation is used to estimate the diode loss (P_{DIODE}) and diode peak ($I_{DIODE(peak)}$) and average current (I_{DIODE}), where V_f is the forward voltage drop of the boost diode. These diodes in our design will dissipate around 0.6 W (P_{DIODE}) per diode dissipating a total of 1.2 W for both diodes in the design. This leaves 17.8 W of losses for the boost FETs and the auxiliary bias supply.

$$I_{\text{DIODE}} = \frac{P_{\text{OUT}}}{2 \times V_{\text{OUT}} \times \eta} \approx 2.3 \text{ A}$$
(25)

$$I_{\text{DIODE(peak)}} = \left(\frac{P_{\text{OUT}}\sqrt{2}}{2 \times V_{\text{IN(min)}} \times \eta} + \frac{\Delta IL1}{2}\right) \approx 5.3 \text{ A}$$
(26)

$$P_{\text{DIODE}} = \frac{P_{\text{OUT}} \times V_{\text{F}}}{2 \times V_{\text{OUT}} \times \eta} \approx 0.6 \text{ W}$$
(27)

FET Selection Based on RMS and Peak Currents and Estimated FET Losses 3.5

$$I_{\text{PEAK}} = \left(\frac{P_{\text{OUT}}\sqrt{2}}{2 \times V_{\text{IN(min)}} \times \eta} + \frac{\Delta IL1}{2}\right) \approx 5.3 \text{ A}, \text{ peak FET current.}$$
(28)

The following equation estimates FET RMS current (I_{FET(rms)}) which is needed to estimate boost FET (P_{FET}) losses.

$$I_{\text{FET(rms)}} = \sqrt{ f_{\text{LINE}} \times \sum_{n=1}^{\frac{\left[\frac{D1(n \times \text{Step})}{f_{\text{S}}}\right]}{\int_{O}} \left(\frac{I_{\text{IN}}(n \times \text{Step})}{2}\right)^{2}} dt$$
(29)

$$I_{IN_{ton}}(t) = \left(\frac{P_{OUT} \times \sqrt{2}}{2 \times V_{IN(min)} \times \eta} - \frac{\Delta IL1}{2}\right) \sin(\omega \times t)$$
, peak FET line currents ($I_{IN ton}(t)$) at switch turn off. (30)
$$I_{IN_{ton}}(t) = \left(\frac{P_{OUT} \times \sqrt{2}}{2 \times V_{IN}} + \frac{\Delta IL1}{2}\right) \sin(\omega \times t)$$

$$I_{IN_{toff}}(t) = \left(\frac{P_{OUT} \times \sqrt{2}}{2 \times V_{IN(min)} \times \eta} + \frac{\Delta IL1}{2}\right) \sin(\omega \times t)$$
, peak FET line currents ($I_{IN toff}(t)$) at switch turn off. (31)

Part of the total FET losses are contributed Coss (C_{OSS(avg)}) charging and discharging during a PWM switching cycle. Coss varies with line voltage and is not a linear function. The following equation and information from the FETs data sheet can be used to calculate $C_{OSS(avg)}$. $C_{OSS(spec)}$ is the typical C_{OSS} measured at a specified V_{DS} voltage ($V_{DS(spec)}$). A IRF840, 8 A 500 V FET was selected for the design. The estimated $C_{OSS(avg)}$ was roughly 160 pF.

$$C_{OSS(avg)} \approx 2 \times C_{OSS(spec)} \times \sqrt{\frac{V_{DS(spec)}}{V_{OUT}}} = 2 \times 310 \text{ pF} \times \sqrt{\frac{25 \text{ V}}{385 \text{ V}}} = 160 \text{ pF}$$
(32)

Design Review



Design Review

To estimate FET turn-on ($t_{ON(delay)}$) and turn off ($t_{OFF(delay)}$) delays requires studying the FETs V_{GS} versus Q_{G} characteristics of Figure 6 along with the following equations.



Figure 6.

 $Q_{GS(miller)} = 30 \text{ nC}$, the typical maximum miller plateau gate charge for V_{DS} equal to 400 V. (33) $Q_{GS(max)} = 52 \text{ nC}$

, is the amount of gate charge when the FET
$$V_{GS}$$
 is at its maximum $V_{GS(max)}$. (34)

$$I_{GATE} = \frac{V_{GS(max)}}{2 \times R_{GATE}}$$
, is average FET gate drive current. (35)

$$QEE(delay) = \frac{Q_{GS(miller)}}{1}$$

$$t_{ON(delay)} = t_{OFF(delay)} = \frac{4GS(miller)}{I_{GATE}}$$
(36)

$$P_{SWITCH(toff)} = f_{LINE} \sum_{n=1}^{lterations} \left[I_{IN_{toff}}(n \times Step) \times V_{OUT} \times t_{OFF(delay)} \right], \text{ switching losses at FET turnoff.}$$
(37)

$$P_{SWITCH(ton)} = f_{LINE} \sum_{n=1}^{lterations} \left[I_{IN}(n \times Step) \times V_{OUT} \times t_{ON(delay)} \right], \text{ switching losses at FET turn-on.}$$
(38)

$$P_{COSS} = \frac{1}{2} \times C_{OSS} \times V_{OUT}^{2} \times f_{S}, C_{oss} \text{ loss.}$$
(39)

$$P_{GATE} = Q_{OFF} \times V_{GS(max)} \times f_{S}, FET \text{ gate loss.}$$
(40)

$$P_{\text{RDS(on)}} = I_{\text{FET(rms)}} \times R_{\text{DS(on)}}, \text{FET } R_{\text{DS(on)}} \text{ loss}$$
(41)

$$P_{FET} = P_{SWITCH(toff)} + P_{SWITCH(ton)} + P_{COSS} + P_{GATE} + P_{RDS(on)} \approx 5 W$$
(42)

The estimated FET loss (P_{FET}) for this design was 5 W. The total FET loss would be 10 W and with the 1.2 W total diode loss comes to a total semiconductor loss of 11.2 W, which is below the 19 W power budget (P_{SEMI}) that was initially set.



(46)

3.6 Selecting Heat Sinks for the FETs

Because the diodes only dissipated 0.6 W heat sinks were not required for the boost diodes. However, the FETs required heat sinks and the following equation was used to calculate the thermal impedance ($R\theta_{SA}$) of the required heat sink. This equation is based on a maximum allowable ambient temperature (T_{AMB}) of 40°C, and the thermal impedance from junction to case $R\theta_{jc}$ of the IR840 and the case to sink thermal impedance of a TO220 ($R\theta_{CS}$) which all can be found in the IRF840's data sheet. For this design we chose an AAVID 531202 heat sink to meet the $R\theta_{SA}$ requirements.

$$R\theta_{SA} \le \frac{T_{J(max)} \times \frac{3}{4} - T_{AMB} - P_{FET}(R\theta_{JC} + R\theta_{CS})}{P_{FET}} \approx \frac{16.6^{\circ}C}{W}$$
(43)

3.7 Over Voltage Protection and Under Voltage Lockout

The OVP function and under voltage lockout (UVLO) were handled by the UCC28220. It is a simple comparator that monitors the boost voltage. Information on setting up these thresholds can be found in the UCC28220's data sheet. The OVP for this design was set to 425 V and UVLO was set to 108 V. The pre-regulator will not start switching until V_{OUT} reaches 108 V.

3.8 Peak Current Limit

Peek current limit is set by the maximum control voltage (V_c) at the input of the UCC28220's PWM comparator. Where "a" is the current sense transformer turns ratio of T1 and T2. The peak current limit trip point was set for 130% of the nominal peak current to protect the boost FETs.

$$a = \frac{N_{P}}{N_{S}} = \frac{V_{P}}{V_{S}} = \frac{I_{S}}{I_{P}} = \frac{1}{50}$$
(44)

$$I_{\text{PEAK}} = \left(\frac{P_{\text{OUT}} \times \sqrt{2}}{2 \times V_{\text{in(min)}} \times \eta} + \frac{\Delta I L 1}{2}\right) \times 1.3$$
(45)

 V_c = 1.8, V_{CTRL} was set to a maximum of 3.0 V to protect the UCC28220 CTRL pin.

$$R_{SENSE} = \frac{V_{C} - 0.5 V}{I_{PEAK} \times a}, \text{ this equation takes into account slope compensation that is added later.}$$
(47)

The peak current of the FET during power up is 2 times I_{PEAK} under normal operation. This is due the excessive slope compensation that is needed for stability.

$$I_{\text{PEAK(startup)}} = 2 \times I_{\text{PEAK}}$$
(48)

3.9 Current Sense Transformer Reset Resistor (T1 and T2)

$$R_{RESET} = \frac{\frac{V_{C} - 0.5 V}{2}}{I_{PEAK} \times (1 - D_{MIN(LL)}) \times a}$$
(49)

3.10 Oscillator and Maximum Duty Cycle Clamp

The UCC28220's oscillator and maximum duty cycle clamp are setup through resistor R_{CHG} and discharge. The desired duty cycle clamp (D_{MAX}) was set at 0.9 to stop the current sense transformers from saturating.

$K_{OSC} = (2.04 \times 10^{10}) \frac{\Omega}{s}$, UCC28220 oscillator constant.	(50)
$F_{OSC} = 2 \times f_{S}^{}$, UCC28220 internal oscillator frequency.	(51)
$F_{OSC} = 2 \times f_{S}$, internal duty cycle clamp.	(52)
$D_{MAX(osc)} = 1 - 2(1 - D_{MAX})$	(53)



Design Review

$$R_{\text{DISCHG}} = K_{\text{OSC}} \frac{\left(1 - D_{\text{MAX(osc)}}\right)}{F_{\text{OSC}}}$$

3.11 Control Loop Compensation

All the control equations for the voltage loop and current loop are estimates. The control equations in this paper gives starting points for feedback compensation. In most control loops it is required to adjust the loop compensation as necessary with a network analyzer.

3.12 Current Loop

The first step in setting up the current loop is setting up the multiplier components. The R_{IAC} resistor is tied to the rectified line voltage and is what forces the current amplifier output to track changes in the line voltage. This resistance typically is a group of series resistors needed to meet the high voltage requirements.

$$R_{IAC} = \frac{V_{IN(max)} \times \sqrt{2}}{500 \,\mu A}$$
(55)

The multiplier internal to the UCC28528 has a voltage feed forward (VFF) function that keeps the power stage gain constant and provides soft power limiting when the line drops keeping the line current from increasing excessively. A detailed explanation can be found in TI/Unitrode application note SLUA196A. The VFF signal is produced through an internal current mirror within the PFC controller. The maximum current leaving the VFF pin is equal to one half the I_{AC} current. The following equations are used to select a VFF resistor (R_{VFF}) and a filter capacitor (C_{VFF}) to remove ac components from the VFF signal.

$$\mathsf{R}_{\mathsf{VFF}} = \frac{1.5 \text{ V}}{\frac{\mathsf{V}_{\mathsf{in}(\mathsf{min})}}{2 \times \mathsf{R}_{\mathsf{IAC}}} \times 0.9}$$
(56)

The VFF signals ac portion has an affect on total current harmonic distortion (THD). The filter's pole (fp1) is set at a frequency to limit the VFF contribution to 1.5% in order to meet the power supplies current THD design requirements.

$$f_{P1} = f_{LINE} \times \frac{1.5\%}{66\%}$$
(57)

$$C_{VFF} = \frac{1}{2 \times \pi \times R_{VFF} \times f_{P1}}$$
(58)

This control methodology is based on average and peak current mode control and the following formulas to compensate the current loop. These calculations get the design close to the correct compensation and will have to be fine tuned with a network analyzer. In this design example to compensate the current loop $(T_{C(s)})$ we set a design goal of 45 degrees of phase margin and a crossover frequency of one tenth the switching frequency.

$$T_{C(s)} = G_{ID(s)} \times G_{CA(s)}$$
, current loop transfer function. (59)

$$G_{ID(s)} = \frac{\Delta IL1}{\Delta I_{c}} = \frac{V_{OUT} \times R_{SENSE} \times a}{s \times L1 \times V_{c1}}, \text{ control to output current transfer function.}$$
(60)

 $V_{c1} = V_c - 0.5 V$, V_{c1} is the maximum control voltage at the input of the PWM comparator of the UCC28220. Note Equation V_{c1} takes into account the 500 mV offset that is present in the UCC28220 PWM controller. (61)

The current amplifier compensation transfer function G_{CA(s)} is as follows

$$G_{CA(s)} = \frac{\Delta I_{C}}{\Delta IL1} = \frac{(s \times R_{ZB} \times C_{ZA} + 1)}{s \times R_{MO} \times (C_{ZB} + C_{PB}) \times (s \times \frac{C_{ZB} \times C_{PB}}{C_{ZB} + C_{PB}} \times R_{ZB} + 1)} \times H_{CNTRL} \times H_{CA}$$
(62)

$$H_{CNTRL} = \frac{\Delta V_{C}}{\Delta V_{CTRL}} = 0.6$$
, internal divider of the UCC28220 CTRL pin. (63)

350-W, Two-Phase Interleaved PFC Pre-Regulator Design Review

12

(54)

www.ti.com



Design Review

The voltage divider H_{CA} was required to divide down the CA output of the UCC28528, to protect the CTRL pin of the UCC28220. This divider should work fine for any power requirement and should be considered a fixed variable.

$$H_{CA} = \frac{\Delta V_{CTRL}}{\Delta V_{CA(out)}} = \frac{R_D}{R_C + R_D} \approx 0.594$$
(64)

For stability the current sense signal needs slope compensation. It is required to add at least half of the inductor current down slope to the current sense signal. The UCC28220 has internal slope compensation that is setup by resistor R_{SLOPE} .

$$R_{SLOPE} = 0.1 \text{ V} \times \frac{\left(1 - D_{MIN(LL)}\right)}{10 \text{ pF} \times \frac{\Delta IL \times a \times R_{SENSE}}{2}}$$
(65)

The UCC28528 needed a current sense resistor (PFCR_{SENSE}) to monitor the input current. Calculating this resistor value is based on allocating a maximum allowable current sense voltage (V_{SENSE}).

$$PFCR_{SENSE} = \frac{V_{SENSE}}{\frac{P_{OUT} \times \sqrt{2}}{V_{IN(min)} \times \eta}}$$
(66)

The UCC28528 also uses the current sense signal to trigger power limiting. The power limit can be setup by properly selecting the multiplier resistor R_{MO} . The power limit was set to 110% of full load power. Please refer to the UCC28528s data sheet for details on how this power limiting function works. The power limit was set at 110% as not to interfere with the UCC28220's peak current limit function which was set at 130%.

$$R_{MO} = \frac{\frac{P_{OUT} \times \sqrt{2} \times 1.1 \times PFCR_{SENSE}}{V_{IN(min)} \times \eta}}{\frac{2 \times V_{IN(min)} \times \sqrt{2}}{R_{IAC}}} = \frac{V_{R(sense)}}{2 \times I_{AC}}$$

$$(67)$$

$$R_{IAC} = \frac{\left[\frac{1}{G_{ID}\left(2 \times \pi \times j \times \frac{f_{S}}{10}\right)}\right] \times R_{MO}}{\frac{1}{G_{ID}\left(2 \times \pi \times j \times \frac{f_{S}}{10}\right)}\right]}$$

 $R_{ZB} = \frac{1}{H_{CA} \times H_{CNTRL}}$, resistor R_{ZA} is set to force $T_{C(s)}$ to cross over at (f_{S} /10). (68)

Putting a zero at loop crossover adds an additional 45 degrees of phase at crossover to ensure control loop stability.

$$C_{ZB} = \frac{1}{2 \times \pi \times R_{ZB} \times \left(\frac{f_{s}}{10}\right)}, \text{ capacitor } C_{zB} \text{ is adjusted to put a zero at frequency crossover.}$$
(69)

$$C_{PB} = \frac{1}{2 \times \pi \times R_{ZB} \times \left(\frac{f_{s}}{2}\right)}, \text{ capacitor } C_{PB} \text{ is used to attenuate high frequency noise.}$$
(70)

3.13 Voltage Loop $(T_{V(s)})$

Compensating the voltage loop has two major constraints. First is attenuating the 2 x f_{LINE} output capacitor voltage ripple, this is required to reduce input current harmonic distortion. Second is control loop stability. If either of these criteria is compromised PF and THD will be affected greatly.

$$\mathsf{T}_{\mathsf{V}(\mathsf{s})} = \mathsf{G}_{\mathsf{VD}(\mathsf{s})} \times \mathsf{G}_{\mathsf{VA}(\mathsf{s})} \tag{71}$$

 V_{c2} = 5.5 V, maximum voltage amplifier (VA) output.

(72)

$$G_{VD(s)} = \frac{\Delta V_{OUT}}{\Delta V_{C}} \times \frac{\frac{P_{OUT}}{\eta}}{V_{C2} \times s \times C_{OUT} \times V_{OUT}}, \text{ voltage control to output transfer function.}$$
(73)
gm = 100 umho, trans-conductance voltage amplifier (VA) gain. (74)

$$H1 = \frac{R_{B}}{R_{B} + R_{A}} = \frac{V_{REF}}{V_{OUT}} = \frac{7.5 \text{ V}}{V_{OUT}}, \text{ this divider can also be used to set up the } R_{A} \text{ and } R_{B} \text{ voltage divider.}$$
(75)

$$G_{VA(s)} = H1 \times gm \times \frac{s \times R_{ZA} \times C_{ZA} + 1}{s \times R_{MO} \times (C_{ZA} + C_{PA}) \times \left(s \times \frac{C_{ZA} \times C_{PA}}{C_{ZA}^{+}C_{PA}} \times R_{ZA} + 1\right)}$$
(76)

To ensure that this loop would have low harmonic distortion the loop was designed to crossover (f_c) at 10 Hz.

$$R_{ZA} = \frac{\frac{1}{|G_V(2 \times \pi \times j \times f_C)|}}{H1 \times gm}$$
(77)

 $C_{ZA} = \frac{1}{2 \times \pi \times f_C \times R_{ZA}}$, C_{zA} is set at f_c to give the voltage loop 45 degrees of added phase at crossover. (78)

$$C_{PA} = \frac{I}{2 \times \pi \times (2 \times f_{LINE}) \times \left(\frac{V_C \times 0.015}{V_{RIPPLE}} \times \frac{1}{H1 \times gm}\right)}, \text{ is sized to attenuate the output ripple voltage.} (79)$$

After the critical parameters were calculated the power supply was constructed and evaluated. The final design of the 350-W two phase interleaved PFC is shown in the schematics of Figure 7 and Figure 8. This power supply also has a 2-W auxiliary power supply that is based on a discontinues current mode (DCM) flyback topology.



4 Schematic







Design Performance





5 Design Performance

The current loop $T_{C(s)}$ was measured with a network analyzer and did not exactly track the model presented above. The $T_{C(s)}$ gain moved with input voltage and appeared to have a double pole around 30 kHz. This is probably due to the excessive slope compensation that this topology requires. However, the current loop was stable and did not have to be adjusted. Note to measure the current loop or voltage loop requires a dc input voltage, otherwise the line current and voltage affects the loop measurements. A network analyzer with a low enough frequency range was not available to measure the voltage loop.







Design Performance

5.1 Input Inductor Ripple Current Cancellation

Figure 12 shows the inductor ripple current cancellation at the peak of line with a minimum input of 85 V RMS. From this graph it can be observed that the input current (CH4) is 1/2 the individual inductor ripple currents of L1 (CH2) and L2 (CH3). The ratio of input ripple current to inductor ripple current agrees with graph in Figure 2. Note that the current ratio is 0.225 A/mV in the following graphs.



Figure 12.

Figure 13.



Figure 14.



5.2 Transient Response

The voltage loop of a PFC pre-regulator is generally below 10 Hz, which means the fastest the voltage loop can respond to a small transient is roughly 100 ms. In typical applications a PFC pre-regulator takes 5 to 10 times as long to recover from a transient response. However, a large signal comparator built into the UCC28528 control device allowed the design to recover from large signal transient responses in less than 200 ms.







97

94

92

91

0.77313

0.00007

0 2 4

6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 45 48 50

Harmonic

Figure 21.

Efficiency – %



0.70923 0.47283

0.23643

0.00002

0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50

Harmonic

Figure 22.



6 Conclusion:

By interleaving boost pre-regulator stages enables the power supply designer to reduce boost inductor area product by 50% and reduce boost capacitance RMS current. This allows the designer to reduce the size of the PFC pre-regulator; as well as, use output filter capacitors with lower RMS ratings.

In high power applications interleaving PFC pre-regulators would be a good choice, where many boost FETs and boost diodes would be required for the design. In these applications the only added cost would be adding the additional control circuitry that is needed to accomplish interleaving.

Revision History

Changes from B Revision (February 2007) to C Revision)
•	Deleted incorrect image title.	5	5

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Conclusion:

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	nectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated