

# Improving Communications With the bq76PL536

Bob Shoemaker

PWR-BMS High-Cell and Emerging

#### ABSTRACT

The bq76PL536 is designed to communicate at high speed in the noisy conditions present in automotive and industrial large-format battery applications. These environments are typically filled with nearby noise sources producing fast rise-time signals and broad-spectrum RF interference. Sources include single-phase and 3-phase inverters, dc/dc converters, motor commutation, contactor arc, and even inductively coupled noise from nearby high-current bus bars.

For starters, good layout of printed-circuit board (PCB), use of ground planes, and high-quality, low-capacitance shielded cable are required necessities of a successful system. Other contributing factors include minimizing cable distances, careful attention to grounding, keeping cables and PCB assemblies away from noise sources, and taking steps to reduce common-mode noise in thebq76PL536 stack.

This document presents some specific steps to maximize the integrity of communications with the bq76PL536 and reduce susceptibility to noise to a minimum, thereby reducing the bit-error rate to an acceptable level.

### 1 Background

The bq76PL536 uses a current-mode interface for communications up the stack:

- 1. As an optimum way to eliminate the need for other forms of expensive isolation between integrated circuits (IC), which otherwise, are required due to the high common-mode voltage between chips.
- 2. As a means of reducing the effects of capacitance on the signaling. The ideal current mode interface keeps the signal line (track or cable) at the same voltage potential at all times, only modulating the current. Because the voltage does not change, the driver does not need to charge or discharge the capacitance, stray or intentional. This allows for much faster signaling with minimal power dissipation.
- 3. As a simple, reliable, and low-cost implementation technique.

Each interface signal between any two vertically stacked ICs uses approximately 1 mA to communicate. Logic 0 is represented by a low current (100  $\mu$ A), and logic 1 by a high current (approximately 1 mA). The voltage at this point is clamped at approximately 1 V above the north IC's VSS pin. The signaling between the two ICs is referenced to the VSS of the north IC.

Although the ideal current mode interface maintains the signal path at a constant voltage, practical design considerations in the real world create small amounts of voltage fluctuation between ICs. The design compromises include cabling and associated capacitance, impedance mismatches, driver and receiver limitations, slight process variations in batches of ICs, leakage currents, system noise (HF-to-VHF range), etc. The resulting small voltage must be charged and discharged by the driver, resulting in extra signal delays as a function of cable capacitance.

The connection to the host microcontroller is a typical 4-wire serial peripheral interface (SPI) link using conventional voltage-mode signaling. The host-SPI link is only available at the base device where the HOST pin is connected to VSS. The base device translates these signals to a current-mode interface, and sends them up the stack over the vertical bus (VBUS). The same four signals are used, CS (Chip-Select), SCLK (Serial Clock), SDI (Serial Data In, also called MOSI) and SDO (Serial Data Out, also commonly known as MISO).

Windows is a trademark of Texas Instruments.



#### Vertical Bus Recommendations

Note that the sense of CS is inverted by the base chip, a logic 0 on the host pin asserts the interface and sends a logic 1 up the stack, and vice-versa. When CS transitions to the asserted state, the communications interface in the base and all other chips in the stack is reset, and resynchronized. This is to prevent an IC which misses a clock or "sees" extra ones due to noisy conditions from holding the bus and preventing communications.

In the vertical stack of ICs, it is generally easier to talk to an IC than return data from it. This is because the CS, SCLK, and SDI signals travel north with approximately the same delays, and maintain their timing relationships. But to receive data, the clock must travel to the destination IC, which then puts its data on the SDO pin. This signal must now travel back down the stack through all the intervening ICs and associated delays, and arrive at the host in time for the other clock edge to latch it in. So, the total READ signal delay is approximately 2x the WRITE delay, times the number of ICs in the stack.

### 2 Vertical Bus Recommendations

1. Minimize cable capacitance.

As previously explained, delays in the signal path are directly proportional to capacitance in the signal path. A small amount is introduced by the IC pins (nominally 5 pF), but the bulk is from tracks and especially from cabling. To minimize delays, it is important to keep tracks and wiring as short as possible.

Туре	Manufacturer	Part No.	Conductors	Gauge	Shield	$Z_{TYP}  \Omega$	pF/m (Cond to Cond)	pF/M (Cond to Gnd)
Round	Alpha	45198	8	22	Foil		62	112
Round	Alpha	45108	8	22	Foil/braid		62	112
Round	Tyco/Madison	122FJ000114	8	24	Foil	110	38	67
Ribbon	Tyco/Madison	1-1437373-4	16	28	Foil/braid	57 (GSG) <sup>(1)</sup>		92
Ribbon	Tyco/Madison	1-57040-6	16	28	None <sup>(2)</sup>	135 (GSG) <sup>(1)</sup>	43	

<sup>(1)</sup> Ground-Signal-Ground

<sup>(2)</sup> Included for comparison, not recommended

2. Use shielded cable.

Although shielding increases the amount of capacitance exhibited by cable, it is critical to keep as much noise as possible out of the signal path. High-quality shielding is recommended for all applications where stack size is greater than a few devices or cable runs exceed 10 cm.

3. Increasing the holding current.

A small holding current of approximately 250 nA is applied to the signal lines by the bq76PL536 in the logic 0 state to maintain the voltage on the wire. Many designs benefit from increasing this current to between 1  $\mu$ A and 10  $\mu$ A to indirectly improve the signal-to-noise ratio (S/N). This is easily done by adding a resistor to each signal near the first transmitter. Each IC in turn mirrors this current from input to output through the stack. This causes a modest increase in current consumption in the stack, but with the benefit of tremendously improved communications reliability.

The resistor value is calculated as follows:

Northbound signals (CS\_N, SCLK\_N, SDI\_N, CONV\_N):

 $R_{HN} = V_{NOM} / I_{HOLD}$ 

Where:

 $V_{\text{NOM}}$  = the average voltage applied to the resistor, equal to VBRICK<sub>AVG</sub> of the base IC I<sub>HOLD</sub> is the desired holding current.

Example:

2

Using LiFe<sub>2</sub>PO<sub>4</sub> cells,  $V_{NOM} = 19.8 V (3.3 V \times 6 \text{ cells})$   $I_{HOLD} = 10 \mu A$   $R_{HN} = 19.8 / 10.0E-6 = 1.98E+6$  *The closest standard value of 2.0M is selected for R.* Southbound signals (SDO\_S, optionally FAULT\_S, ALERT\_S, DRDY\_S):  $R_{HS} = V_{SRC} / I_{HOLD}$  (the voltage source used is REG50 = 5.0V)  $R_{HS} = 5.0 / 10.0E-6 = 500E+3$  The closest standard value of 510K is selected for R.

4. Add filtering to reduce noise.

The receiver design in the bq76PL536 can allow high-frequency noise to integrate and push up the node voltage slightly between bit transitions. This voltage delta must now be dealt with in charging and discharging the delta as applied to the cable and IC input capacitance. The charging and discharging of the parasitic capacitance results in slightly longer rise and fall times in the signal path, which also increases with each IC.

To partly mitigate the effects of the noise-induced signal delays, add a small filter capacitor  $C_{RF}$  to the signal line as close to the IC as possible. Values in the range of 22 pF to 100 pF are good choices, with 33 pF recommended. Keep the total node capacitance below 100 pF unless the SPI clock rate is lowered to compensate. See Appendix A for details of the effects of this capacitor on bit rate.

Although it may seem contradictory to place this small capacitor in the signal path in view of the goal to minimize capacitance, this capacitor behaves differently than the distributed or stray capacitance of the cable or tracks. The benefit of using this capacitor placed locally to remove noise outweighs the slightly negative effect on signal rate.

5. Add capacitance between ground planes.

To improve common-mode rejection chip to chip, a small capacitor  $C_{COM}$  is added between ground planes. This ties the planes together, and they appear as one large ground plane to ac (RF) currents. The value is noncritical in the range 3.3 nF to 10 nF, a typical value is 3.3 nF. This capacitor is important to reduce the RF susceptibility (EMC) of the device.

If cabling is used, the cable shield is connected directly to VSS of the north IC and through this capacitor to the VSS plane of the south chip.

6. Series resistance in VBUS

A series resistor R<sub>s</sub> between each north-south connection is shown on reference schematics for the bq76PL536. This resistor is used to limit currents flowing in the communications path during certain hot-plug, random-cell-connection order events. The resistor does not enhance communications. The resistor must be located near the transmitter pins (CS\_N, SCL\_N, SDI\_N, CONV\_N, SDO\_S, FAULT\_S, ALERT\_S, DRDY\_S).

7. NonSPI signal improvements

The signals FAULT and ALERT are low speed and transition rarely. These signals do not explicitly require the  $R_{HS}$  and  $C_{RF}$  parts, but they may be included for completeness and symmetry in the design. The signal DRDY is a high-speed signal, but not used in all designs (systems which employ a 1-ms tick in their RTOS can simply request a conversion on one tick, and read it on the next). If your design uses the DRDY signal to indicate a conversion is complete, then RHS must be installed on the top IC, and  $C_{RF}$  must be installed on each IC except the topmost one.

## **3 Host Connections Recommendations**

1. Adding series R to reduce reflections

Often an ISO7241 or similar buffer/driver/isolator IC is installed between the base bq76PL536 and the host microcontroller. These types of ICs have fast drivers with high edge rates. The fast signals can lead to unwanted reflections and may cause multiple edges on the signal lines to the bq76PL536. The multiple edges in turn may lead to bus errors caused by extra clocks or false communications interface resets inside the device.

To reduce this unwanted behavior, a series resistor can be added to the link between the ISO part and the bq76PL536 IC. The resistor takes advantage of the track and chip capacitance to form a small RC low-pass filter. In rare cases, a small capacitor (10 pF to 50 pF) may also be required near the receiving device. The resistor is located close to the transmitter and is typically a value between 75  $\Omega$  and 1 k $\Omega$ , 100  $\Omega$  is recommended as a nominal value.

2. Adding a ferrite bead or inductor to reduce EMC

Adding a small ferrite bead or inductor to the signal lines near the bq76PL536 further reduces the susceptibility to high-frequency RF fields. Recommended part values are shown in reference schematics available from TI. This is usually added in addition to the series resistor previously described.

3. Improving common-mode rejection

Capacitors linking ground planes were added in the preceding section to remove differences in ac

potentials between ICs, and tie all of them to a common reference point at VSS<sub>BASE</sub>. This same technique can be extended to remove sources of large common-mode dv/dt shifts due to stray capacitance between the source of the common mode and the stack. This situation is artificially created when the battery VSS is separated from the communications source by galvanic isolator chips and isolated dc/dc converters, such that the two sides do not share a common reference point. This is an important safety consideration, but is hard on single-ended communications.

The effect of this can be reduced by adding an ac-coupled common connection point. In the accompanying diagram shown in Appendix B, this is composed of two series capacitors and series resistors. Generally, the values are not critical and can be selected empirically. The capacitor provides the ac connection; the R is added to lower the Q of the resonant loop created by the transformer L, parasitic C, and added capacitors. Two series capacitors are used to reduce shock hazard in the event one capacitor fails. The decision to add this circuit is left to the design engineer; many designs function correctly without it.

## 4 Troubleshooting

# WARNING

Dangerous high voltages are present in the stack and at the device that may cause injury or death.

Follow appropriate safety precautions for working with high-voltage circuits.

1. Use the TI-supplied Windows<sup>™</sup> graphical user interface (WinGUI)

The TI interface connects to a standard SPI port. This provides a known, good software environment from which to start. Ensure that the checkbox Hdwe IO is unchecked, as the hardware supporting this feature is unavailable in most user designs, and software IO always works. Use the lowest bit rate setting available (125 kbs) as a starting point.

2. How many ICs are visible?

Did the WinGUI (or your firmware) find the expected number of ICs? This indicates that communications are working, at least partially.

3. Writes are OK, but reads are corrupt?

Tack a low-current LED and an approximate  $1.5 \cdot k\Omega$ , current-limit resistor between the GPIO pin and REG50. Can you reliably toggle the LED? If so, northbound communications are OK, and the CS, SCLK, and SDI lines are basically working.

Find out how far up the stack you can do this. Use BROADCAST commands to write to all devices simultaneously.

4. The scope shows reads beginning, but data suddenly transitions to all zeroes from the SDO pin – why?

This is often caused by noise on the CS path causing the internal communications engine to reset unexpectedly. When this occurs, the engine is no longer addressed, and the output goes to 0. Monitor this signal leading up to the problem IC, looking for noise and spikes. An isolated oscilloscope must be used, and for a given north-south link, the north VSS must be used as the ground reference.

Use the WinGUI communications capture tool to capture packets, and share results with TI FAE's, if necessary.

5. Data looks mostly correct, but errors occur near the end of the packet, especially on long packets. Data changes unexpectedly, out of synchronicity with clock edges. Why?

This is often caused by noise on the SCLK\_x line. Examine the SCLK signals, beginning with the host connection at the SCLK\_H pin. Look for multiple pulses and ringing, which must be eliminated. Increasing the value of  $C_{RF}$  (which may require a reduction in bit rate) may help.

Use the WinGUI communications capture tool to capture packets, and share results with TI FAE's, if necessary.



# Appendix A Parametric Tables

Total C Loading Number of Chips in Stack 30 pF Round Trip Delay		30 pF Max clk Rate	30 pF Select SCLK Rate	
32	2.59E-06	193.42E+03o	125000	
31	2.51E-06	199.60E+03	125000	
30	2.43E-0609	206.19E+03	125000	
29	2.35E-0609	213.22E+03	125000	
28	2.27E-0609	220.75E+03	125000	
27	2.19E-0609	228.83E+03	125000	
26	2.11E-0609	237.53E+03	125000	
25	2.03E-0609	246.91E+03	125000	
24	1.95E-0609	257.07E+03	250000	
23	1.87E-0609	268.10E+03	250000	
22	1.79E-0609	280.11E+03	250000	
21	1.71E-0609	293.26E+03	250000	
20	1.63E-0609	307.69E+03	250000	
19	1.55E-0609	323.62E+03	250000	
18	1.47E-0609	341.30E+03	250000	
17	1.39E-0609	361.01E+03	250000	
16	1.31E-0609	383.14E+03	250000	
15	1.23E-0609	408.16E+03	250000	
14	1.15E-0609	436.68E+03	250000	
13	1.07E-0609	469.48E+03	250000	
12	985.00E-09	507.61E+03	500000	
11	905.00E-09	552.49E+03	500000	
10	825.00E-09	606.06E+03	500000	
9	745.00E-09	671.14E+03	500000	
8	665.00E-09	751.88E+03	500000	
7	585.00E-09	854.70E+03	500000	
6	505.00E-09	990.10E+03	500000	
5	425.00E-09	1.18E+06	1000000	
4	345.00E-09	1.45E+06	1000000	
3	265.00E-09	1.89E+06	1000000	
2	185.00E-09	2.70E+06	1000000	

## Table 1. Recommended Operating Configuration With Noise Margin



# Table 2. Recommended Operating Configuration With Additional Margin for Noise = Induced Delay

Cable Capacitance	70 pF	30 pF	None	
C <sub>RF</sub>	30 pF	30 pF	30 pF	
Total C Loading	100 pF	60 pF	30 pF	
Number of Chips in Stack	SCLK Max	SCLK Max	SCLK Max	
32	Not Valid	Not Valid	125000	
31	Not Valid	Not Valid	125000	
30	Not Valid	Not Valid	125000	
29	Not Valid	Not Valid	125000	
28	Not Valid	125000	125000	
27	Not Valid	125000	125000	
26	Not Valid	125000	125000	
25	Not Valid	125000	125000	
24	Not Valid	125000	250000	
23	Not Valid	125000	250000	
22	Not Valid	125000	250000	
21	Not Valid	125000	250000	
20	Not Valid	125000	250000	
19	Not Valid	125000	250000	
18	125000	125000	250000	
17	125000	125000	250000	
16	125000	125000	250000	
15	125000	125000	250000	
14	125000	250000	250000	
13	125000	250000	250000	
12	125000	250000	500000	
11	125000	250000	500000	
10	125000	250000	500000	
9	250000	250000	500000	
8	250000	250000	500000	
7	250000	500000	500000	
6	250000	500000	500000	
5	500000	500000	1000000	
4	500000	500000	1000000	
3	500000	1000000	1000000	
2	1000000	1000000	1000000	



# Table 3. Recommended Operating Configuration for Quiet Systems. No Additional Margin for Noise.

Cable Capacitance	70 pF	30 pF	None
C <sub>RF</sub>	30 pF	30 pF	30 pF
Total C Loading	100 pF	60 pF	30 pF
Number of Chips in Stack	SCLK Max	SCLK Max	SCLK Max
32	125000	125000	250000
31	125000	125000	250000
30	125000	125000	250000
29	125000	125000	250000
28	125000	125000	250000
27	125000	125000	250000
26	125000	250000	250000
25	125000	250000	250000
24	125000	250000	250000
23	125000	250000	250000
22	125000	250000	250000
21	125000	250000	250000
20	125000	250000	500000
19	125000	250000	500000
18	125000	250000	500000
17	250000	250000	500000
16	250000	250000	500000
15	250000	250000	500000
14	250000	250000	500000
13	250000	250000	500000
12	250000	500000	500000
11	250000	500000	500000
10	250000	500000	500000
9	250000	500000	1000000
8	500000	500000	1000000
7	500000	500000	1000000
6	500000	1000000	1000000
5	500000	1000000	1000000
4	1000000	1000000	1000000
3	1000000	1000000	1000000
2	1000000	1000000	1000000

## Appendix B Connection Diagrams

#### NOTES:







NOTES:

mid-devices.

added to all devices.

These resistors do not improve

between <u>all</u> devices if used.

SPI signal should be the same.

# All Middle Devices



Figure 2. Middle Device Wiring

SLUA562-August 2010



# Top Device

#### NOTES:

The R  $_{\rm HS}$  resistors are added to the TOP device as shown to supply a larger "holding" current down the stack . Intermediate devices do not have these added hold -current resistors . Resistance value is non -critical, selected to provide1-10 uA holding current . See text to determine value . R\_{\rm HS} = 510 K provides ~10uA when connected to the 5.0 V REG50 supply as shown.

 $C_{\text{RF}}$  provides enhanced noise immunity at the expense of interface speed (reduced signaling rate ). Recommended values are 22-100pF (33pF). If used ,  $C_{\text{RF}}$  should be added to all devices.

 $R_{\rm s}$  provides enhanced resistance to hotplug issues. Values in the range 0R-1K can be used, at the expense of interface speed. These resistors do not improve communications, but are used to limit hotplug surge currents , and are present between all devices if used.

If C  $_{\rm RF}$  and R  $_{\rm S}$  are used , they should be placed close to the IC transmitter or receiver as shown . The delay on each VBUS SPI signal should be the same.

 $C_{\rm COM}$  provides common-mode AC voltage coupling between devices . Values are not critical and 3.3 nF to 10 nF are recommended.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated